
AlarmSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a2c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009bfc  08009bfc  0000abfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fb0  08009fb0  0000b070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009fb0  08009fb0  0000afb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fb8  08009fb8  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fb8  08009fb8  0000afb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fbc  08009fbc  0000afbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08009fc0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce8  20000070  0800a030  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d58  0800a030  0000bd58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001db08  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000402b  00000000  00000000  00028ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  0002cbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001461  00000000  00000000  0002e5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003f45  00000000  00000000  0002fa49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d714  00000000  00000000  0003398e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ded1a  00000000  00000000  000510a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012fdbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073e4  00000000  00000000  0012fe00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001371e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009be4 	.word	0x08009be4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08009be4 	.word	0x08009be4

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <ASCIItoChar>:
//		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//	}
//}

// Function to convert ASCII value to char (integer from 0-9 inclusive)
char ASCIItoChar(uint8_t asciiVal){
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
    return (char)(asciiVal+0);
 8000616:	79fb      	ldrb	r3, [r7, #7]
}
 8000618:	4618      	mov	r0, r3
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <Write_to_Flash>:

// Function to write to flash

void Write_to_Flash(uint32_t startMemAddress,char* data){
 8000624:	b5b0      	push	{r4, r5, r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef flash_erase_struct={0};
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]
 800063c:	611a      	str	r2, [r3, #16]

	// 1) Unlock the flash
	HAL_FLASH_Unlock();
 800063e:	f001 fea3 	bl	8002388 <HAL_FLASH_Unlock>

	// 2) Set necessary fields in the flash data structure
	flash_erase_struct.NbSectors=1;
 8000642:	2301      	movs	r3, #1
 8000644:	61bb      	str	r3, [r7, #24]
	flash_erase_struct.Sector=FLASH_SECTOR_7;
 8000646:	2307      	movs	r3, #7
 8000648:	617b      	str	r3, [r7, #20]
	flash_erase_struct.VoltageRange=FLASH_VOLTAGE_RANGE_3;
 800064a:	2302      	movs	r3, #2
 800064c:	61fb      	str	r3, [r7, #28]
	flash_erase_struct.TypeErase=FLASH_TYPEERASE_SECTORS;
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]

	// 3) Erase the flash sector that we will write to (in this case last sector)
	uint32_t  error_status;
	HAL_FLASHEx_Erase(&flash_erase_struct, &error_status);
 8000652:	f107 0208 	add.w	r2, r7, #8
 8000656:	f107 030c 	add.w	r3, r7, #12
 800065a:	4611      	mov	r1, r2
 800065c:	4618      	mov	r0, r3
 800065e:	f002 f805 	bl	800266c <HAL_FLASHEx_Erase>


	// 4) Write to the flash starting at the sector address
	//    Writing is done in contiguous memory
	uint32_t memAddress=startMemAddress;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
 800066a:	e013      	b.n	8000694 <Write_to_Flash+0x70>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, memAddress, data[i]);
 800066c:	6a3b      	ldr	r3, [r7, #32]
 800066e:	683a      	ldr	r2, [r7, #0]
 8000670:	4413      	add	r3, r2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	2200      	movs	r2, #0
 8000678:	461c      	mov	r4, r3
 800067a:	4615      	mov	r5, r2
 800067c:	4622      	mov	r2, r4
 800067e:	462b      	mov	r3, r5
 8000680:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000682:	2000      	movs	r0, #0
 8000684:	f001 fe2e 	bl	80022e4 <HAL_FLASH_Program>
		memAddress++;
 8000688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800068a:	3301      	adds	r3, #1
 800068c:	627b      	str	r3, [r7, #36]	@ 0x24
	for(int i=0;i<strlen(data);i++){
 800068e:	6a3b      	ldr	r3, [r7, #32]
 8000690:	3301      	adds	r3, #1
 8000692:	623b      	str	r3, [r7, #32]
 8000694:	6838      	ldr	r0, [r7, #0]
 8000696:	f7ff fdc5 	bl	8000224 <strlen>
 800069a:	4602      	mov	r2, r0
 800069c:	6a3b      	ldr	r3, [r7, #32]
 800069e:	429a      	cmp	r2, r3
 80006a0:	d8e4      	bhi.n	800066c <Write_to_Flash+0x48>
	}

	// 5) Lock the flash when done writing
	HAL_FLASH_Lock();
 80006a2:	f001 fe93 	bl	80023cc <HAL_FLASH_Lock>
}
 80006a6:	bf00      	nop
 80006a8:	3728      	adds	r7, #40	@ 0x28
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080006b0 <Read_from_Flash>:

// Function to read from Flash memory
// Returns the string stored in the Flash address
char* Read_from_Flash(uint32_t startMemAddress){
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]

	// Pointer to first address in the sector in Flash
	uint8_t* flash_address = (uint8_t*)startMemAddress;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	60fb      	str	r3, [r7, #12]
	// Static array so that it is not destroyed upon return from the function
	// If so it would have been stored on the stack,
	// but now it is stored on BSS segment
	static char pwordInFlash[6];

	int cnt=0;
 80006bc:	2300      	movs	r3, #0
 80006be:	60bb      	str	r3, [r7, #8]
	while(1){
		// When we reach ASCII value larger than 57 (9 in decimal)
		// We reach an area in Flash that contains garbage values as nothing
		// was written to it.
		if(*flash_address>57){
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b39      	cmp	r3, #57	@ 0x39
 80006c6:	d80e      	bhi.n	80006e6 <Read_from_Flash+0x36>
			break;
		}

		// Convert from ASCII to decimal
		// Increase the pointer to go to next value in Flash memory
		pwordInFlash[cnt++]=ASCIItoChar(*(flash_address++));
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	1c5a      	adds	r2, r3, #1
 80006cc:	60fa      	str	r2, [r7, #12]
 80006ce:	781a      	ldrb	r2, [r3, #0]
 80006d0:	68bc      	ldr	r4, [r7, #8]
 80006d2:	1c63      	adds	r3, r4, #1
 80006d4:	60bb      	str	r3, [r7, #8]
 80006d6:	4610      	mov	r0, r2
 80006d8:	f7ff ff98 	bl	800060c <ASCIItoChar>
 80006dc:	4603      	mov	r3, r0
 80006de:	461a      	mov	r2, r3
 80006e0:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <Read_from_Flash+0x4c>)
 80006e2:	551a      	strb	r2, [r3, r4]
		if(*flash_address>57){
 80006e4:	e7ec      	b.n	80006c0 <Read_from_Flash+0x10>
			break;
 80006e6:	bf00      	nop
	}
	// Null terminated array
	pwordInFlash[cnt]='\0';
 80006e8:	4a04      	ldr	r2, [pc, #16]	@ (80006fc <Read_from_Flash+0x4c>)
 80006ea:	68bb      	ldr	r3, [r7, #8]
 80006ec:	4413      	add	r3, r2
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]

	return pwordInFlash;
 80006f2:	4b02      	ldr	r3, [pc, #8]	@ (80006fc <Read_from_Flash+0x4c>)
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd90      	pop	{r4, r7, pc}
 80006fc:	200001a0 	.word	0x200001a0

08000700 <Write_To_LCD>:


// Function writes * symbols on screen every keypad press
void Write_To_LCD(int cnt){
 8000700:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000704:	b085      	sub	sp, #20
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
 800070a:	466b      	mov	r3, sp
 800070c:	461e      	mov	r6, r3
	//Write respective amount of * characters on screen
	char screenContent[cnt];
 800070e:	6879      	ldr	r1, [r7, #4]
 8000710:	1e4b      	subs	r3, r1, #1
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	460a      	mov	r2, r1
 8000716:	2300      	movs	r3, #0
 8000718:	4690      	mov	r8, r2
 800071a:	4699      	mov	r9, r3
 800071c:	f04f 0200 	mov.w	r2, #0
 8000720:	f04f 0300 	mov.w	r3, #0
 8000724:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000728:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800072c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000730:	460a      	mov	r2, r1
 8000732:	2300      	movs	r3, #0
 8000734:	4614      	mov	r4, r2
 8000736:	461d      	mov	r5, r3
 8000738:	f04f 0200 	mov.w	r2, #0
 800073c:	f04f 0300 	mov.w	r3, #0
 8000740:	00eb      	lsls	r3, r5, #3
 8000742:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000746:	00e2      	lsls	r2, r4, #3
 8000748:	460b      	mov	r3, r1
 800074a:	3307      	adds	r3, #7
 800074c:	08db      	lsrs	r3, r3, #3
 800074e:	00db      	lsls	r3, r3, #3
 8000750:	ebad 0d03 	sub.w	sp, sp, r3
 8000754:	466b      	mov	r3, sp
 8000756:	3300      	adds	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
	memset(screenContent,'*',cnt);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	461a      	mov	r2, r3
 800075e:	212a      	movs	r1, #42	@ 0x2a
 8000760:	68b8      	ldr	r0, [r7, #8]
 8000762:	f008 fd5b 	bl	800921c <memset>
	screenContent[cnt]='\0';
 8000766:	68ba      	ldr	r2, [r7, #8]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <Write_To_LCD+0xa4>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f04f 31ff 	mov.w	r1, #4294967295
 8000778:	4618      	mov	r0, r3
 800077a:	f005 fb30 	bl	8005dde <osMutexAcquire>
	HD44780_SetCursor(0,1);
 800077e:	2101      	movs	r1, #1
 8000780:	2000      	movs	r0, #0
 8000782:	f001 faf9 	bl	8001d78 <HD44780_SetCursor>
	HD44780_PrintStr(screenContent);
 8000786:	68b8      	ldr	r0, [r7, #8]
 8000788:	f001 fb68 	bl	8001e5c <HD44780_PrintStr>
	osMutexRelease(myMutexHandle);
 800078c:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <Write_To_LCD+0xa4>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4618      	mov	r0, r3
 8000792:	f005 fb6f 	bl	8005e74 <osMutexRelease>
 8000796:	46b5      	mov	sp, r6
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80007a2:	bf00      	nop
 80007a4:	20000194 	.word	0x20000194

080007a8 <Clear_LCD_Line2Screen>:

// Clear Line 2 of LCD Screen
void Clear_LCD_Line2Screen(){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0

	// use mutex to synchronize use of shared ressource (LCD screen)
	osMutexAcquire(myMutexHandle, osWaitForever);
 80007ae:	4b10      	ldr	r3, [pc, #64]	@ (80007f0 <Clear_LCD_Line2Screen+0x48>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	f04f 31ff 	mov.w	r1, #4294967295
 80007b6:	4618      	mov	r0, r3
 80007b8:	f005 fb11 	bl	8005dde <osMutexAcquire>
	//Erase line 2 of LCD Screen with spaces.
	HD44780_SetCursor(0,1);
 80007bc:	2101      	movs	r1, #1
 80007be:	2000      	movs	r0, #0
 80007c0:	f001 fada 	bl	8001d78 <HD44780_SetCursor>
	for(int i=0;i<16;i++){
 80007c4:	2300      	movs	r3, #0
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	e005      	b.n	80007d6 <Clear_LCD_Line2Screen+0x2e>
		HD44780_PrintStr(" ");
 80007ca:	480a      	ldr	r0, [pc, #40]	@ (80007f4 <Clear_LCD_Line2Screen+0x4c>)
 80007cc:	f001 fb46 	bl	8001e5c <HD44780_PrintStr>
	for(int i=0;i<16;i++){
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3301      	adds	r3, #1
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b0f      	cmp	r3, #15
 80007da:	ddf6      	ble.n	80007ca <Clear_LCD_Line2Screen+0x22>
	}
	osMutexRelease(myMutexHandle);
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <Clear_LCD_Line2Screen+0x48>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f005 fb47 	bl	8005e74 <osMutexRelease>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000194 	.word	0x20000194
 80007f4:	08009c98 	.word	0x08009c98

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fc:	f001 fc2a 	bl	8002054 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000800:	f000 f8a4 	bl	800094c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f000 f9de 	bl	8000bc4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000808:	f000 f9b2 	bl	8000b70 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800080c:	f000 f90c 	bl	8000a28 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000810:	f000 f938 	bl	8000a84 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000814:	2108      	movs	r1, #8
 8000816:	482e      	ldr	r0, [pc, #184]	@ (80008d0 <main+0xd8>)
 8000818:	f003 fe04 	bl	8004424 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800081c:	f005 f962 	bl	8005ae4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex */
  myMutexHandle = osMutexNew(&myMutex_attributes);
 8000820:	482c      	ldr	r0, [pc, #176]	@ (80008d4 <main+0xdc>)
 8000822:	f005 fa56 	bl	8005cd2 <osMutexNew>
 8000826:	4603      	mov	r3, r0
 8000828:	4a2b      	ldr	r2, [pc, #172]	@ (80008d8 <main+0xe0>)
 800082a:	6013      	str	r3, [r2, #0]

  /* creation of isArmedMutex */
  isArmedMutexHandle = osMutexNew(&isArmedMutex_attributes);
 800082c:	482b      	ldr	r0, [pc, #172]	@ (80008dc <main+0xe4>)
 800082e:	f005 fa50 	bl	8005cd2 <osMutexNew>
 8000832:	4603      	mov	r3, r0
 8000834:	4a2a      	ldr	r2, [pc, #168]	@ (80008e0 <main+0xe8>)
 8000836:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (6, sizeof(uint16_t), &myQueue01_attributes);
 8000838:	4a2a      	ldr	r2, [pc, #168]	@ (80008e4 <main+0xec>)
 800083a:	2102      	movs	r1, #2
 800083c:	2006      	movs	r0, #6
 800083e:	f005 fb56 	bl	8005eee <osMessageQueueNew>
 8000842:	4603      	mov	r3, r0
 8000844:	4a28      	ldr	r2, [pc, #160]	@ (80008e8 <main+0xf0>)
 8000846:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of KeyPadIptTask */
  KeyPadIptTaskHandle = osThreadNew(StartKeyPadIptTask, NULL, &KeyPadIptTask_attributes);
 8000848:	4a28      	ldr	r2, [pc, #160]	@ (80008ec <main+0xf4>)
 800084a:	2100      	movs	r1, #0
 800084c:	4828      	ldr	r0, [pc, #160]	@ (80008f0 <main+0xf8>)
 800084e:	f005 f993 	bl	8005b78 <osThreadNew>
 8000852:	4603      	mov	r3, r0
 8000854:	4a27      	ldr	r2, [pc, #156]	@ (80008f4 <main+0xfc>)
 8000856:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine2Pword */
  LCDLine2PwordHandle = osThreadNew(StartLCDLine2PwordTask, NULL, &LCDLine2Pword_attributes);
 8000858:	4a27      	ldr	r2, [pc, #156]	@ (80008f8 <main+0x100>)
 800085a:	2100      	movs	r1, #0
 800085c:	4827      	ldr	r0, [pc, #156]	@ (80008fc <main+0x104>)
 800085e:	f005 f98b 	bl	8005b78 <osThreadNew>
 8000862:	4603      	mov	r3, r0
 8000864:	4a26      	ldr	r2, [pc, #152]	@ (8000900 <main+0x108>)
 8000866:	6013      	str	r3, [r2, #0]

  /* creation of Red_LEDTask */
  Red_LEDTaskHandle = osThreadNew(StartRED_LEDTask, NULL, &Red_LEDTask_attributes);
 8000868:	4a26      	ldr	r2, [pc, #152]	@ (8000904 <main+0x10c>)
 800086a:	2100      	movs	r1, #0
 800086c:	4826      	ldr	r0, [pc, #152]	@ (8000908 <main+0x110>)
 800086e:	f005 f983 	bl	8005b78 <osThreadNew>
 8000872:	4603      	mov	r3, r0
 8000874:	4a25      	ldr	r2, [pc, #148]	@ (800090c <main+0x114>)
 8000876:	6013      	str	r3, [r2, #0]

  /* creation of Green_LEDTask */
  Green_LEDTaskHandle = osThreadNew(StartGreen_LEDTask, NULL, &Green_LEDTask_attributes);
 8000878:	4a25      	ldr	r2, [pc, #148]	@ (8000910 <main+0x118>)
 800087a:	2100      	movs	r1, #0
 800087c:	4825      	ldr	r0, [pc, #148]	@ (8000914 <main+0x11c>)
 800087e:	f005 f97b 	bl	8005b78 <osThreadNew>
 8000882:	4603      	mov	r3, r0
 8000884:	4a24      	ldr	r2, [pc, #144]	@ (8000918 <main+0x120>)
 8000886:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine1Task */
  LCDLine1TaskHandle = osThreadNew(StartLCDLine1Task, NULL, &LCDLine1Task_attributes);
 8000888:	4a24      	ldr	r2, [pc, #144]	@ (800091c <main+0x124>)
 800088a:	2100      	movs	r1, #0
 800088c:	4824      	ldr	r0, [pc, #144]	@ (8000920 <main+0x128>)
 800088e:	f005 f973 	bl	8005b78 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <main+0x12c>)
 8000896:	6013      	str	r3, [r2, #0]

  /* creation of resetPwordTask */
  resetPwordTaskHandle = osThreadNew(StartResetPwordTask, NULL, &resetPwordTask_attributes);
 8000898:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <main+0x130>)
 800089a:	2100      	movs	r1, #0
 800089c:	4823      	ldr	r0, [pc, #140]	@ (800092c <main+0x134>)
 800089e:	f005 f96b 	bl	8005b78 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a22      	ldr	r2, [pc, #136]	@ (8000930 <main+0x138>)
 80008a6:	6013      	str	r3, [r2, #0]

  /* creation of PIRsensorTask */
  PIRsensorTaskHandle = osThreadNew(StartPIRsensorTask, NULL, &PIRsensorTask_attributes);
 80008a8:	4a22      	ldr	r2, [pc, #136]	@ (8000934 <main+0x13c>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	4822      	ldr	r0, [pc, #136]	@ (8000938 <main+0x140>)
 80008ae:	f005 f963 	bl	8005b78 <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a21      	ldr	r2, [pc, #132]	@ (800093c <main+0x144>)
 80008b6:	6013      	str	r3, [r2, #0]

  /* creation of LCDLine2TIM */
  LCDLine2TIMHandle = osThreadNew(StartLCDLine2TIMTask, NULL, &LCDLine2TIM_attributes);
 80008b8:	4a21      	ldr	r2, [pc, #132]	@ (8000940 <main+0x148>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	4821      	ldr	r0, [pc, #132]	@ (8000944 <main+0x14c>)
 80008be:	f005 f95b 	bl	8005b78 <osThreadNew>
 80008c2:	4603      	mov	r3, r0
 80008c4:	4a20      	ldr	r2, [pc, #128]	@ (8000948 <main+0x150>)
 80008c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80008c8:	f005 f930 	bl	8005b2c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <main+0xd4>
 80008d0:	200000e0 	.word	0x200000e0
 80008d4:	08009f44 	.word	0x08009f44
 80008d8:	20000194 	.word	0x20000194
 80008dc:	08009f54 	.word	0x08009f54
 80008e0:	20000198 	.word	0x20000198
 80008e4:	08009f2c 	.word	0x08009f2c
 80008e8:	20000190 	.word	0x20000190
 80008ec:	08009e0c 	.word	0x08009e0c
 80008f0:	08001079 	.word	0x08001079
 80008f4:	20000170 	.word	0x20000170
 80008f8:	08009e30 	.word	0x08009e30
 80008fc:	080010f1 	.word	0x080010f1
 8000900:	20000174 	.word	0x20000174
 8000904:	08009e54 	.word	0x08009e54
 8000908:	08001409 	.word	0x08001409
 800090c:	20000178 	.word	0x20000178
 8000910:	08009e78 	.word	0x08009e78
 8000914:	08001455 	.word	0x08001455
 8000918:	2000017c 	.word	0x2000017c
 800091c:	08009e9c 	.word	0x08009e9c
 8000920:	080014bd 	.word	0x080014bd
 8000924:	20000180 	.word	0x20000180
 8000928:	08009ec0 	.word	0x08009ec0
 800092c:	08001575 	.word	0x08001575
 8000930:	20000184 	.word	0x20000184
 8000934:	08009ee4 	.word	0x08009ee4
 8000938:	080015d9 	.word	0x080015d9
 800093c:	20000188 	.word	0x20000188
 8000940:	08009f08 	.word	0x08009f08
 8000944:	080016e1 	.word	0x080016e1
 8000948:	2000018c 	.word	0x2000018c

0800094c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b094      	sub	sp, #80	@ 0x50
 8000950:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	2234      	movs	r2, #52	@ 0x34
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f008 fc5e 	bl	800921c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000970:	2300      	movs	r3, #0
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	4b2a      	ldr	r3, [pc, #168]	@ (8000a20 <SystemClock_Config+0xd4>)
 8000976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000978:	4a29      	ldr	r2, [pc, #164]	@ (8000a20 <SystemClock_Config+0xd4>)
 800097a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800097e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000980:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <SystemClock_Config+0xd4>)
 8000982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800098c:	2300      	movs	r3, #0
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	4b24      	ldr	r3, [pc, #144]	@ (8000a24 <SystemClock_Config+0xd8>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000998:	4a22      	ldr	r2, [pc, #136]	@ (8000a24 <SystemClock_Config+0xd8>)
 800099a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800099e:	6013      	str	r3, [r2, #0]
 80009a0:	4b20      	ldr	r3, [pc, #128]	@ (8000a24 <SystemClock_Config+0xd8>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ac:	2302      	movs	r3, #2
 80009ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b0:	2301      	movs	r3, #1
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009b4:	2310      	movs	r3, #16
 80009b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b8:	2302      	movs	r3, #2
 80009ba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009bc:	2300      	movs	r3, #0
 80009be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80009c0:	2310      	movs	r3, #16
 80009c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80009c4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80009c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80009ca:	2304      	movs	r3, #4
 80009cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009ce:	2302      	movs	r3, #2
 80009d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009d2:	2302      	movs	r3, #2
 80009d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 f96a 	bl	8003cb4 <HAL_RCC_OscConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80009e6:	f000 fef3 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ea:	230f      	movs	r3, #15
 80009ec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ee:	2302      	movs	r3, #2
 80009f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f2:	2300      	movs	r3, #0
 80009f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2102      	movs	r1, #2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f002 fdd8 	bl	80035bc <HAL_RCC_ClockConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000a12:	f000 fedd 	bl	80017d0 <Error_Handler>
  }
}
 8000a16:	bf00      	nop
 8000a18:	3750      	adds	r7, #80	@ 0x50
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40007000 	.word	0x40007000

08000a28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a2e:	4a13      	ldr	r2, [pc, #76]	@ (8000a7c <MX_I2C1_Init+0x54>)
 8000a30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a32:	4b11      	ldr	r3, [pc, #68]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a34:	4a12      	ldr	r2, [pc, #72]	@ (8000a80 <MX_I2C1_Init+0x58>)
 8000a36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a38:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a4a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a64:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <MX_I2C1_Init+0x50>)
 8000a66:	f002 f90b 	bl	8002c80 <HAL_I2C_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a70:	f000 feae 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	2000008c 	.word	0x2000008c
 8000a7c:	40005400 	.word	0x40005400
 8000a80:	000186a0 	.word	0x000186a0

08000a84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	@ 0x38
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	f107 0320 	add.w	r3, r7, #32
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aa2:	1d3b      	adds	r3, r7, #4
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
 8000ab0:	615a      	str	r2, [r3, #20]
 8000ab2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ab4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8000b6c <MX_TIM3_Init+0xe8>)
 8000ab8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000aba:	4b2b      	ldr	r3, [pc, #172]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000abc:	2253      	movs	r2, #83	@ 0x53
 8000abe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac0:	4b29      	ldr	r3, [pc, #164]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000ac6:	4b28      	ldr	r3, [pc, #160]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000ac8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000acc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ace:	4b26      	ldr	r3, [pc, #152]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad4:	4b24      	ldr	r3, [pc, #144]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ada:	4823      	ldr	r0, [pc, #140]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000adc:	f003 fb88 	bl	80041f0 <HAL_TIM_Base_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000ae6:	f000 fe73 	bl	80017d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000af0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000af4:	4619      	mov	r1, r3
 8000af6:	481c      	ldr	r0, [pc, #112]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000af8:	f003 ff0e 	bl	8004918 <HAL_TIM_ConfigClockSource>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b02:	f000 fe65 	bl	80017d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b06:	4818      	ldr	r0, [pc, #96]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000b08:	f003 fc32 	bl	8004370 <HAL_TIM_PWM_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b12:	f000 fe5d 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b16:	2300      	movs	r3, #0
 8000b18:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b1e:	f107 0320 	add.w	r3, r7, #32
 8000b22:	4619      	mov	r1, r3
 8000b24:	4810      	ldr	r0, [pc, #64]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000b26:	f004 fafd 	bl	8005124 <HAL_TIMEx_MasterConfigSynchronization>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000b30:	f000 fe4e 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b34:	2360      	movs	r3, #96	@ 0x60
 8000b36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b44:	1d3b      	adds	r3, r7, #4
 8000b46:	2208      	movs	r2, #8
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4807      	ldr	r0, [pc, #28]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000b4c:	f003 fe22 	bl	8004794 <HAL_TIM_PWM_ConfigChannel>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000b56:	f000 fe3b 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b5a:	4803      	ldr	r0, [pc, #12]	@ (8000b68 <MX_TIM3_Init+0xe4>)
 8000b5c:	f000 fed4 	bl	8001908 <HAL_TIM_MspPostInit>

}
 8000b60:	bf00      	nop
 8000b62:	3738      	adds	r7, #56	@ 0x38
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200000e0 	.word	0x200000e0
 8000b6c:	40000400 	.word	0x40000400

08000b70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b74:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b76:	4a12      	ldr	r2, [pc, #72]	@ (8000bc0 <MX_USART2_UART_Init+0x50>)
 8000b78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b7a:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b82:	4b0e      	ldr	r3, [pc, #56]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b88:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b96:	220c      	movs	r2, #12
 8000b98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b9a:	4b08      	ldr	r3, [pc, #32]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ba6:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <MX_USART2_UART_Init+0x4c>)
 8000ba8:	f004 fb4c 	bl	8005244 <HAL_UART_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bb2:	f000 fe0d 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000128 	.word	0x20000128
 8000bc0:	40004400 	.word	0x40004400

08000bc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08a      	sub	sp, #40	@ 0x28
 8000bc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	2200      	movs	r2, #0
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	605a      	str	r2, [r3, #4]
 8000bd4:	609a      	str	r2, [r3, #8]
 8000bd6:	60da      	str	r2, [r3, #12]
 8000bd8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	613b      	str	r3, [r7, #16]
 8000bde:	4b55      	ldr	r3, [pc, #340]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a54      	ldr	r2, [pc, #336]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b52      	ldr	r3, [pc, #328]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	613b      	str	r3, [r7, #16]
 8000bf4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	4b4e      	ldr	r3, [pc, #312]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a4d      	ldr	r2, [pc, #308]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b4b      	ldr	r3, [pc, #300]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	4b47      	ldr	r3, [pc, #284]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a46      	ldr	r2, [pc, #280]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b44      	ldr	r3, [pc, #272]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	4b40      	ldr	r3, [pc, #256]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a3f      	ldr	r2, [pc, #252]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8000d34 <MX_GPIO_Init+0x170>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED_Pin|GREEN_LED_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2131      	movs	r1, #49	@ 0x31
 8000c4e:	483a      	ldr	r0, [pc, #232]	@ (8000d38 <MX_GPIO_Init+0x174>)
 8000c50:	f001 ffd8 	bl	8002c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8000c5a:	4838      	ldr	r0, [pc, #224]	@ (8000d3c <MX_GPIO_Init+0x178>)
 8000c5c:	f001 ffd2 	bl	8002c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_PUSH_BTN_Pin */
  GPIO_InitStruct.Pin = BLUE_PUSH_BTN_Pin;
 8000c60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLUE_PUSH_BTN_GPIO_Port, &GPIO_InitStruct);
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	4619      	mov	r1, r3
 8000c76:	4832      	ldr	r0, [pc, #200]	@ (8000d40 <MX_GPIO_Init+0x17c>)
 8000c78:	f001 fe18 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED_Pin GREEN_LED_Pin LD2_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin|GREEN_LED_Pin|LD2_Pin;
 8000c7c:	2331      	movs	r3, #49	@ 0x31
 8000c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	4829      	ldr	r0, [pc, #164]	@ (8000d38 <MX_GPIO_Init+0x174>)
 8000c94:	f001 fe0a 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_OPT_Pin C2_OPT_Pin C3_OPT_Pin */
  GPIO_InitStruct.Pin = C1_OPT_Pin|C2_OPT_Pin|C3_OPT_Pin;
 8000c98:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 8000c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4822      	ldr	r0, [pc, #136]	@ (8000d3c <MX_GPIO_Init+0x178>)
 8000cb2:	f001 fdfb 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pin : R2_IPT_Pin */
  GPIO_InitStruct.Pin = R2_IPT_Pin;
 8000cb6:	2380      	movs	r3, #128	@ 0x80
 8000cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R2_IPT_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	481d      	ldr	r0, [pc, #116]	@ (8000d40 <MX_GPIO_Init+0x17c>)
 8000cca:	f001 fdef 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_IPT_Pin R3_IPT_Pin */
  GPIO_InitStruct.Pin = R4_IPT_Pin|R3_IPT_Pin;
 8000cce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4815      	ldr	r0, [pc, #84]	@ (8000d38 <MX_GPIO_Init+0x174>)
 8000ce4:	f001 fde2 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR_Sensor_Pin */
  GPIO_InitStruct.Pin = PIR_Sensor_Pin;
 8000ce8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIR_Sensor_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	480e      	ldr	r0, [pc, #56]	@ (8000d38 <MX_GPIO_Init+0x174>)
 8000cfe:	f001 fdd5 	bl	80028ac <HAL_GPIO_Init>

  /*Configure GPIO pin : R1_IPT_Pin */
  GPIO_InitStruct.Pin = R1_IPT_Pin;
 8000d02:	2340      	movs	r3, #64	@ 0x40
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(R1_IPT_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	4809      	ldr	r0, [pc, #36]	@ (8000d3c <MX_GPIO_Init+0x178>)
 8000d16:	f001 fdc9 	bl	80028ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2105      	movs	r1, #5
 8000d1e:	2028      	movs	r0, #40	@ 0x28
 8000d20:	f001 fab6 	bl	8002290 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d24:	2028      	movs	r0, #40	@ 0x28
 8000d26:	f001 facf 	bl	80022c8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d2a:	bf00      	nop
 8000d2c:	3728      	adds	r7, #40	@ 0x28
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40020000 	.word	0x40020000
 8000d3c:	40020400 	.word	0x40020400
 8000d40:	40020800 	.word	0x40020800

08000d44 <keyPressHandler>:
uint8_t pword[6];
uint8_t is_armed=0;

// Function that handles keypad presses
// Returns array of keys pressed forming password
char* keyPressHandler(uint32_t ulNotificationValue,int cnt){
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
	//static to preserve  password state across function calls
	static char pword[6];

	char temp[5];

	if(ulNotificationValue==ENTER_KEY || ulNotificationValue==0xFE || ulNotificationValue==0x11){
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2bff      	cmp	r3, #255	@ 0xff
 8000d52:	d005      	beq.n	8000d60 <keyPressHandler+0x1c>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d58:	d002      	beq.n	8000d60 <keyPressHandler+0x1c>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2b11      	cmp	r3, #17
 8000d5e:	d106      	bne.n	8000d6e <keyPressHandler+0x2a>
		pword[cnt]='\0';
 8000d60:	4a33      	ldr	r2, [pc, #204]	@ (8000e30 <keyPressHandler+0xec>)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	4413      	add	r3, r2
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
		return pword;
 8000d6a:	4b31      	ldr	r3, [pc, #196]	@ (8000e30 <keyPressHandler+0xec>)
 8000d6c:	e059      	b.n	8000e22 <keyPressHandler+0xde>
	}
	else{
		if(ulNotificationValue==0x00){
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d105      	bne.n	8000d80 <keyPressHandler+0x3c>
			pword[cnt]='0';
 8000d74:	4a2e      	ldr	r2, [pc, #184]	@ (8000e30 <keyPressHandler+0xec>)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	4413      	add	r3, r2
 8000d7a:	2230      	movs	r2, #48	@ 0x30
 8000d7c:	701a      	strb	r2, [r3, #0]
 8000d7e:	e04f      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x01){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d105      	bne.n	8000d92 <keyPressHandler+0x4e>
			pword[cnt]='1';
 8000d86:	4a2a      	ldr	r2, [pc, #168]	@ (8000e30 <keyPressHandler+0xec>)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	2231      	movs	r2, #49	@ 0x31
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e046      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x02){
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d105      	bne.n	8000da4 <keyPressHandler+0x60>
			pword[cnt]='2';
 8000d98:	4a25      	ldr	r2, [pc, #148]	@ (8000e30 <keyPressHandler+0xec>)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2232      	movs	r2, #50	@ 0x32
 8000da0:	701a      	strb	r2, [r3, #0]
 8000da2:	e03d      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x03){
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b03      	cmp	r3, #3
 8000da8:	d105      	bne.n	8000db6 <keyPressHandler+0x72>
			pword[cnt]='3';
 8000daa:	4a21      	ldr	r2, [pc, #132]	@ (8000e30 <keyPressHandler+0xec>)
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	2233      	movs	r2, #51	@ 0x33
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	e034      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x04){
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2b04      	cmp	r3, #4
 8000dba:	d105      	bne.n	8000dc8 <keyPressHandler+0x84>
			pword[cnt]='4';
 8000dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8000e30 <keyPressHandler+0xec>)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	2234      	movs	r2, #52	@ 0x34
 8000dc4:	701a      	strb	r2, [r3, #0]
 8000dc6:	e02b      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x05){
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b05      	cmp	r3, #5
 8000dcc:	d105      	bne.n	8000dda <keyPressHandler+0x96>
			pword[cnt]='5';
 8000dce:	4a18      	ldr	r2, [pc, #96]	@ (8000e30 <keyPressHandler+0xec>)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	2235      	movs	r2, #53	@ 0x35
 8000dd6:	701a      	strb	r2, [r3, #0]
 8000dd8:	e022      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x06){
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2b06      	cmp	r3, #6
 8000dde:	d105      	bne.n	8000dec <keyPressHandler+0xa8>
			pword[cnt]='6';
 8000de0:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <keyPressHandler+0xec>)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	4413      	add	r3, r2
 8000de6:	2236      	movs	r2, #54	@ 0x36
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	e019      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x07){
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b07      	cmp	r3, #7
 8000df0:	d105      	bne.n	8000dfe <keyPressHandler+0xba>
			pword[cnt]='7';
 8000df2:	4a0f      	ldr	r2, [pc, #60]	@ (8000e30 <keyPressHandler+0xec>)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	4413      	add	r3, r2
 8000df8:	2237      	movs	r2, #55	@ 0x37
 8000dfa:	701a      	strb	r2, [r3, #0]
 8000dfc:	e010      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x08){
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b08      	cmp	r3, #8
 8000e02:	d105      	bne.n	8000e10 <keyPressHandler+0xcc>
			pword[cnt]='8';
 8000e04:	4a0a      	ldr	r2, [pc, #40]	@ (8000e30 <keyPressHandler+0xec>)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	4413      	add	r3, r2
 8000e0a:	2238      	movs	r2, #56	@ 0x38
 8000e0c:	701a      	strb	r2, [r3, #0]
 8000e0e:	e007      	b.n	8000e20 <keyPressHandler+0xdc>
		}
		else if(ulNotificationValue==0x09){
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2b09      	cmp	r3, #9
 8000e14:	d104      	bne.n	8000e20 <keyPressHandler+0xdc>
			pword[cnt]='9';
 8000e16:	4a06      	ldr	r2, [pc, #24]	@ (8000e30 <keyPressHandler+0xec>)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	2239      	movs	r2, #57	@ 0x39
 8000e1e:	701a      	strb	r2, [r3, #0]
		}
		return pword;
 8000e20:	4b03      	ldr	r3, [pc, #12]	@ (8000e30 <keyPressHandler+0xec>)
	}
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	200001a8 	.word	0x200001a8

08000e34 <readKeypadChar>:

// read keypad function that returns pressed key value (in hex)
uint8_t readKeypadChar(){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
	uint8_t val;

	//Infinite loop so that it continuously prompts user to enter
	//value and only breaks when keypad is pressed
	while(1){
		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e40:	488a      	ldr	r0, [pc, #552]	@ (800106c <readKeypadChar+0x238>)
 8000e42:	f001 fedf 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000e46:	2201      	movs	r2, #1
 8000e48:	2110      	movs	r1, #16
 8000e4a:	4888      	ldr	r0, [pc, #544]	@ (800106c <readKeypadChar+0x238>)
 8000e4c:	f001 feda 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000e50:	2201      	movs	r2, #1
 8000e52:	2120      	movs	r1, #32
 8000e54:	4885      	ldr	r0, [pc, #532]	@ (800106c <readKeypadChar+0x238>)
 8000e56:	f001 fed5 	bl	8002c04 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000e5a:	2140      	movs	r1, #64	@ 0x40
 8000e5c:	4883      	ldr	r0, [pc, #524]	@ (800106c <readKeypadChar+0x238>)
 8000e5e:	f001 feb9 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10a      	bne.n	8000e7e <readKeypadChar+0x4a>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000e68:	bf00      	nop
 8000e6a:	2140      	movs	r1, #64	@ 0x40
 8000e6c:	487f      	ldr	r0, [pc, #508]	@ (800106c <readKeypadChar+0x238>)
 8000e6e:	f001 feb1 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d0f8      	beq.n	8000e6a <readKeypadChar+0x36>
			val=0x01;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	71fb      	strb	r3, [r7, #7]
			break;
 8000e7c:	e0f1      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000e7e:	2180      	movs	r1, #128	@ 0x80
 8000e80:	487b      	ldr	r0, [pc, #492]	@ (8001070 <readKeypadChar+0x23c>)
 8000e82:	f001 fea7 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d10a      	bne.n	8000ea2 <readKeypadChar+0x6e>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000e8c:	bf00      	nop
 8000e8e:	2180      	movs	r1, #128	@ 0x80
 8000e90:	4877      	ldr	r0, [pc, #476]	@ (8001070 <readKeypadChar+0x23c>)
 8000e92:	f001 fe9f 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0f8      	beq.n	8000e8e <readKeypadChar+0x5a>
			val=0x04;
 8000e9c:	2304      	movs	r3, #4
 8000e9e:	71fb      	strb	r3, [r7, #7]
			break;
 8000ea0:	e0df      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000ea2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ea6:	4873      	ldr	r0, [pc, #460]	@ (8001074 <readKeypadChar+0x240>)
 8000ea8:	f001 fe94 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d10b      	bne.n	8000eca <readKeypadChar+0x96>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000eb2:	bf00      	nop
 8000eb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eb8:	486e      	ldr	r0, [pc, #440]	@ (8001074 <readKeypadChar+0x240>)
 8000eba:	f001 fe8b 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d0f7      	beq.n	8000eb4 <readKeypadChar+0x80>
			val=0x07;
 8000ec4:	2307      	movs	r3, #7
 8000ec6:	71fb      	strb	r3, [r7, #7]
			break;
 8000ec8:	e0cb      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000eca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ece:	4869      	ldr	r0, [pc, #420]	@ (8001074 <readKeypadChar+0x240>)
 8000ed0:	f001 fe80 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d10b      	bne.n	8000ef2 <readKeypadChar+0xbe>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000eda:	bf00      	nop
 8000edc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ee0:	4864      	ldr	r0, [pc, #400]	@ (8001074 <readKeypadChar+0x240>)
 8000ee2:	f001 fe77 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d0f7      	beq.n	8000edc <readKeypadChar+0xa8>
			val=ENTER_KEY;
 8000eec:	23ff      	movs	r3, #255	@ 0xff
 8000eee:	71fb      	strb	r3, [r7, #7]
			break;
 8000ef0:	e0b7      	b.n	8001062 <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ef8:	485c      	ldr	r0, [pc, #368]	@ (800106c <readKeypadChar+0x238>)
 8000efa:	f001 fe83 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2110      	movs	r1, #16
 8000f02:	485a      	ldr	r0, [pc, #360]	@ (800106c <readKeypadChar+0x238>)
 8000f04:	f001 fe7e 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 1);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2120      	movs	r1, #32
 8000f0c:	4857      	ldr	r0, [pc, #348]	@ (800106c <readKeypadChar+0x238>)
 8000f0e:	f001 fe79 	bl	8002c04 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000f12:	2140      	movs	r1, #64	@ 0x40
 8000f14:	4855      	ldr	r0, [pc, #340]	@ (800106c <readKeypadChar+0x238>)
 8000f16:	f001 fe5d 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d10a      	bne.n	8000f36 <readKeypadChar+0x102>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000f20:	bf00      	nop
 8000f22:	2140      	movs	r1, #64	@ 0x40
 8000f24:	4851      	ldr	r0, [pc, #324]	@ (800106c <readKeypadChar+0x238>)
 8000f26:	f001 fe55 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d0f8      	beq.n	8000f22 <readKeypadChar+0xee>
			val=0x02;
 8000f30:	2302      	movs	r3, #2
 8000f32:	71fb      	strb	r3, [r7, #7]
			break;
 8000f34:	e095      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000f36:	2180      	movs	r1, #128	@ 0x80
 8000f38:	484d      	ldr	r0, [pc, #308]	@ (8001070 <readKeypadChar+0x23c>)
 8000f3a:	f001 fe4b 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10a      	bne.n	8000f5a <readKeypadChar+0x126>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000f44:	bf00      	nop
 8000f46:	2180      	movs	r1, #128	@ 0x80
 8000f48:	4849      	ldr	r0, [pc, #292]	@ (8001070 <readKeypadChar+0x23c>)
 8000f4a:	f001 fe43 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d0f8      	beq.n	8000f46 <readKeypadChar+0x112>
			val=0x05;
 8000f54:	2305      	movs	r3, #5
 8000f56:	71fb      	strb	r3, [r7, #7]
			break;
 8000f58:	e083      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8000f5a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f5e:	4845      	ldr	r0, [pc, #276]	@ (8001074 <readKeypadChar+0x240>)
 8000f60:	f001 fe38 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d10b      	bne.n	8000f82 <readKeypadChar+0x14e>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8000f6a:	bf00      	nop
 8000f6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f70:	4840      	ldr	r0, [pc, #256]	@ (8001074 <readKeypadChar+0x240>)
 8000f72:	f001 fe2f 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d0f7      	beq.n	8000f6c <readKeypadChar+0x138>
			val=0x08;
 8000f7c:	2308      	movs	r3, #8
 8000f7e:	71fb      	strb	r3, [r7, #7]
			break;
 8000f80:	e06f      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 8000f82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f86:	483b      	ldr	r0, [pc, #236]	@ (8001074 <readKeypadChar+0x240>)
 8000f88:	f001 fe24 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10b      	bne.n	8000faa <readKeypadChar+0x176>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 8000f92:	bf00      	nop
 8000f94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f98:	4836      	ldr	r0, [pc, #216]	@ (8001074 <readKeypadChar+0x240>)
 8000f9a:	f001 fe1b 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d0f7      	beq.n	8000f94 <readKeypadChar+0x160>
			val=0x00;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	71fb      	strb	r3, [r7, #7]
			break;
 8000fa8:	e05b      	b.n	8001062 <readKeypadChar+0x22e>
		}

		HAL_GPIO_WritePin(C1_OPT_GPIO_Port, C1_OPT_Pin, 1);
 8000faa:	2201      	movs	r2, #1
 8000fac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fb0:	482e      	ldr	r0, [pc, #184]	@ (800106c <readKeypadChar+0x238>)
 8000fb2:	f001 fe27 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_OPT_GPIO_Port, C2_OPT_Pin, 1);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2110      	movs	r1, #16
 8000fba:	482c      	ldr	r0, [pc, #176]	@ (800106c <readKeypadChar+0x238>)
 8000fbc:	f001 fe22 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_OPT_GPIO_Port, C3_OPT_Pin, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	4829      	ldr	r0, [pc, #164]	@ (800106c <readKeypadChar+0x238>)
 8000fc6:	f001 fe1d 	bl	8002c04 <HAL_GPIO_WritePin>

		if(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin)){
 8000fca:	2140      	movs	r1, #64	@ 0x40
 8000fcc:	4827      	ldr	r0, [pc, #156]	@ (800106c <readKeypadChar+0x238>)
 8000fce:	f001 fe01 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d10a      	bne.n	8000fee <readKeypadChar+0x1ba>
			while(!HAL_GPIO_ReadPin(R1_IPT_GPIO_Port, R1_IPT_Pin));
 8000fd8:	bf00      	nop
 8000fda:	2140      	movs	r1, #64	@ 0x40
 8000fdc:	4823      	ldr	r0, [pc, #140]	@ (800106c <readKeypadChar+0x238>)
 8000fde:	f001 fdf9 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d0f8      	beq.n	8000fda <readKeypadChar+0x1a6>
			val=0x03;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	71fb      	strb	r3, [r7, #7]
			break;
 8000fec:	e039      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin)){
 8000fee:	2180      	movs	r1, #128	@ 0x80
 8000ff0:	481f      	ldr	r0, [pc, #124]	@ (8001070 <readKeypadChar+0x23c>)
 8000ff2:	f001 fdef 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10a      	bne.n	8001012 <readKeypadChar+0x1de>
			while(!HAL_GPIO_ReadPin(R2_IPT_GPIO_Port, R2_IPT_Pin));
 8000ffc:	bf00      	nop
 8000ffe:	2180      	movs	r1, #128	@ 0x80
 8001000:	481b      	ldr	r0, [pc, #108]	@ (8001070 <readKeypadChar+0x23c>)
 8001002:	f001 fde7 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d0f8      	beq.n	8000ffe <readKeypadChar+0x1ca>
			val=0x06;
 800100c:	2306      	movs	r3, #6
 800100e:	71fb      	strb	r3, [r7, #7]
			break;
 8001010:	e027      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin)){
 8001012:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001016:	4817      	ldr	r0, [pc, #92]	@ (8001074 <readKeypadChar+0x240>)
 8001018:	f001 fddc 	bl	8002bd4 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10b      	bne.n	800103a <readKeypadChar+0x206>
			while(!HAL_GPIO_ReadPin(R3_IPT_GPIO_Port, R3_IPT_Pin));
 8001022:	bf00      	nop
 8001024:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001028:	4812      	ldr	r0, [pc, #72]	@ (8001074 <readKeypadChar+0x240>)
 800102a:	f001 fdd3 	bl	8002bd4 <HAL_GPIO_ReadPin>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f7      	beq.n	8001024 <readKeypadChar+0x1f0>
			val=0x09;
 8001034:	2309      	movs	r3, #9
 8001036:	71fb      	strb	r3, [r7, #7]
			break;
 8001038:	e013      	b.n	8001062 <readKeypadChar+0x22e>
		}
		else if(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin)){
 800103a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800103e:	480d      	ldr	r0, [pc, #52]	@ (8001074 <readKeypadChar+0x240>)
 8001040:	f001 fdc8 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	f47f aef7 	bne.w	8000e3a <readKeypadChar+0x6>
			while(!HAL_GPIO_ReadPin(R4_IPT_GPIO_Port, R4_IPT_Pin));
 800104c:	bf00      	nop
 800104e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001052:	4808      	ldr	r0, [pc, #32]	@ (8001074 <readKeypadChar+0x240>)
 8001054:	f001 fdbe 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f7      	beq.n	800104e <readKeypadChar+0x21a>
			val=0x11;
 800105e:	2311      	movs	r3, #17
 8001060:	71fb      	strb	r3, [r7, #7]
			break;
		}
	}
	return val;
 8001062:	79fb      	ldrb	r3, [r7, #7]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40020400 	.word	0x40020400
 8001070:	40020800 	.word	0x40020800
 8001074:	40020000 	.word	0x40020000

08001078 <StartKeyPadIptTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartKeyPadIptTask */
void StartKeyPadIptTask(void *argument)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HD44780_Init(2);
 8001080:	2002      	movs	r0, #2
 8001082:	f000 fddf 	bl	8001c44 <HD44780_Init>
	HD44780_Clear();
 8001086:	f000 fe61 	bl	8001d4c <HD44780_Clear>
	HD44780_Backlight();
 800108a:	f000 fefd 	bl	8001e88 <HD44780_Backlight>

	//System starts in DISARMED mode
	uint8_t val;
	xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <StartKeyPadIptTask+0x68>)
 8001090:	6818      	ldr	r0, [r3, #0]
 8001092:	2300      	movs	r3, #0
 8001094:	2203      	movs	r2, #3
 8001096:	2101      	movs	r1, #1
 8001098:	f006 fff0 	bl	800807c <xTaskGenericNotify>
/* Infinite loop */
	for(;;)
	{
	  //blocking function until keypad press
	  val=readKeypadChar();
 800109c:	f7ff feca 	bl	8000e34 <readKeypadChar>
 80010a0:	4603      	mov	r3, r0
 80010a2:	75fb      	strb	r3, [r7, #23]

	  uint8_t arr[10];
	  sprintf(arr,"%d\r\n",val);
 80010a4:	7dfa      	ldrb	r2, [r7, #23]
 80010a6:	f107 030c 	add.w	r3, r7, #12
 80010aa:	490e      	ldr	r1, [pc, #56]	@ (80010e4 <StartKeyPadIptTask+0x6c>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f008 f893 	bl	80091d8 <siprintf>
	  HAL_UART_Transmit(&huart2, arr, strlen(arr), osWaitForever);
 80010b2:	f107 030c 	add.w	r3, r7, #12
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff f8b4 	bl	8000224 <strlen>
 80010bc:	4603      	mov	r3, r0
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f107 010c 	add.w	r1, r7, #12
 80010c4:	f04f 33ff 	mov.w	r3, #4294967295
 80010c8:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <StartKeyPadIptTask+0x70>)
 80010ca:	f004 f90b 	bl	80052e4 <HAL_UART_Transmit>
	  xTaskNotify(LCDLine2PwordHandle,val,eSetValueWithOverwrite);
 80010ce:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <StartKeyPadIptTask+0x74>)
 80010d0:	6818      	ldr	r0, [r3, #0]
 80010d2:	7df9      	ldrb	r1, [r7, #23]
 80010d4:	2300      	movs	r3, #0
 80010d6:	2203      	movs	r2, #3
 80010d8:	f006 ffd0 	bl	800807c <xTaskGenericNotify>
	{
 80010dc:	bf00      	nop
 80010de:	e7dd      	b.n	800109c <StartKeyPadIptTask+0x24>
 80010e0:	2000017c 	.word	0x2000017c
 80010e4:	08009c9c 	.word	0x08009c9c
 80010e8:	20000128 	.word	0x20000128
 80010ec:	20000174 	.word	0x20000174

080010f0 <StartLCDLine2PwordTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine2PwordTask */
void StartLCDLine2PwordTask(void *argument)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b0a3      	sub	sp, #140	@ 0x8c
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCDLine2PwordTask */
	uint32_t ulNotificationValue;
	int cnt=0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	int resetPasswordReadyFlag=1,newPasswordFlag=0;
 80010fe:	2301      	movs	r3, #1
 8001100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001104:	2300      	movs	r3, #0
 8001106:	67fb      	str	r3, [r7, #124]	@ 0x7c
	char pword[MAX_PASSWORD_LENGTH];

	uint8_t temp_is_armed;
	HAL_UART_Transmit(&huart2, "\r\n", 2, osWaitForever);
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	2202      	movs	r2, #2
 800110e:	49b0      	ldr	r1, [pc, #704]	@ (80013d0 <StartLCDLine2PwordTask+0x2e0>)
 8001110:	48b0      	ldr	r0, [pc, #704]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 8001112:	f004 f8e7 	bl	80052e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, Read_from_Flash(START_ADDRESS), strlen(Read_from_Flash(START_ADDRESS)), osWaitForever);
 8001116:	48b0      	ldr	r0, [pc, #704]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001118:	f7ff faca 	bl	80006b0 <Read_from_Flash>
 800111c:	4604      	mov	r4, r0
 800111e:	48ae      	ldr	r0, [pc, #696]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001120:	f7ff fac6 	bl	80006b0 <Read_from_Flash>
 8001124:	4603      	mov	r3, r0
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff f87c 	bl	8000224 <strlen>
 800112c:	4603      	mov	r3, r0
 800112e:	b29a      	uxth	r2, r3
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
 8001134:	4621      	mov	r1, r4
 8001136:	48a7      	ldr	r0, [pc, #668]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 8001138:	f004 f8d4 	bl	80052e4 <HAL_UART_Transmit>
  /* Infinite loop */
  for(;;)
  {

	/* Infinite loop */
	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800113c:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	f04f 31ff 	mov.w	r1, #4294967295
 8001148:	2000      	movs	r0, #0
 800114a:	f006 ff37 	bl	8007fbc <xTaskNotifyWait>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0f3      	beq.n	800113c <StartLCDLine2PwordTask+0x4c>

		//Copy value of keyPressHandler into pword array
		strcpy(pword,keyPressHandler(ulNotificationValue,cnt));
 8001154:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001156:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fdf2 	bl	8000d44 <keyPressHandler>
 8001160:	4602      	mov	r2, r0
 8001162:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f008 f8e9 	bl	8009340 <strcpy>

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 800116e:	4b9b      	ldr	r3, [pc, #620]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f04f 31ff 	mov.w	r1, #4294967295
 8001176:	4618      	mov	r0, r3
 8001178:	f004 fe31 	bl	8005dde <osMutexAcquire>
		temp_is_armed=is_armed;
 800117c:	4b98      	ldr	r3, [pc, #608]	@ (80013e0 <StartLCDLine2PwordTask+0x2f0>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
		osMutexRelease(isArmedMutexHandle);
 8001184:	4b95      	ldr	r3, [pc, #596]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4618      	mov	r0, r3
 800118a:	f004 fe73 	bl	8005e74 <osMutexRelease>

		// User presses # key in the DISARMED state.
		// Alternates between OLD_PASSWORD and DISARMED states.
		if(ulNotificationValue==NEW_PASSWORD && !temp_is_armed){
 800118e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001190:	2b11      	cmp	r3, #17
 8001192:	d132      	bne.n	80011fa <StartLCDLine2PwordTask+0x10a>
 8001194:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8001198:	2b00      	cmp	r3, #0
 800119a:	d12e      	bne.n	80011fa <StartLCDLine2PwordTask+0x10a>
			cnt=0;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			Clear_LCD_Line2Screen();
 80011a2:	f7ff fb01 	bl	80007a8 <Clear_LCD_Line2Screen>
			if(resetPasswordReadyFlag){
 80011a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d011      	beq.n	80011d2 <StartLCDLine2PwordTask+0xe2>
				HAL_UART_Transmit(&huart2, "NEWPASSWORD!!!!\r\n", strlen("NEWPASSWORD!!!!\r\n"), osWaitForever);
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	2211      	movs	r2, #17
 80011b4:	498b      	ldr	r1, [pc, #556]	@ (80013e4 <StartLCDLine2PwordTask+0x2f4>)
 80011b6:	4887      	ldr	r0, [pc, #540]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 80011b8:	f004 f894 	bl	80052e4 <HAL_UART_Transmit>
				resetPasswordReadyFlag=0;
 80011bc:	2300      	movs	r3, #0
 80011be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(resetPwordTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80011c2:	4b89      	ldr	r3, [pc, #548]	@ (80013e8 <StartLCDLine2PwordTask+0x2f8>)
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	2300      	movs	r3, #0
 80011c8:	2203      	movs	r2, #3
 80011ca:	2110      	movs	r1, #16
 80011cc:	f006 ff56 	bl	800807c <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 80011d0:	e0fd      	b.n	80013ce <StartLCDLine2PwordTask+0x2de>
			}
			else{
				HAL_UART_Transmit(&huart2, "SECOND ELSE \r\n", strlen("SECOND ELSE \r\n"), osWaitForever);
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
 80011d6:	220e      	movs	r2, #14
 80011d8:	4984      	ldr	r1, [pc, #528]	@ (80013ec <StartLCDLine2PwordTask+0x2fc>)
 80011da:	487e      	ldr	r0, [pc, #504]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 80011dc:	f004 f882 	bl	80052e4 <HAL_UART_Transmit>
				newPasswordFlag=0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
				resetPasswordReadyFlag=1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 80011ea:	4b81      	ldr	r3, [pc, #516]	@ (80013f0 <StartLCDLine2PwordTask+0x300>)
 80011ec:	6818      	ldr	r0, [r3, #0]
 80011ee:	2300      	movs	r3, #0
 80011f0:	2203      	movs	r2, #3
 80011f2:	2101      	movs	r1, #1
 80011f4:	f006 ff42 	bl	800807c <xTaskGenericNotify>
			if(resetPasswordReadyFlag){
 80011f8:	e0e9      	b.n	80013ce <StartLCDLine2PwordTask+0x2de>
			}
		}

		// If exceeded MAX_PASSWORD_LENGTH (6) or user presses enter key.
		else if(cnt==(MAX_PASSWORD_LENGTH-1) || ulNotificationValue==ENTER_KEY){
 80011fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011fe:	2b05      	cmp	r3, #5
 8001200:	d003      	beq.n	800120a <StartLCDLine2PwordTask+0x11a>
 8001202:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001204:	2bff      	cmp	r3, #255	@ 0xff
 8001206:	f040 80cd 	bne.w	80013a4 <StartLCDLine2PwordTask+0x2b4>
				// User presses enter and/or password length is between 4 and 6
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 800120a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800120c:	2bff      	cmp	r3, #255	@ 0xff
 800120e:	d103      	bne.n	8001218 <StartLCDLine2PwordTask+0x128>
 8001210:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001214:	2b03      	cmp	r3, #3
 8001216:	dc04      	bgt.n	8001222 <StartLCDLine2PwordTask+0x132>
 8001218:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800121c:	2b05      	cmp	r3, #5
 800121e:	f040 80d5 	bne.w	80013cc <StartLCDLine2PwordTask+0x2dc>
					cnt=0;
 8001222:	2300      	movs	r3, #0
 8001224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
					Clear_LCD_Line2Screen();
 8001228:	f7ff fabe 	bl	80007a8 <Clear_LCD_Line2Screen>

					// After user sets new password, we go back to DISARMED state
					if(newPasswordFlag){
 800122c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800122e:	2b00      	cmp	r3, #0
 8001230:	d019      	beq.n	8001266 <StartLCDLine2PwordTask+0x176>
						HAL_UART_Transmit(&huart2, "idk this is newpasswordflag\n\r", strlen("idk this is newpasswordflag\n\r"), osWaitForever);
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	221d      	movs	r2, #29
 8001238:	496e      	ldr	r1, [pc, #440]	@ (80013f4 <StartLCDLine2PwordTask+0x304>)
 800123a:	4866      	ldr	r0, [pc, #408]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 800123c:	f004 f852 	bl	80052e4 <HAL_UART_Transmit>

						Write_to_Flash(START_ADDRESS, pword);
 8001240:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001244:	4619      	mov	r1, r3
 8001246:	4864      	ldr	r0, [pc, #400]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001248:	f7ff f9ec 	bl	8000624 <Write_to_Flash>
						xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 800124c:	4b68      	ldr	r3, [pc, #416]	@ (80013f0 <StartLCDLine2PwordTask+0x300>)
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	2300      	movs	r3, #0
 8001252:	2203      	movs	r2, #3
 8001254:	2101      	movs	r1, #1
 8001256:	f006 ff11 	bl	800807c <xTaskGenericNotify>
						newPasswordFlag=0;
 800125a:	2300      	movs	r3, #0
 800125c:	67fb      	str	r3, [r7, #124]	@ 0x7c
						resetPasswordReadyFlag=1;
 800125e:	2301      	movs	r3, #1
 8001260:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 8001264:	e0b2      	b.n	80013cc <StartLCDLine2PwordTask+0x2dc>
					}
					// If user is entering old password (to arm, disarm or to change passwords).
					else{

						// If user arms the alarm with the correct password (strcmp verifies correctness)
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 8001266:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800126a:	2b00      	cmp	r3, #0
 800126c:	d140      	bne.n	80012f0 <StartLCDLine2PwordTask+0x200>
 800126e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001272:	2b00      	cmp	r3, #0
 8001274:	d03c      	beq.n	80012f0 <StartLCDLine2PwordTask+0x200>
 8001276:	4858      	ldr	r0, [pc, #352]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001278:	f7ff fa1a 	bl	80006b0 <Read_from_Flash>
 800127c:	4602      	mov	r2, r0
 800127e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001282:	4611      	mov	r1, r2
 8001284:	4618      	mov	r0, r3
 8001286:	f7fe ffc3 	bl	8000210 <strcmp>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d12f      	bne.n	80012f0 <StartLCDLine2PwordTask+0x200>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 1st if\n\r",resetPasswordReadyFlag);
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001298:	4957      	ldr	r1, [pc, #348]	@ (80013f8 <StartLCDLine2PwordTask+0x308>)
 800129a:	4618      	mov	r0, r3
 800129c:	f007 ff9c 	bl	80091d8 <siprintf>
							HAL_UART_Transmit(&huart2, temp, strlen(temp), osWaitForever);
 80012a0:	f107 0308 	add.w	r3, r7, #8
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7fe ffbd 	bl	8000224 <strlen>
 80012aa:	4603      	mov	r3, r0
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	f107 0108 	add.w	r1, r7, #8
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	4847      	ldr	r0, [pc, #284]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 80012b8:	f004 f814 	bl	80052e4 <HAL_UART_Transmit>

							resetPasswordReadyFlag=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80012c2:	4b46      	ldr	r3, [pc, #280]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f04f 31ff 	mov.w	r1, #4294967295
 80012ca:	4618      	mov	r0, r3
 80012cc:	f004 fd87 	bl	8005dde <osMutexAcquire>
							is_armed=1;
 80012d0:	4b43      	ldr	r3, [pc, #268]	@ (80013e0 <StartLCDLine2PwordTask+0x2f0>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 80012d6:	4b41      	ldr	r3, [pc, #260]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f004 fdca 	bl	8005e74 <osMutexRelease>
							xTaskNotify(Red_LEDTaskHandle,ARMED,eSetValueWithOverwrite);
 80012e0:	4b46      	ldr	r3, [pc, #280]	@ (80013fc <StartLCDLine2PwordTask+0x30c>)
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	2300      	movs	r3, #0
 80012e6:	2203      	movs	r2, #3
 80012e8:	2100      	movs	r1, #0
 80012ea:	f006 fec7 	bl	800807c <xTaskGenericNotify>
						if(!temp_is_armed && resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 80012ee:	e058      	b.n	80013a2 <StartLCDLine2PwordTask+0x2b2>

						}

						// If user disarms the alarm with the correct password (strcmp verifies correctness)
						else if(temp_is_armed && !resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 80012f0:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d031      	beq.n	800135c <StartLCDLine2PwordTask+0x26c>
 80012f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d12d      	bne.n	800135c <StartLCDLine2PwordTask+0x26c>
 8001300:	4835      	ldr	r0, [pc, #212]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001302:	f7ff f9d5 	bl	80006b0 <Read_from_Flash>
 8001306:	4602      	mov	r2, r0
 8001308:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800130c:	4611      	mov	r1, r2
 800130e:	4618      	mov	r0, r3
 8001310:	f7fe ff7e 	bl	8000210 <strcmp>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d120      	bne.n	800135c <StartLCDLine2PwordTask+0x26c>
							HAL_UART_Transmit(&huart2, "NOWAYBRUGHHH\n\r", strlen("NOWAYBRUGHHH\n\r"), osWaitForever);
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	220e      	movs	r2, #14
 8001320:	4937      	ldr	r1, [pc, #220]	@ (8001400 <StartLCDLine2PwordTask+0x310>)
 8001322:	482c      	ldr	r0, [pc, #176]	@ (80013d4 <StartLCDLine2PwordTask+0x2e4>)
 8001324:	f003 ffde 	bl	80052e4 <HAL_UART_Transmit>

							resetPasswordReadyFlag=1;
 8001328:	2301      	movs	r3, #1
 800132a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
							osMutexAcquire(isArmedMutexHandle, osWaitForever);
 800132e:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f04f 31ff 	mov.w	r1, #4294967295
 8001336:	4618      	mov	r0, r3
 8001338:	f004 fd51 	bl	8005dde <osMutexAcquire>
							is_armed=0;
 800133c:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <StartLCDLine2PwordTask+0x2f0>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
							osMutexRelease(isArmedMutexHandle);
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <StartLCDLine2PwordTask+0x2ec>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f004 fd94 	bl	8005e74 <osMutexRelease>
							xTaskNotify(Green_LEDTaskHandle,DISARMED,eSetValueWithOverwrite);
 800134c:	4b28      	ldr	r3, [pc, #160]	@ (80013f0 <StartLCDLine2PwordTask+0x300>)
 800134e:	6818      	ldr	r0, [r3, #0]
 8001350:	2300      	movs	r3, #0
 8001352:	2203      	movs	r2, #3
 8001354:	2101      	movs	r1, #1
 8001356:	f006 fe91 	bl	800807c <xTaskGenericNotify>
 800135a:	e022      	b.n	80013a2 <StartLCDLine2PwordTask+0x2b2>
						}

						// If user wants to change password.
						// Correct system password must be entered (strcmp verifies correctness)
						else if(!resetPasswordReadyFlag && !strcmp(pword,Read_from_Flash(START_ADDRESS))){
 800135c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001360:	2b00      	cmp	r3, #0
 8001362:	d133      	bne.n	80013cc <StartLCDLine2PwordTask+0x2dc>
 8001364:	481c      	ldr	r0, [pc, #112]	@ (80013d8 <StartLCDLine2PwordTask+0x2e8>)
 8001366:	f7ff f9a3 	bl	80006b0 <Read_from_Flash>
 800136a:	4602      	mov	r2, r0
 800136c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f7fe ff4c 	bl	8000210 <strcmp>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d126      	bne.n	80013cc <StartLCDLine2PwordTask+0x2dc>
							uint8_t temp[100];
							sprintf(temp,"resetPasswordFlag = %d 3rd elseif\n\r",resetPasswordReadyFlag);
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001386:	491f      	ldr	r1, [pc, #124]	@ (8001404 <StartLCDLine2PwordTask+0x314>)
 8001388:	4618      	mov	r0, r3
 800138a:	f007 ff25 	bl	80091d8 <siprintf>

							xTaskNotify(resetPwordTaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <StartLCDLine2PwordTask+0x2f8>)
 8001390:	6818      	ldr	r0, [r3, #0]
 8001392:	2300      	movs	r3, #0
 8001394:	2203      	movs	r2, #3
 8001396:	2111      	movs	r1, #17
 8001398:	f006 fe70 	bl	800807c <xTaskGenericNotify>
							newPasswordFlag=1;
 800139c:	2301      	movs	r3, #1
 800139e:	67fb      	str	r3, [r7, #124]	@ 0x7c
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 80013a0:	e014      	b.n	80013cc <StartLCDLine2PwordTask+0x2dc>
 80013a2:	e013      	b.n	80013cc <StartLCDLine2PwordTask+0x2dc>
						}
					}
				}
			}
			// Generic user input. Cannot accept reset password key (#) when alarm is in AMRED state
			else if(!(temp_is_armed && ulNotificationValue==NEW_PASSWORD)){
 80013a4:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <StartLCDLine2PwordTask+0x2c4>
 80013ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80013ae:	2b11      	cmp	r3, #17
 80013b0:	f43f aec4 	beq.w	800113c <StartLCDLine2PwordTask+0x4c>
				Write_To_LCD(cnt+1);
 80013b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013b8:	3301      	adds	r3, #1
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f9a0 	bl	8000700 <Write_To_LCD>
				cnt++;
 80013c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013c4:	3301      	adds	r3, #1
 80013c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80013ca:	e6b7      	b.n	800113c <StartLCDLine2PwordTask+0x4c>
				if((ulNotificationValue==ENTER_KEY && cnt>=MIN_PASSWORD_LENGTH) || cnt==(MAX_PASSWORD_LENGTH-1)){
 80013cc:	bf00      	nop
	if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80013ce:	e6b5      	b.n	800113c <StartLCDLine2PwordTask+0x4c>
 80013d0:	08009ca4 	.word	0x08009ca4
 80013d4:	20000128 	.word	0x20000128
 80013d8:	08060000 	.word	0x08060000
 80013dc:	20000198 	.word	0x20000198
 80013e0:	2000019c 	.word	0x2000019c
 80013e4:	08009ca8 	.word	0x08009ca8
 80013e8:	20000184 	.word	0x20000184
 80013ec:	08009cbc 	.word	0x08009cbc
 80013f0:	2000017c 	.word	0x2000017c
 80013f4:	08009ccc 	.word	0x08009ccc
 80013f8:	08009cec 	.word	0x08009cec
 80013fc:	20000178 	.word	0x20000178
 8001400:	08009d0c 	.word	0x08009d0c
 8001404:	08009d1c 	.word	0x08009d1c

08001408 <StartRED_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRED_LEDTask */
void StartRED_LEDTask(void *argument)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to arm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 8001410:	f107 020c 	add.w	r2, r7, #12
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
 8001418:	f04f 31ff 	mov.w	r1, #4294967295
 800141c:	2000      	movs	r0, #0
 800141e:	f006 fdcd 	bl	8007fbc <xTaskNotifyWait>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f3      	beq.n	8001410 <StartRED_LEDTask+0x8>
		  xTaskNotify(LCDLine1TaskHandle,ARMED,eSetValueWithOverwrite);
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <StartRED_LEDTask+0x44>)
 800142a:	6818      	ldr	r0, [r3, #0]
 800142c:	2300      	movs	r3, #0
 800142e:	2203      	movs	r2, #3
 8001430:	2100      	movs	r1, #0
 8001432:	f006 fe23 	bl	800807c <xTaskGenericNotify>
		  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 1);
 8001436:	2201      	movs	r2, #1
 8001438:	2101      	movs	r1, #1
 800143a:	4805      	ldr	r0, [pc, #20]	@ (8001450 <StartRED_LEDTask+0x48>)
 800143c:	f001 fbe2 	bl	8002c04 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 0);
 8001440:	2200      	movs	r2, #0
 8001442:	2110      	movs	r1, #16
 8001444:	4802      	ldr	r0, [pc, #8]	@ (8001450 <StartRED_LEDTask+0x48>)
 8001446:	f001 fbdd 	bl	8002c04 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800144a:	e7e1      	b.n	8001410 <StartRED_LEDTask+0x8>
 800144c:	20000180 	.word	0x20000180
 8001450:	40020000 	.word	0x40020000

08001454 <StartGreen_LEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGreen_LEDTask */
void StartGreen_LEDTask(void *argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  // Clear set bits on exit, and notifies the LCD to disarm the system
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800145c:	f107 020c 	add.w	r2, r7, #12
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	2000      	movs	r0, #0
 800146a:	f006 fda7 	bl	8007fbc <xTaskNotifyWait>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d0f3      	beq.n	800145c <StartGreen_LEDTask+0x8>
		  HAL_UART_Transmit(&huart2, "WE Are in green\r\n", strlen("WE Are in green\r\n"), osWaitForever);
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	2211      	movs	r2, #17
 800147a:	490c      	ldr	r1, [pc, #48]	@ (80014ac <StartGreen_LEDTask+0x58>)
 800147c:	480c      	ldr	r0, [pc, #48]	@ (80014b0 <StartGreen_LEDTask+0x5c>)
 800147e:	f003 ff31 	bl	80052e4 <HAL_UART_Transmit>
		// If it is a simple disarm, notify the LCD with disarm message,
		// Otherwise simply turn on Green LED
		if(ulNotificationValue==DISARMED){
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2b01      	cmp	r3, #1
 8001486:	d106      	bne.n	8001496 <StartGreen_LEDTask+0x42>
			xTaskNotify(LCDLine1TaskHandle,DISARMED,eSetValueWithOverwrite);
 8001488:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <StartGreen_LEDTask+0x60>)
 800148a:	6818      	ldr	r0, [r3, #0]
 800148c:	2300      	movs	r3, #0
 800148e:	2203      	movs	r2, #3
 8001490:	2101      	movs	r1, #1
 8001492:	f006 fdf3 	bl	800807c <xTaskGenericNotify>
		}
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2101      	movs	r1, #1
 800149a:	4807      	ldr	r0, [pc, #28]	@ (80014b8 <StartGreen_LEDTask+0x64>)
 800149c:	f001 fbb2 	bl	8002c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, 1);
 80014a0:	2201      	movs	r2, #1
 80014a2:	2110      	movs	r1, #16
 80014a4:	4804      	ldr	r0, [pc, #16]	@ (80014b8 <StartGreen_LEDTask+0x64>)
 80014a6:	f001 fbad 	bl	8002c04 <HAL_GPIO_WritePin>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014aa:	e7d7      	b.n	800145c <StartGreen_LEDTask+0x8>
 80014ac:	08009d40 	.word	0x08009d40
 80014b0:	20000128 	.word	0x20000128
 80014b4:	20000180 	.word	0x20000180
 80014b8:	40020000 	.word	0x40020000

080014bc <StartLCDLine1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDLine1Task */
void StartLCDLine1Task(void *argument)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	uint32_t ulNotificationValue;

  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80014c4:	f107 020c 	add.w	r2, r7, #12
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	f04f 31ff 	mov.w	r1, #4294967295
 80014d0:	2000      	movs	r0, #0
 80014d2:	f006 fd73 	bl	8007fbc <xTaskNotifyWait>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d0f3      	beq.n	80014c4 <StartLCDLine1Task+0x8>

		  // use mutex to synchronize use of shared ressource (LCD screen)
		  osMutexAcquire(myMutexHandle, osWaitForever);
 80014dc:	4b1f      	ldr	r3, [pc, #124]	@ (800155c <StartLCDLine1Task+0xa0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	4618      	mov	r0, r3
 80014e6:	f004 fc7a 	bl	8005dde <osMutexAcquire>

		  //SYSTEM ARMED
		  if(ulNotificationValue==ARMED){
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d107      	bne.n	8001500 <StartLCDLine1Task+0x44>

			  HD44780_SetCursor(0,0);
 80014f0:	2100      	movs	r1, #0
 80014f2:	2000      	movs	r0, #0
 80014f4:	f000 fc40 	bl	8001d78 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ARMED   ");
 80014f8:	4819      	ldr	r0, [pc, #100]	@ (8001560 <StartLCDLine1Task+0xa4>)
 80014fa:	f000 fcaf 	bl	8001e5c <HD44780_PrintStr>
 80014fe:	e027      	b.n	8001550 <StartLCDLine1Task+0x94>
		  }
		  //SYSTEM DISARMED
		  else if(ulNotificationValue==DISARMED){
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d107      	bne.n	8001516 <StartLCDLine1Task+0x5a>

			  HD44780_SetCursor(0,0);
 8001506:	2100      	movs	r1, #0
 8001508:	2000      	movs	r0, #0
 800150a:	f000 fc35 	bl	8001d78 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM DISARMED");
 800150e:	4815      	ldr	r0, [pc, #84]	@ (8001564 <StartLCDLine1Task+0xa8>)
 8001510:	f000 fca4 	bl	8001e5c <HD44780_PrintStr>
 8001514:	e01c      	b.n	8001550 <StartLCDLine1Task+0x94>
		  }
		  //OLD PASSWORD
		  else if(ulNotificationValue==OLD_PASSWORD){
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b10      	cmp	r3, #16
 800151a:	d107      	bne.n	800152c <StartLCDLine1Task+0x70>
			  HD44780_SetCursor(0,0);
 800151c:	2100      	movs	r1, #0
 800151e:	2000      	movs	r0, #0
 8001520:	f000 fc2a 	bl	8001d78 <HD44780_SetCursor>
			  HD44780_PrintStr("OLD PASSWORD:    ");
 8001524:	4810      	ldr	r0, [pc, #64]	@ (8001568 <StartLCDLine1Task+0xac>)
 8001526:	f000 fc99 	bl	8001e5c <HD44780_PrintStr>
 800152a:	e011      	b.n	8001550 <StartLCDLine1Task+0x94>
		  }
		  //NEW PASSWORD
		  else if(ulNotificationValue==NEW_PASSWORD){
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2b11      	cmp	r3, #17
 8001530:	d107      	bne.n	8001542 <StartLCDLine1Task+0x86>
			  HD44780_SetCursor(0,0);
 8001532:	2100      	movs	r1, #0
 8001534:	2000      	movs	r0, #0
 8001536:	f000 fc1f 	bl	8001d78 <HD44780_SetCursor>
			  HD44780_PrintStr("NEW PASSWORD:  ");
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <StartLCDLine1Task+0xb0>)
 800153c:	f000 fc8e 	bl	8001e5c <HD44780_PrintStr>
 8001540:	e006      	b.n	8001550 <StartLCDLine1Task+0x94>
		  }
		  else{
			  //CLEAR SCREEN, ERROR...
			  HD44780_SetCursor(0,0);
 8001542:	2100      	movs	r1, #0
 8001544:	2000      	movs	r0, #0
 8001546:	f000 fc17 	bl	8001d78 <HD44780_SetCursor>
			  HD44780_PrintStr("SYSTEM ERROR... ");
 800154a:	4809      	ldr	r0, [pc, #36]	@ (8001570 <StartLCDLine1Task+0xb4>)
 800154c:	f000 fc86 	bl	8001e5c <HD44780_PrintStr>
		  }
		  osMutexRelease(myMutexHandle);
 8001550:	4b02      	ldr	r3, [pc, #8]	@ (800155c <StartLCDLine1Task+0xa0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f004 fc8d 	bl	8005e74 <osMutexRelease>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800155a:	e7b3      	b.n	80014c4 <StartLCDLine1Task+0x8>
 800155c:	20000194 	.word	0x20000194
 8001560:	08009d54 	.word	0x08009d54
 8001564:	08009d64 	.word	0x08009d64
 8001568:	08009d74 	.word	0x08009d74
 800156c:	08009d88 	.word	0x08009d88
 8001570:	08009d98 	.word	0x08009d98

08001574 <StartResetPwordTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartResetPwordTask */
void StartResetPwordTask(void *argument)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartResetPwordTask */
	uint32_t ulNotificationValue;
  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 800157c:	f107 020c 	add.w	r2, r7, #12
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	f04f 31ff 	mov.w	r1, #4294967295
 8001588:	2000      	movs	r0, #0
 800158a:	f006 fd17 	bl	8007fbc <xTaskNotifyWait>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0f3      	beq.n	800157c <StartResetPwordTask+0x8>
		// Always notify green LED (with different notification value),
		// as we are in DISARMED state by default
		xTaskNotify(Green_LEDTaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 8001594:	4b0e      	ldr	r3, [pc, #56]	@ (80015d0 <StartResetPwordTask+0x5c>)
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	2300      	movs	r3, #0
 800159a:	2203      	movs	r2, #3
 800159c:	2110      	movs	r1, #16
 800159e:	f006 fd6d 	bl	800807c <xTaskGenericNotify>

		// If Old password is being entered
		if(ulNotificationValue==OLD_PASSWORD){
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b10      	cmp	r3, #16
 80015a6:	d107      	bne.n	80015b8 <StartResetPwordTask+0x44>
			xTaskNotify(LCDLine1TaskHandle,OLD_PASSWORD,eSetValueWithOverwrite);
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <StartResetPwordTask+0x60>)
 80015aa:	6818      	ldr	r0, [r3, #0]
 80015ac:	2300      	movs	r3, #0
 80015ae:	2203      	movs	r2, #3
 80015b0:	2110      	movs	r1, #16
 80015b2:	f006 fd63 	bl	800807c <xTaskGenericNotify>
 80015b6:	e7e1      	b.n	800157c <StartResetPwordTask+0x8>
		}
		// If New password is being entered
		else if(ulNotificationValue==NEW_PASSWORD){
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2b11      	cmp	r3, #17
 80015bc:	d1de      	bne.n	800157c <StartResetPwordTask+0x8>
			xTaskNotify(LCDLine1TaskHandle,NEW_PASSWORD,eSetValueWithOverwrite);
 80015be:	4b05      	ldr	r3, [pc, #20]	@ (80015d4 <StartResetPwordTask+0x60>)
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	2300      	movs	r3, #0
 80015c4:	2203      	movs	r2, #3
 80015c6:	2111      	movs	r1, #17
 80015c8:	f006 fd58 	bl	800807c <xTaskGenericNotify>
	  if(xTaskNotifyWait(0, 0xffffffff, &ulNotificationValue, portMAX_DELAY)){
 80015cc:	e7d6      	b.n	800157c <StartResetPwordTask+0x8>
 80015ce:	bf00      	nop
 80015d0:	2000017c 	.word	0x2000017c
 80015d4:	20000180 	.word	0x20000180

080015d8 <StartPIRsensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPIRsensorTask */
void StartPIRsensorTask(void *argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPIRsensorTask */
  /* Infinite loop */
	uint8_t temp_is_armed;
	uint8_t seconds_cnt=0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73bb      	strb	r3, [r7, #14]

  for(;;)
  {

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80015e4:	4b37      	ldr	r3, [pc, #220]	@ (80016c4 <StartPIRsensorTask+0xec>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	4618      	mov	r0, r3
 80015ee:	f004 fbf6 	bl	8005dde <osMutexAcquire>
		temp_is_armed=is_armed;
 80015f2:	4b35      	ldr	r3, [pc, #212]	@ (80016c8 <StartPIRsensorTask+0xf0>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	73fb      	strb	r3, [r7, #15]
		osMutexRelease(isArmedMutexHandle);
 80015f8:	4b32      	ldr	r3, [pc, #200]	@ (80016c4 <StartPIRsensorTask+0xec>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f004 fc39 	bl	8005e74 <osMutexRelease>


		if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d058      	beq.n	80016ba <StartPIRsensorTask+0xe2>
 8001608:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800160c:	482f      	ldr	r0, [pc, #188]	@ (80016cc <StartPIRsensorTask+0xf4>)
 800160e:	f001 fae1 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
 8001614:	2b01      	cmp	r3, #1
 8001616:	d150      	bne.n	80016ba <StartPIRsensorTask+0xe2>

			// Loop for 60 seconds
			seconds_cnt=60;
 8001618:	233c      	movs	r3, #60	@ 0x3c
 800161a:	73bb      	strb	r3, [r7, #14]
			while(seconds_cnt>=1){
 800161c:	e01f      	b.n	800165e <StartPIRsensorTask+0x86>

				// Every second, get the state of the system.
				osMutexAcquire(isArmedMutexHandle, osWaitForever);
 800161e:	4b29      	ldr	r3, [pc, #164]	@ (80016c4 <StartPIRsensorTask+0xec>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f04f 31ff 	mov.w	r1, #4294967295
 8001626:	4618      	mov	r0, r3
 8001628:	f004 fbd9 	bl	8005dde <osMutexAcquire>
				temp_is_armed=is_armed;
 800162c:	4b26      	ldr	r3, [pc, #152]	@ (80016c8 <StartPIRsensorTask+0xf0>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	73fb      	strb	r3, [r7, #15]
				osMutexRelease(isArmedMutexHandle);
 8001632:	4b24      	ldr	r3, [pc, #144]	@ (80016c4 <StartPIRsensorTask+0xec>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f004 fc1c 	bl	8005e74 <osMutexRelease>

				osDelay(1000);
 800163c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001640:	f004 fb2c 	bl	8005c9c <osDelay>

				// If the system is armed, notify LCDLine2TIM task with time count value and decrement the seconds count.
				// Otherwise notify that LCDLine2TIM task that the system is now in DISARMED state.
				if(temp_is_armed){
 8001644:	7bfb      	ldrb	r3, [r7, #15]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00d      	beq.n	8001666 <StartPIRsensorTask+0x8e>
					xTaskNotify(LCDLine2TIMHandle,seconds_cnt,eSetValueWithOverwrite);
 800164a:	4b21      	ldr	r3, [pc, #132]	@ (80016d0 <StartPIRsensorTask+0xf8>)
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	7bb9      	ldrb	r1, [r7, #14]
 8001650:	2300      	movs	r3, #0
 8001652:	2203      	movs	r2, #3
 8001654:	f006 fd12 	bl	800807c <xTaskGenericNotify>
					seconds_cnt--;
 8001658:	7bbb      	ldrb	r3, [r7, #14]
 800165a:	3b01      	subs	r3, #1
 800165c:	73bb      	strb	r3, [r7, #14]
			while(seconds_cnt>=1){
 800165e:	7bbb      	ldrb	r3, [r7, #14]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1dc      	bne.n	800161e <StartPIRsensorTask+0x46>
 8001664:	e000      	b.n	8001668 <StartPIRsensorTask+0x90>
				}
				else{
					break;
 8001666:	bf00      	nop
				}

			}
			// After 60 seconds are done and system is still in ARMED state,
			// sound the alarm if PIR detects movement
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8001668:	4b1a      	ldr	r3, [pc, #104]	@ (80016d4 <StartPIRsensorTask+0xfc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2200      	movs	r2, #0
 800166e:	63da      	str	r2, [r3, #60]	@ 0x3c

			if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d01d      	beq.n	80016b2 <StartPIRsensorTask+0xda>
 8001676:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800167a:	4814      	ldr	r0, [pc, #80]	@ (80016cc <StartPIRsensorTask+0xf4>)
 800167c:	f001 faaa 	bl	8002bd4 <HAL_GPIO_ReadPin>
 8001680:	4603      	mov	r3, r0
 8001682:	2b01      	cmp	r3, #1
 8001684:	d115      	bne.n	80016b2 <StartPIRsensorTask+0xda>
				HAL_UART_Transmit(&huart2, (uint8_t*)"ABOUT TO START THE BUZZER\r\n", strlen("ABOUT TO START THE BUZZER\r\n"), osWaitForever);
 8001686:	f04f 33ff 	mov.w	r3, #4294967295
 800168a:	221b      	movs	r2, #27
 800168c:	4912      	ldr	r1, [pc, #72]	@ (80016d8 <StartPIRsensorTask+0x100>)
 800168e:	4813      	ldr	r0, [pc, #76]	@ (80016dc <StartPIRsensorTask+0x104>)
 8001690:	f003 fe28 	bl	80052e4 <HAL_UART_Transmit>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,500);
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <StartPIRsensorTask+0xfc>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800169c:	63da      	str	r2, [r3, #60]	@ 0x3c
				osDelay(2000);
 800169e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016a2:	f004 fafb 	bl	8005c9c <osDelay>
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <StartPIRsensorTask+0xfc>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2200      	movs	r2, #0
 80016ac:	63da      	str	r2, [r3, #60]	@ 0x3c
			if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 80016ae:	bf00      	nop
 80016b0:	e006      	b.n	80016c0 <StartPIRsensorTask+0xe8>
			}
			else{
				osDelay(1);
 80016b2:	2001      	movs	r0, #1
 80016b4:	f004 faf2 	bl	8005c9c <osDelay>
			if(temp_is_armed && HAL_GPIO_ReadPin(PIR_Sensor_GPIO_Port, PIR_Sensor_Pin)==GPIO_PIN_SET){
 80016b8:	e002      	b.n	80016c0 <StartPIRsensorTask+0xe8>
			}
		}
		else{
			osDelay(1);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f004 faee 	bl	8005c9c <osDelay>
		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 80016c0:	e790      	b.n	80015e4 <StartPIRsensorTask+0xc>
 80016c2:	bf00      	nop
 80016c4:	20000198 	.word	0x20000198
 80016c8:	2000019c 	.word	0x2000019c
 80016cc:	40020000 	.word	0x40020000
 80016d0:	2000018c 	.word	0x2000018c
 80016d4:	200000e0 	.word	0x200000e0
 80016d8:	08009dac 	.word	0x08009dac
 80016dc:	20000128 	.word	0x20000128

080016e0 <StartLCDLine2TIMTask>:

// Task that displays the 60 second timer count once PIR detects movement.

/* USER CODE END Header_StartLCDLine2TIMTask */
void StartLCDLine2TIMTask(void *argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	char cnt[5];
	uint8_t temp_is_armed;
  /* Infinite loop */
  for(;;)
  {
	  if(xTaskNotifyWait(0, 0xffffffff, &pulNotificationValue, osWaitForever)){
 80016e8:	f107 0214 	add.w	r2, r7, #20
 80016ec:	f04f 33ff 	mov.w	r3, #4294967295
 80016f0:	f04f 31ff 	mov.w	r1, #4294967295
 80016f4:	2000      	movs	r0, #0
 80016f6:	f006 fc61 	bl	8007fbc <xTaskNotifyWait>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f3      	beq.n	80016e8 <StartLCDLine2TIMTask+0x8>

		osMutexAcquire(isArmedMutexHandle, osWaitForever);
 8001700:	4b23      	ldr	r3, [pc, #140]	@ (8001790 <StartLCDLine2TIMTask+0xb0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	4618      	mov	r0, r3
 800170a:	f004 fb68 	bl	8005dde <osMutexAcquire>
		temp_is_armed=is_armed;
 800170e:	4b21      	ldr	r3, [pc, #132]	@ (8001794 <StartLCDLine2TIMTask+0xb4>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	76fb      	strb	r3, [r7, #27]
		osMutexRelease(isArmedMutexHandle);
 8001714:	4b1e      	ldr	r3, [pc, #120]	@ (8001790 <StartLCDLine2TIMTask+0xb0>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f004 fbab 	bl	8005e74 <osMutexRelease>


		osMutexAcquire(myMutexHandle, osWaitForever);
 800171e:	4b1e      	ldr	r3, [pc, #120]	@ (8001798 <StartLCDLine2TIMTask+0xb8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f04f 31ff 	mov.w	r1, #4294967295
 8001726:	4618      	mov	r0, r3
 8001728:	f004 fb59 	bl	8005dde <osMutexAcquire>

		// Clear the count value on screen
		HD44780_SetCursor(6,1);
 800172c:	2101      	movs	r1, #1
 800172e:	2006      	movs	r0, #6
 8001730:	f000 fb22 	bl	8001d78 <HD44780_SetCursor>
		for(int i=0;i<7;i++){
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
 8001738:	e005      	b.n	8001746 <StartLCDLine2TIMTask+0x66>
			HD44780_PrintStr(" ");
 800173a:	4818      	ldr	r0, [pc, #96]	@ (800179c <StartLCDLine2TIMTask+0xbc>)
 800173c:	f000 fb8e 	bl	8001e5c <HD44780_PrintStr>
		for(int i=0;i<7;i++){
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	3301      	adds	r3, #1
 8001744:	61fb      	str	r3, [r7, #28]
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	2b06      	cmp	r3, #6
 800174a:	ddf6      	ble.n	800173a <StartLCDLine2TIMTask+0x5a>
		}

		// If the system is in DISARMED state, stop displaying the count. (In this case we would only have cleared)
		// Otherwise display the count value
		if(temp_is_armed){
 800174c:	7efb      	ldrb	r3, [r7, #27]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d017      	beq.n	8001782 <StartLCDLine2TIMTask+0xa2>
			HAL_UART_Transmit(&huart2, "why are we here>>>???\r\n", strlen("why are we here>>>???\r\n"), osWaitForever);
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	2217      	movs	r2, #23
 8001758:	4911      	ldr	r1, [pc, #68]	@ (80017a0 <StartLCDLine2TIMTask+0xc0>)
 800175a:	4812      	ldr	r0, [pc, #72]	@ (80017a4 <StartLCDLine2TIMTask+0xc4>)
 800175c:	f003 fdc2 	bl	80052e4 <HAL_UART_Transmit>
			HD44780_SetCursor(10, 1);
 8001760:	2101      	movs	r1, #1
 8001762:	200a      	movs	r0, #10
 8001764:	f000 fb08 	bl	8001d78 <HD44780_SetCursor>
			sprintf(cnt,"%d",(int)pulNotificationValue);
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	461a      	mov	r2, r3
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	490d      	ldr	r1, [pc, #52]	@ (80017a8 <StartLCDLine2TIMTask+0xc8>)
 8001772:	4618      	mov	r0, r3
 8001774:	f007 fd30 	bl	80091d8 <siprintf>
			HD44780_PrintStr(cnt);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f000 fb6d 	bl	8001e5c <HD44780_PrintStr>
		}

		osMutexRelease(myMutexHandle);
 8001782:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <StartLCDLine2TIMTask+0xb8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f004 fb74 	bl	8005e74 <osMutexRelease>
	  if(xTaskNotifyWait(0, 0xffffffff, &pulNotificationValue, osWaitForever)){
 800178c:	e7ac      	b.n	80016e8 <StartLCDLine2TIMTask+0x8>
 800178e:	bf00      	nop
 8001790:	20000198 	.word	0x20000198
 8001794:	2000019c 	.word	0x2000019c
 8001798:	20000194 	.word	0x20000194
 800179c:	08009c98 	.word	0x08009c98
 80017a0:	08009dc8 	.word	0x08009dc8
 80017a4:	20000128 	.word	0x20000128
 80017a8:	08009de0 	.word	0x08009de0

080017ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a04      	ldr	r2, [pc, #16]	@ (80017cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80017be:	f000 fc6b 	bl	8002098 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40001000 	.word	0x40001000

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <Error_Handler+0x8>

080017dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <HAL_MspInit+0x54>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ea:	4a11      	ldr	r2, [pc, #68]	@ (8001830 <HAL_MspInit+0x54>)
 80017ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <HAL_MspInit+0x54>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	603b      	str	r3, [r7, #0]
 8001802:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <HAL_MspInit+0x54>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	4a0a      	ldr	r2, [pc, #40]	@ (8001830 <HAL_MspInit+0x54>)
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800180c:	6413      	str	r3, [r2, #64]	@ 0x40
 800180e:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <HAL_MspInit+0x54>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001816:	603b      	str	r3, [r7, #0]
 8001818:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	210f      	movs	r1, #15
 800181e:	f06f 0001 	mvn.w	r0, #1
 8001822:	f000 fd35 	bl	8002290 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800

08001834 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	@ 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a19      	ldr	r2, [pc, #100]	@ (80018b8 <HAL_I2C_MspInit+0x84>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d12c      	bne.n	80018b0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	4a17      	ldr	r2, [pc, #92]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 8001860:	f043 0302 	orr.w	r3, r3, #2
 8001864:	6313      	str	r3, [r2, #48]	@ 0x30
 8001866:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001872:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001878:	2312      	movs	r3, #18
 800187a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001880:	2303      	movs	r3, #3
 8001882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001884:	2304      	movs	r3, #4
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	480c      	ldr	r0, [pc, #48]	@ (80018c0 <HAL_I2C_MspInit+0x8c>)
 8001890:	f001 f80c 	bl	80028ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	4a07      	ldr	r2, [pc, #28]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 800189e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a4:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <HAL_I2C_MspInit+0x88>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018b0:	bf00      	nop
 80018b2:	3728      	adds	r7, #40	@ 0x28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40005400 	.word	0x40005400
 80018bc:	40023800 	.word	0x40023800
 80018c0:	40020400 	.word	0x40020400

080018c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001900 <HAL_TIM_Base_MspInit+0x3c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10d      	bne.n	80018f2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018de:	4a09      	ldr	r2, [pc, #36]	@ (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018e0:	f043 0302 	orr.w	r3, r3, #2
 80018e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e6:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <HAL_TIM_Base_MspInit+0x40>)
 80018e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40000400 	.word	0x40000400
 8001904:	40023800 	.word	0x40023800

08001908 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <HAL_TIM_MspPostInit+0x68>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d11d      	bne.n	8001966 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	4a10      	ldr	r2, [pc, #64]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6313      	str	r3, [r2, #48]	@ 0x30
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <HAL_TIM_MspPostInit+0x6c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = BUZZER_TIM3_CH3_Pin;
 8001946:	2301      	movs	r3, #1
 8001948:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001956:	2302      	movs	r3, #2
 8001958:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <HAL_TIM_MspPostInit+0x70>)
 8001962:	f000 ffa3 	bl	80028ac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001966:	bf00      	nop
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40000400 	.word	0x40000400
 8001974:	40023800 	.word	0x40023800
 8001978:	40020400 	.word	0x40020400

0800197c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08a      	sub	sp, #40	@ 0x28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	605a      	str	r2, [r3, #4]
 800198e:	609a      	str	r2, [r3, #8]
 8001990:	60da      	str	r2, [r3, #12]
 8001992:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a19      	ldr	r2, [pc, #100]	@ (8001a00 <HAL_UART_MspInit+0x84>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d12b      	bne.n	80019f6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b18      	ldr	r3, [pc, #96]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	4a17      	ldr	r2, [pc, #92]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80019ae:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a10      	ldr	r2, [pc, #64]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001a04 <HAL_UART_MspInit+0x88>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019d6:	230c      	movs	r3, #12
 80019d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e2:	2303      	movs	r3, #3
 80019e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e6:	2307      	movs	r3, #7
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	f107 0314 	add.w	r3, r7, #20
 80019ee:	4619      	mov	r1, r3
 80019f0:	4805      	ldr	r0, [pc, #20]	@ (8001a08 <HAL_UART_MspInit+0x8c>)
 80019f2:	f000 ff5b 	bl	80028ac <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	@ 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40004400 	.word	0x40004400
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020000 	.word	0x40020000

08001a0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08e      	sub	sp, #56	@ 0x38
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	4b33      	ldr	r3, [pc, #204]	@ (8001af0 <HAL_InitTick+0xe4>)
 8001a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a24:	4a32      	ldr	r2, [pc, #200]	@ (8001af0 <HAL_InitTick+0xe4>)
 8001a26:	f043 0310 	orr.w	r3, r3, #16
 8001a2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a2c:	4b30      	ldr	r3, [pc, #192]	@ (8001af0 <HAL_InitTick+0xe4>)
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a30:	f003 0310 	and.w	r3, r3, #16
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a38:	f107 0210 	add.w	r2, r7, #16
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4611      	mov	r1, r2
 8001a42:	4618      	mov	r0, r3
 8001a44:	f001 fed4 	bl	80037f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a48:	6a3b      	ldr	r3, [r7, #32]
 8001a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d103      	bne.n	8001a5a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a52:	f001 fea5 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8001a56:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a58:	e004      	b.n	8001a64 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a5a:	f001 fea1 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a66:	4a23      	ldr	r2, [pc, #140]	@ (8001af4 <HAL_InitTick+0xe8>)
 8001a68:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6c:	0c9b      	lsrs	r3, r3, #18
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a72:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a74:	4a21      	ldr	r2, [pc, #132]	@ (8001afc <HAL_InitTick+0xf0>)
 8001a76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a78:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a7e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a80:	4a1d      	ldr	r2, [pc, #116]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a84:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a86:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a92:	4b19      	ldr	r3, [pc, #100]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a98:	4817      	ldr	r0, [pc, #92]	@ (8001af8 <HAL_InitTick+0xec>)
 8001a9a:	f002 fba9 	bl	80041f0 <HAL_TIM_Base_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001aa4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d11b      	bne.n	8001ae4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001aac:	4812      	ldr	r0, [pc, #72]	@ (8001af8 <HAL_InitTick+0xec>)
 8001aae:	f002 fbef 	bl	8004290 <HAL_TIM_Base_Start_IT>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ab8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d111      	bne.n	8001ae4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001ac0:	2036      	movs	r0, #54	@ 0x36
 8001ac2:	f000 fc01 	bl	80022c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b0f      	cmp	r3, #15
 8001aca:	d808      	bhi.n	8001ade <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001acc:	2200      	movs	r2, #0
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	2036      	movs	r0, #54	@ 0x36
 8001ad2:	f000 fbdd 	bl	8002290 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b00 <HAL_InitTick+0xf4>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	e002      	b.n	8001ae4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3738      	adds	r7, #56	@ 0x38
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40023800 	.word	0x40023800
 8001af4:	431bde83 	.word	0x431bde83
 8001af8:	200001b0 	.word	0x200001b0
 8001afc:	40001000 	.word	0x40001000
 8001b00:	20000014 	.word	0x20000014

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_PUSH_BTN_Pin);
 8001b3e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b42:	f001 f879 	bl	8002c38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
	...

08001b4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b50:	4802      	ldr	r0, [pc, #8]	@ (8001b5c <TIM6_DAC_IRQHandler+0x10>)
 8001b52:	f002 fd2f 	bl	80045b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200001b0 	.word	0x200001b0

08001b60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b68:	4a14      	ldr	r2, [pc, #80]	@ (8001bbc <_sbrk+0x5c>)
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <_sbrk+0x60>)
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <_sbrk+0x64>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d102      	bne.n	8001b82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b7c:	4b11      	ldr	r3, [pc, #68]	@ (8001bc4 <_sbrk+0x64>)
 8001b7e:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <_sbrk+0x68>)
 8001b80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	693a      	ldr	r2, [r7, #16]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d207      	bcs.n	8001ba0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b90:	f007 fbaa 	bl	80092e8 <__errno>
 8001b94:	4603      	mov	r3, r0
 8001b96:	220c      	movs	r2, #12
 8001b98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	e009      	b.n	8001bb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <_sbrk+0x64>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ba6:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <_sbrk+0x64>)
 8001bb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20020000 	.word	0x20020000
 8001bc0:	00000400 	.word	0x00000400
 8001bc4:	200001f8 	.word	0x200001f8
 8001bc8:	20004d58 	.word	0x20004d58

08001bcc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bd0:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <SystemInit+0x20>)
 8001bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bd6:	4a05      	ldr	r2, [pc, #20]	@ (8001bec <SystemInit+0x20>)
 8001bd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bf4:	f7ff ffea 	bl	8001bcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bf8:	480c      	ldr	r0, [pc, #48]	@ (8001c2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bfa:	490d      	ldr	r1, [pc, #52]	@ (8001c30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c00:	e002      	b.n	8001c08 <LoopCopyDataInit>

08001c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c06:	3304      	adds	r3, #4

08001c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c0c:	d3f9      	bcc.n	8001c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c10:	4c0a      	ldr	r4, [pc, #40]	@ (8001c3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c14:	e001      	b.n	8001c1a <LoopFillZerobss>

08001c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c18:	3204      	adds	r2, #4

08001c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c1c:	d3fb      	bcc.n	8001c16 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c1e:	f007 fb69 	bl	80092f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c22:	f7fe fde9 	bl	80007f8 <main>
  bx  lr    
 8001c26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c30:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c34:	08009fc0 	.word	0x08009fc0
  ldr r2, =_sbss
 8001c38:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c3c:	20004d58 	.word	0x20004d58

08001c40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c40:	e7fe      	b.n	8001c40 <ADC_IRQHandler>
	...

08001c44 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8001c4e:	4a38      	ldr	r2, [pc, #224]	@ (8001d30 <HD44780_Init+0xec>)
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001c54:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <HD44780_Init+0xf0>)
 8001c56:	2208      	movs	r2, #8
 8001c58:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001c5a:	4b37      	ldr	r3, [pc, #220]	@ (8001d38 <HD44780_Init+0xf4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001c60:	4b33      	ldr	r3, [pc, #204]	@ (8001d30 <HD44780_Init+0xec>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d907      	bls.n	8001c78 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001c68:	4b33      	ldr	r3, [pc, #204]	@ (8001d38 <HD44780_Init+0xf4>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f043 0308 	orr.w	r3, r3, #8
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <HD44780_Init+0xf4>)
 8001c74:	701a      	strb	r2, [r3, #0]
 8001c76:	e006      	b.n	8001c86 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001c78:	4b2f      	ldr	r3, [pc, #188]	@ (8001d38 <HD44780_Init+0xf4>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	f043 0304 	orr.w	r3, r3, #4
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4b2d      	ldr	r3, [pc, #180]	@ (8001d38 <HD44780_Init+0xf4>)
 8001c84:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001c86:	f000 f993 	bl	8001fb0 <DelayInit>
  HAL_Delay(50);
 8001c8a:	2032      	movs	r0, #50	@ 0x32
 8001c8c:	f000 fa24 	bl	80020d8 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001c90:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <HD44780_Init+0xf0>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f951 	bl	8001f3c <ExpanderWrite>
  HAL_Delay(1000);
 8001c9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c9e:	f000 fa1b 	bl	80020d8 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001ca2:	2030      	movs	r0, #48	@ 0x30
 8001ca4:	f000 f939 	bl	8001f1a <Write4Bits>
  DelayUS(4500);
 8001ca8:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001cac:	f000 f9aa 	bl	8002004 <DelayUS>

  Write4Bits(0x03 << 4);
 8001cb0:	2030      	movs	r0, #48	@ 0x30
 8001cb2:	f000 f932 	bl	8001f1a <Write4Bits>
  DelayUS(4500);
 8001cb6:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001cba:	f000 f9a3 	bl	8002004 <DelayUS>

  Write4Bits(0x03 << 4);
 8001cbe:	2030      	movs	r0, #48	@ 0x30
 8001cc0:	f000 f92b 	bl	8001f1a <Write4Bits>
  DelayUS(4500);
 8001cc4:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001cc8:	f000 f99c 	bl	8002004 <DelayUS>

  Write4Bits(0x02 << 4);
 8001ccc:	2020      	movs	r0, #32
 8001cce:	f000 f924 	bl	8001f1a <Write4Bits>
  DelayUS(100);
 8001cd2:	2064      	movs	r0, #100	@ 0x64
 8001cd4:	f000 f996 	bl	8002004 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HD44780_Init+0xf4>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	f043 0320 	orr.w	r3, r3, #32
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 f8dc 	bl	8001ea0 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <HD44780_Init+0xf8>)
 8001cea:	2204      	movs	r2, #4
 8001cec:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001cee:	f000 f875 	bl	8001ddc <HD44780_Display>
  HD44780_Clear();
 8001cf2:	f000 f82b 	bl	8001d4c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001cf6:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <HD44780_Init+0xfc>)
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001cfc:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <HD44780_Init+0xfc>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 f8ca 	bl	8001ea0 <SendCommand>
  DelayUS(4500);
 8001d0c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001d10:	f000 f978 	bl	8002004 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001d14:	490b      	ldr	r1, [pc, #44]	@ (8001d44 <HD44780_Init+0x100>)
 8001d16:	2000      	movs	r0, #0
 8001d18:	f000 f876 	bl	8001e08 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8001d1c:	490a      	ldr	r1, [pc, #40]	@ (8001d48 <HD44780_Init+0x104>)
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f000 f872 	bl	8001e08 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001d24:	f000 f81d 	bl	8001d62 <HD44780_Home>
}
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200001ff 	.word	0x200001ff
 8001d34:	20000200 	.word	0x20000200
 8001d38:	200001fc 	.word	0x200001fc
 8001d3c:	200001fd 	.word	0x200001fd
 8001d40:	200001fe 	.word	0x200001fe
 8001d44:	20000004 	.word	0x20000004
 8001d48:	2000000c 	.word	0x2000000c

08001d4c <HD44780_Clear>:

void HD44780_Clear()
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001d50:	2001      	movs	r0, #1
 8001d52:	f000 f8a5 	bl	8001ea0 <SendCommand>
  DelayUS(2000);
 8001d56:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d5a:	f000 f953 	bl	8002004 <DelayUS>
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HD44780_Home>:

void HD44780_Home()
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001d66:	2002      	movs	r0, #2
 8001d68:	f000 f89a 	bl	8001ea0 <SendCommand>
  DelayUS(2000);
 8001d6c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d70:	f000 f948 	bl	8002004 <DelayUS>
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b087      	sub	sp, #28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	460a      	mov	r2, r1
 8001d82:	71fb      	strb	r3, [r7, #7]
 8001d84:	4613      	mov	r3, r2
 8001d86:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001d88:	4b12      	ldr	r3, [pc, #72]	@ (8001dd4 <HD44780_SetCursor+0x5c>)
 8001d8a:	f107 0408 	add.w	r4, r7, #8
 8001d8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001d94:	4b10      	ldr	r3, [pc, #64]	@ (8001dd8 <HD44780_SetCursor+0x60>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	79ba      	ldrb	r2, [r7, #6]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d303      	bcc.n	8001da6 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HD44780_SetCursor+0x60>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001da6:	79bb      	ldrb	r3, [r7, #6]
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	3318      	adds	r3, #24
 8001dac:	443b      	add	r3, r7
 8001dae:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	4413      	add	r3, r2
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001dc0:	b25b      	sxtb	r3, r3
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f000 f86b 	bl	8001ea0 <SendCommand>
}
 8001dca:	bf00      	nop
 8001dcc:	371c      	adds	r7, #28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd90      	pop	{r4, r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	08009de4 	.word	0x08009de4
 8001dd8:	200001ff 	.word	0x200001ff

08001ddc <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <HD44780_Display+0x28>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HD44780_Display+0x28>)
 8001dec:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001dee:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HD44780_Display+0x28>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	f043 0308 	orr.w	r3, r3, #8
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f000 f851 	bl	8001ea0 <SendCommand>
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200001fd 	.word	0x200001fd

08001e08 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	6039      	str	r1, [r7, #0]
 8001e12:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8001e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	b25b      	sxtb	r3, r3
 8001e24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e28:	b25b      	sxtb	r3, r3
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f837 	bl	8001ea0 <SendCommand>
  for (int i=0; i<8; i++)
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	e009      	b.n	8001e4c <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 f83b 	bl	8001ebc <SendChar>
  for (int i=0; i<8; i++)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2b07      	cmp	r3, #7
 8001e50:	ddf2      	ble.n	8001e38 <HD44780_CreateSpecialChar+0x30>
  }
}
 8001e52:	bf00      	nop
 8001e54:	bf00      	nop
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001e64:	e006      	b.n	8001e74 <HD44780_PrintStr+0x18>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	607a      	str	r2, [r7, #4]
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f824 	bl	8001ebc <SendChar>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f4      	bne.n	8001e66 <HD44780_PrintStr+0xa>
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <HD44780_Backlight>:
  dpBacklight=LCD_NOBACKLIGHT;
  ExpanderWrite(0);
}

void HD44780_Backlight(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  dpBacklight=LCD_BACKLIGHT;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <HD44780_Backlight+0x14>)
 8001e8e:	2208      	movs	r2, #8
 8001e90:	701a      	strb	r2, [r3, #0]
  ExpanderWrite(0);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f000 f852 	bl	8001f3c <ExpanderWrite>
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000200 	.word	0x20000200

08001ea0 <SendCommand>:

static void SendCommand(uint8_t cmd)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f812 	bl	8001ed8 <Send>
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <SendChar>:

static void SendChar(uint8_t ch)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	2101      	movs	r1, #1
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 f804 	bl	8001ed8 <Send>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460a      	mov	r2, r1
 8001ee2:	71fb      	strb	r3, [r7, #7]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	f023 030f 	bic.w	r3, r3, #15
 8001eee:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	011b      	lsls	r3, r3, #4
 8001ef4:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	79bb      	ldrb	r3, [r7, #6]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 f80b 	bl	8001f1a <Write4Bits>
  Write4Bits((lownib)|mode);
 8001f04:	7bba      	ldrb	r2, [r7, #14]
 8001f06:	79bb      	ldrb	r3, [r7, #6]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f000 f804 	bl	8001f1a <Write4Bits>
}
 8001f12:	bf00      	nop
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 f808 	bl	8001f3c <ExpanderWrite>
  PulseEnable(value);
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 f820 	bl	8001f74 <PulseEnable>
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001f46:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <ExpanderWrite+0x30>)
 8001f48:	781a      	ldrb	r2, [r3, #0]
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001f52:	f107 020f 	add.w	r2, r7, #15
 8001f56:	230a      	movs	r3, #10
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	214e      	movs	r1, #78	@ 0x4e
 8001f5e:	4804      	ldr	r0, [pc, #16]	@ (8001f70 <ExpanderWrite+0x34>)
 8001f60:	f000 ffd2 	bl	8002f08 <HAL_I2C_Master_Transmit>
}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000200 	.word	0x20000200
 8001f70:	2000008c 	.word	0x2000008c

08001f74 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ffd8 	bl	8001f3c <ExpanderWrite>
  DelayUS(20);
 8001f8c:	2014      	movs	r0, #20
 8001f8e:	f000 f839 	bl	8002004 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	f023 0304 	bic.w	r3, r3, #4
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff ffce 	bl	8001f3c <ExpanderWrite>
  DelayUS(20);
 8001fa0:	2014      	movs	r0, #20
 8001fa2:	f000 f82f 	bl	8002004 <DelayUS>
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <DelayInit>:

static void DelayInit(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <DelayInit+0x4c>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4a10      	ldr	r2, [pc, #64]	@ (8001ffc <DelayInit+0x4c>)
 8001fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fbe:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <DelayInit+0x4c>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <DelayInit+0x4c>)
 8001fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fca:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002000 <DelayInit+0x50>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8002000 <DelayInit+0x50>)
 8001fd2:	f023 0301 	bic.w	r3, r3, #1
 8001fd6:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001fd8:	4b09      	ldr	r3, [pc, #36]	@ (8002000 <DelayInit+0x50>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a08      	ldr	r2, [pc, #32]	@ (8002000 <DelayInit+0x50>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001fe4:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <DelayInit+0x50>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001fea:	bf00      	nop
  __ASM volatile ("NOP");
 8001fec:	bf00      	nop
  __ASM volatile ("NOP");
 8001fee:	bf00      	nop
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	e000edf0 	.word	0xe000edf0
 8002000:	e0001000 	.word	0xe0001000

08002004 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800200c:	4b0e      	ldr	r3, [pc, #56]	@ (8002048 <DelayUS+0x44>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0e      	ldr	r2, [pc, #56]	@ (800204c <DelayUS+0x48>)
 8002012:	fba2 2303 	umull	r2, r3, r2, r3
 8002016:	0c9a      	lsrs	r2, r3, #18
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	fb02 f303 	mul.w	r3, r2, r3
 800201e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002020:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <DelayUS+0x4c>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8002026:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <DelayUS+0x4c>)
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	429a      	cmp	r2, r3
 8002036:	d8f6      	bhi.n	8002026 <DelayUS+0x22>
}
 8002038:	bf00      	nop
 800203a:	bf00      	nop
 800203c:	371c      	adds	r7, #28
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000000 	.word	0x20000000
 800204c:	431bde83 	.word	0x431bde83
 8002050:	e0001000 	.word	0xe0001000

08002054 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002058:	4b0e      	ldr	r3, [pc, #56]	@ (8002094 <HAL_Init+0x40>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a0d      	ldr	r2, [pc, #52]	@ (8002094 <HAL_Init+0x40>)
 800205e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002062:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002064:	4b0b      	ldr	r3, [pc, #44]	@ (8002094 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <HAL_Init+0x40>)
 800206a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800206e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002070:	4b08      	ldr	r3, [pc, #32]	@ (8002094 <HAL_Init+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a07      	ldr	r2, [pc, #28]	@ (8002094 <HAL_Init+0x40>)
 8002076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800207c:	2003      	movs	r0, #3
 800207e:	f000 f8fc 	bl	800227a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002082:	200f      	movs	r0, #15
 8002084:	f7ff fcc2 	bl	8001a0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002088:	f7ff fba8 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023c00 	.word	0x40023c00

08002098 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <HAL_IncTick+0x20>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <HAL_IncTick+0x24>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4413      	add	r3, r2
 80020a8:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <HAL_IncTick+0x24>)
 80020aa:	6013      	str	r3, [r2, #0]
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	20000018 	.word	0x20000018
 80020bc:	20000204 	.word	0x20000204

080020c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return uwTick;
 80020c4:	4b03      	ldr	r3, [pc, #12]	@ (80020d4 <HAL_GetTick+0x14>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	20000204 	.word	0x20000204

080020d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020e0:	f7ff ffee 	bl	80020c0 <HAL_GetTick>
 80020e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f0:	d005      	beq.n	80020fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020f2:	4b0a      	ldr	r3, [pc, #40]	@ (800211c <HAL_Delay+0x44>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4413      	add	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020fe:	bf00      	nop
 8002100:	f7ff ffde 	bl	80020c0 <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	429a      	cmp	r2, r3
 800210e:	d8f7      	bhi.n	8002100 <HAL_Delay+0x28>
  {
  }
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000018 	.word	0x20000018

08002120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002130:	4b0c      	ldr	r3, [pc, #48]	@ (8002164 <__NVIC_SetPriorityGrouping+0x44>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002136:	68ba      	ldr	r2, [r7, #8]
 8002138:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800213c:	4013      	ands	r3, r2
 800213e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002148:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800214c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002150:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002152:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <__NVIC_SetPriorityGrouping+0x44>)
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	60d3      	str	r3, [r2, #12]
}
 8002158:	bf00      	nop
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800216c:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <__NVIC_GetPriorityGrouping+0x18>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	0a1b      	lsrs	r3, r3, #8
 8002172:	f003 0307 	and.w	r3, r3, #7
}
 8002176:	4618      	mov	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	4603      	mov	r3, r0
 800218c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	2b00      	cmp	r3, #0
 8002194:	db0b      	blt.n	80021ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	f003 021f 	and.w	r2, r3, #31
 800219c:	4907      	ldr	r1, [pc, #28]	@ (80021bc <__NVIC_EnableIRQ+0x38>)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	095b      	lsrs	r3, r3, #5
 80021a4:	2001      	movs	r0, #1
 80021a6:	fa00 f202 	lsl.w	r2, r0, r2
 80021aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000e100 	.word	0xe000e100

080021c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	6039      	str	r1, [r7, #0]
 80021ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	db0a      	blt.n	80021ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	490c      	ldr	r1, [pc, #48]	@ (800220c <__NVIC_SetPriority+0x4c>)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	0112      	lsls	r2, r2, #4
 80021e0:	b2d2      	uxtb	r2, r2
 80021e2:	440b      	add	r3, r1
 80021e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021e8:	e00a      	b.n	8002200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	b2da      	uxtb	r2, r3
 80021ee:	4908      	ldr	r1, [pc, #32]	@ (8002210 <__NVIC_SetPriority+0x50>)
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	f003 030f 	and.w	r3, r3, #15
 80021f6:	3b04      	subs	r3, #4
 80021f8:	0112      	lsls	r2, r2, #4
 80021fa:	b2d2      	uxtb	r2, r2
 80021fc:	440b      	add	r3, r1
 80021fe:	761a      	strb	r2, [r3, #24]
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000e100 	.word	0xe000e100
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002214:	b480      	push	{r7}
 8002216:	b089      	sub	sp, #36	@ 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f1c3 0307 	rsb	r3, r3, #7
 800222e:	2b04      	cmp	r3, #4
 8002230:	bf28      	it	cs
 8002232:	2304      	movcs	r3, #4
 8002234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	3304      	adds	r3, #4
 800223a:	2b06      	cmp	r3, #6
 800223c:	d902      	bls.n	8002244 <NVIC_EncodePriority+0x30>
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3b03      	subs	r3, #3
 8002242:	e000      	b.n	8002246 <NVIC_EncodePriority+0x32>
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002248:	f04f 32ff 	mov.w	r2, #4294967295
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43da      	mvns	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	401a      	ands	r2, r3
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800225c:	f04f 31ff 	mov.w	r1, #4294967295
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	fa01 f303 	lsl.w	r3, r1, r3
 8002266:	43d9      	mvns	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800226c:	4313      	orrs	r3, r2
         );
}
 800226e:	4618      	mov	r0, r3
 8002270:	3724      	adds	r7, #36	@ 0x24
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ff4c 	bl	8002120 <__NVIC_SetPriorityGrouping>
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022a2:	f7ff ff61 	bl	8002168 <__NVIC_GetPriorityGrouping>
 80022a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	68b9      	ldr	r1, [r7, #8]
 80022ac:	6978      	ldr	r0, [r7, #20]
 80022ae:	f7ff ffb1 	bl	8002214 <NVIC_EncodePriority>
 80022b2:	4602      	mov	r2, r0
 80022b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b8:	4611      	mov	r1, r2
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff ff80 	bl	80021c0 <__NVIC_SetPriority>
}
 80022c0:	bf00      	nop
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff ff54 	bl	8002184 <__NVIC_EnableIRQ>
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80022f2:	4b23      	ldr	r3, [pc, #140]	@ (8002380 <HAL_FLASH_Program+0x9c>)
 80022f4:	7e1b      	ldrb	r3, [r3, #24]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <HAL_FLASH_Program+0x1a>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e03b      	b.n	8002376 <HAL_FLASH_Program+0x92>
 80022fe:	4b20      	ldr	r3, [pc, #128]	@ (8002380 <HAL_FLASH_Program+0x9c>)
 8002300:	2201      	movs	r2, #1
 8002302:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002304:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002308:	f000 f870 	bl	80023ec <FLASH_WaitForLastOperation>
 800230c:	4603      	mov	r3, r0
 800230e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002310:	7dfb      	ldrb	r3, [r7, #23]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d12b      	bne.n	800236e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d105      	bne.n	8002328 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800231c:	783b      	ldrb	r3, [r7, #0]
 800231e:	4619      	mov	r1, r3
 8002320:	68b8      	ldr	r0, [r7, #8]
 8002322:	f000 f91b 	bl	800255c <FLASH_Program_Byte>
 8002326:	e016      	b.n	8002356 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d105      	bne.n	800233a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800232e:	883b      	ldrh	r3, [r7, #0]
 8002330:	4619      	mov	r1, r3
 8002332:	68b8      	ldr	r0, [r7, #8]
 8002334:	f000 f8ee 	bl	8002514 <FLASH_Program_HalfWord>
 8002338:	e00d      	b.n	8002356 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d105      	bne.n	800234c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4619      	mov	r1, r3
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f000 f8c3 	bl	80024d0 <FLASH_Program_Word>
 800234a:	e004      	b.n	8002356 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800234c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002350:	68b8      	ldr	r0, [r7, #8]
 8002352:	f000 f88b 	bl	800246c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002356:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800235a:	f000 f847 	bl	80023ec <FLASH_WaitForLastOperation>
 800235e:	4603      	mov	r3, r0
 8002360:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002362:	4b08      	ldr	r3, [pc, #32]	@ (8002384 <HAL_FLASH_Program+0xa0>)
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	4a07      	ldr	r2, [pc, #28]	@ (8002384 <HAL_FLASH_Program+0xa0>)
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800236e:	4b04      	ldr	r3, [pc, #16]	@ (8002380 <HAL_FLASH_Program+0x9c>)
 8002370:	2200      	movs	r2, #0
 8002372:	761a      	strb	r2, [r3, #24]

  return status;
 8002374:	7dfb      	ldrb	r3, [r7, #23]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000208 	.word	0x20000208
 8002384:	40023c00 	.word	0x40023c00

08002388 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002392:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_FLASH_Unlock+0x38>)
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	2b00      	cmp	r3, #0
 8002398:	da0b      	bge.n	80023b2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800239a:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <HAL_FLASH_Unlock+0x38>)
 800239c:	4a09      	ldr	r2, [pc, #36]	@ (80023c4 <HAL_FLASH_Unlock+0x3c>)
 800239e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80023a0:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <HAL_FLASH_Unlock+0x38>)
 80023a2:	4a09      	ldr	r2, [pc, #36]	@ (80023c8 <HAL_FLASH_Unlock+0x40>)
 80023a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80023a6:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <HAL_FLASH_Unlock+0x38>)
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	da01      	bge.n	80023b2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80023b2:	79fb      	ldrb	r3, [r7, #7]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr
 80023c0:	40023c00 	.word	0x40023c00
 80023c4:	45670123 	.word	0x45670123
 80023c8:	cdef89ab 	.word	0xcdef89ab

080023cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80023d0:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <HAL_FLASH_Lock+0x1c>)
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	4a04      	ldr	r2, [pc, #16]	@ (80023e8 <HAL_FLASH_Lock+0x1c>)
 80023d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80023da:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	40023c00 	.word	0x40023c00

080023ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80023f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <FLASH_WaitForLastOperation+0x78>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80023fe:	f7ff fe5f 	bl	80020c0 <HAL_GetTick>
 8002402:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002404:	e010      	b.n	8002428 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240c:	d00c      	beq.n	8002428 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d007      	beq.n	8002424 <FLASH_WaitForLastOperation+0x38>
 8002414:	f7ff fe54 	bl	80020c0 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	429a      	cmp	r2, r3
 8002422:	d201      	bcs.n	8002428 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e019      	b.n	800245c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002428:	4b0f      	ldr	r3, [pc, #60]	@ (8002468 <FLASH_WaitForLastOperation+0x7c>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1e8      	bne.n	8002406 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002434:	4b0c      	ldr	r3, [pc, #48]	@ (8002468 <FLASH_WaitForLastOperation+0x7c>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002440:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <FLASH_WaitForLastOperation+0x7c>)
 8002442:	2201      	movs	r2, #1
 8002444:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002446:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <FLASH_WaitForLastOperation+0x7c>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002452:	f000 f8a5 	bl	80025a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0

}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000208 	.word	0x20000208
 8002468:	40023c00 	.word	0x40023c00

0800246c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002478:	4b14      	ldr	r3, [pc, #80]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	4a13      	ldr	r2, [pc, #76]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 800247e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002482:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002484:	4b11      	ldr	r3, [pc, #68]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	4a10      	ldr	r2, [pc, #64]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 800248a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800248e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002490:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	4a0d      	ldr	r2, [pc, #52]	@ (80024cc <FLASH_Program_DoubleWord+0x60>)
 8002496:	f043 0301 	orr.w	r3, r3, #1
 800249a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	683a      	ldr	r2, [r7, #0]
 80024a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80024a2:	f3bf 8f6f 	isb	sy
}
 80024a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80024a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	000a      	movs	r2, r1
 80024b6:	2300      	movs	r3, #0
 80024b8:	68f9      	ldr	r1, [r7, #12]
 80024ba:	3104      	adds	r1, #4
 80024bc:	4613      	mov	r3, r2
 80024be:	600b      	str	r3, [r1, #0]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	40023c00 	.word	0x40023c00

080024d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	4a0c      	ldr	r2, [pc, #48]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80024e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	4a09      	ldr	r2, [pc, #36]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80024f2:	4b07      	ldr	r3, [pc, #28]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	4a06      	ldr	r2, [pc, #24]	@ (8002510 <FLASH_Program_Word+0x40>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	601a      	str	r2, [r3, #0]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	40023c00 	.word	0x40023c00

08002514 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002520:	4b0d      	ldr	r3, [pc, #52]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 8002522:	691b      	ldr	r3, [r3, #16]
 8002524:	4a0c      	ldr	r2, [pc, #48]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 8002526:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800252a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800252c:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	4a09      	ldr	r2, [pc, #36]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 8002532:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002536:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002538:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	4a06      	ldr	r2, [pc, #24]	@ (8002558 <FLASH_Program_HalfWord+0x44>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	887a      	ldrh	r2, [r7, #2]
 8002548:	801a      	strh	r2, [r3, #0]
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	40023c00 	.word	0x40023c00

0800255c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <FLASH_Program_Byte+0x40>)
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	4a0b      	ldr	r2, [pc, #44]	@ (800259c <FLASH_Program_Byte+0x40>)
 800256e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002572:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002574:	4b09      	ldr	r3, [pc, #36]	@ (800259c <FLASH_Program_Byte+0x40>)
 8002576:	4a09      	ldr	r2, [pc, #36]	@ (800259c <FLASH_Program_Byte+0x40>)
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800257c:	4b07      	ldr	r3, [pc, #28]	@ (800259c <FLASH_Program_Byte+0x40>)
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	4a06      	ldr	r2, [pc, #24]	@ (800259c <FLASH_Program_Byte+0x40>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	701a      	strb	r2, [r3, #0]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	40023c00 	.word	0x40023c00

080025a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80025a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	f003 0310 	and.w	r3, r3, #16
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d008      	beq.n	80025c2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80025b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025b2:	69db      	ldr	r3, [r3, #28]
 80025b4:	f043 0310 	orr.w	r3, r3, #16
 80025b8:	4a2b      	ldr	r2, [pc, #172]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025ba:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80025bc:	4b29      	ldr	r3, [pc, #164]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025be:	2210      	movs	r2, #16
 80025c0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80025c2:	4b28      	ldr	r3, [pc, #160]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d008      	beq.n	80025e0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80025ce:	4b26      	ldr	r3, [pc, #152]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	f043 0308 	orr.w	r3, r3, #8
 80025d6:	4a24      	ldr	r2, [pc, #144]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025d8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80025da:	4b22      	ldr	r3, [pc, #136]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025dc:	2220      	movs	r2, #32
 80025de:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80025e0:	4b20      	ldr	r3, [pc, #128]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80025ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	f043 0304 	orr.w	r3, r3, #4
 80025f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 80025f6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80025f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 80025fa:	2240      	movs	r2, #64	@ 0x40
 80025fc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80025fe:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002606:	2b00      	cmp	r3, #0
 8002608:	d008      	beq.n	800261c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800260a:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	f043 0302 	orr.w	r3, r3, #2
 8002612:	4a15      	ldr	r2, [pc, #84]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 8002614:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002616:	4b13      	ldr	r3, [pc, #76]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800261c:	4b11      	ldr	r3, [pc, #68]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002624:	2b00      	cmp	r3, #0
 8002626:	d009      	beq.n	800263c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002628:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	4a0d      	ldr	r2, [pc, #52]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 8002632:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 8002636:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800263a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800263c:	4b09      	ldr	r3, [pc, #36]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002648:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f043 0320 	orr.w	r3, r3, #32
 8002650:	4a05      	ldr	r2, [pc, #20]	@ (8002668 <FLASH_SetErrorCode+0xc8>)
 8002652:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <FLASH_SetErrorCode+0xc4>)
 8002656:	2202      	movs	r2, #2
 8002658:	60da      	str	r2, [r3, #12]
  }
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	40023c00 	.word	0x40023c00
 8002668:	20000208 	.word	0x20000208

0800266c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800267a:	4b31      	ldr	r3, [pc, #196]	@ (8002740 <HAL_FLASHEx_Erase+0xd4>)
 800267c:	7e1b      	ldrb	r3, [r3, #24]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d101      	bne.n	8002686 <HAL_FLASHEx_Erase+0x1a>
 8002682:	2302      	movs	r3, #2
 8002684:	e058      	b.n	8002738 <HAL_FLASHEx_Erase+0xcc>
 8002686:	4b2e      	ldr	r3, [pc, #184]	@ (8002740 <HAL_FLASHEx_Erase+0xd4>)
 8002688:	2201      	movs	r2, #1
 800268a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800268c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002690:	f7ff feac 	bl	80023ec <FLASH_WaitForLastOperation>
 8002694:	4603      	mov	r3, r0
 8002696:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d148      	bne.n	8002730 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	f04f 32ff 	mov.w	r2, #4294967295
 80026a4:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d115      	bne.n	80026da <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691b      	ldr	r3, [r3, #16]
 80026b2:	b2da      	uxtb	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4619      	mov	r1, r3
 80026ba:	4610      	mov	r0, r2
 80026bc:	f000 f844 	bl	8002748 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026c0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80026c4:	f7ff fe92 	bl	80023ec <FLASH_WaitForLastOperation>
 80026c8:	4603      	mov	r3, r0
 80026ca:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80026cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002744 <HAL_FLASHEx_Erase+0xd8>)
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	4a1c      	ldr	r2, [pc, #112]	@ (8002744 <HAL_FLASHEx_Erase+0xd8>)
 80026d2:	f023 0304 	bic.w	r3, r3, #4
 80026d6:	6113      	str	r3, [r2, #16]
 80026d8:	e028      	b.n	800272c <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	60bb      	str	r3, [r7, #8]
 80026e0:	e01c      	b.n	800271c <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	4619      	mov	r1, r3
 80026ea:	68b8      	ldr	r0, [r7, #8]
 80026ec:	f000 f850 	bl	8002790 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026f0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80026f4:	f7ff fe7a 	bl	80023ec <FLASH_WaitForLastOperation>
 80026f8:	4603      	mov	r3, r0
 80026fa:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <HAL_FLASHEx_Erase+0xd8>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	4a10      	ldr	r2, [pc, #64]	@ (8002744 <HAL_FLASHEx_Erase+0xd8>)
 8002702:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002706:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	68ba      	ldr	r2, [r7, #8]
 8002712:	601a      	str	r2, [r3, #0]
          break;
 8002714:	e00a      	b.n	800272c <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	3301      	adds	r3, #1
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68da      	ldr	r2, [r3, #12]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	4413      	add	r3, r2
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	429a      	cmp	r2, r3
 800272a:	d3da      	bcc.n	80026e2 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800272c:	f000 f878 	bl	8002820 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002730:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <HAL_FLASHEx_Erase+0xd4>)
 8002732:	2200      	movs	r2, #0
 8002734:	761a      	strb	r2, [r3, #24]

  return status;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000208 	.word	0x20000208
 8002744:	40023c00 	.word	0x40023c00

08002748 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	6039      	str	r1, [r7, #0]
 8002752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002754:	4b0d      	ldr	r3, [pc, #52]	@ (800278c <FLASH_MassErase+0x44>)
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	4a0c      	ldr	r2, [pc, #48]	@ (800278c <FLASH_MassErase+0x44>)
 800275a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800275e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002760:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <FLASH_MassErase+0x44>)
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	4a09      	ldr	r2, [pc, #36]	@ (800278c <FLASH_MassErase+0x44>)
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800276c:	4b07      	ldr	r3, [pc, #28]	@ (800278c <FLASH_MassErase+0x44>)
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	4313      	orrs	r3, r2
 8002776:	4a05      	ldr	r2, [pc, #20]	@ (800278c <FLASH_MassErase+0x44>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6113      	str	r3, [r2, #16]
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00

08002790 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d102      	bne.n	80027ac <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	e010      	b.n	80027ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80027ac:	78fb      	ldrb	r3, [r7, #3]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d103      	bne.n	80027ba <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80027b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	e009      	b.n	80027ce <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d103      	bne.n	80027c8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80027c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	e002      	b.n	80027ce <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80027c8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80027cc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80027ce:	4b13      	ldr	r3, [pc, #76]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	4a12      	ldr	r2, [pc, #72]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80027da:	4b10      	ldr	r3, [pc, #64]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027dc:	691a      	ldr	r2, [r3, #16]
 80027de:	490f      	ldr	r1, [pc, #60]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80027e6:	4b0d      	ldr	r3, [pc, #52]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	4a0c      	ldr	r2, [pc, #48]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027ec:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80027f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80027f2:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027f4:	691a      	ldr	r2, [r3, #16]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	4313      	orrs	r3, r2
 80027fc:	4a07      	ldr	r2, [pc, #28]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 80027fe:	f043 0302 	orr.w	r3, r3, #2
 8002802:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <FLASH_Erase_Sector+0x8c>)
 800280a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800280e:	6113      	str	r3, [r2, #16]
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	40023c00 	.word	0x40023c00

08002820 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002824:	4b20      	ldr	r3, [pc, #128]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800282c:	2b00      	cmp	r3, #0
 800282e:	d017      	beq.n	8002860 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002830:	4b1d      	ldr	r3, [pc, #116]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a1c      	ldr	r2, [pc, #112]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002836:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800283a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800283c:	4b1a      	ldr	r3, [pc, #104]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002842:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b17      	ldr	r3, [pc, #92]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a16      	ldr	r2, [pc, #88]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800284e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002852:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002854:	4b14      	ldr	r3, [pc, #80]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a13      	ldr	r2, [pc, #76]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800285a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800285e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002860:	4b11      	ldr	r3, [pc, #68]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002868:	2b00      	cmp	r3, #0
 800286a:	d017      	beq.n	800289c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002872:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002876:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800287e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4b08      	ldr	r3, [pc, #32]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a07      	ldr	r2, [pc, #28]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 800288a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800288e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002890:	4b05      	ldr	r3, [pc, #20]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a04      	ldr	r2, [pc, #16]	@ (80028a8 <FLASH_FlushCaches+0x88>)
 8002896:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800289a:	6013      	str	r3, [r2, #0]
  }
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40023c00 	.word	0x40023c00

080028ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b089      	sub	sp, #36	@ 0x24
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]
 80028c6:	e165      	b.n	8002b94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028c8:	2201      	movs	r2, #1
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	4013      	ands	r3, r2
 80028da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	f040 8154 	bne.w	8002b8e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d005      	beq.n	80028fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d130      	bne.n	8002960 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	2203      	movs	r2, #3
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68da      	ldr	r2, [r3, #12]
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002934:	2201      	movs	r2, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f003 0201 	and.w	r2, r3, #1
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4313      	orrs	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	2b03      	cmp	r3, #3
 800296a:	d017      	beq.n	800299c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d123      	bne.n	80029f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	08da      	lsrs	r2, r3, #3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3208      	adds	r2, #8
 80029b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	220f      	movs	r2, #15
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	08da      	lsrs	r2, r3, #3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3208      	adds	r2, #8
 80029ea:	69b9      	ldr	r1, [r7, #24]
 80029ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	2203      	movs	r2, #3
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0203 	and.w	r2, r3, #3
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 80ae 	beq.w	8002b8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	4b5d      	ldr	r3, [pc, #372]	@ (8002bac <HAL_GPIO_Init+0x300>)
 8002a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3a:	4a5c      	ldr	r2, [pc, #368]	@ (8002bac <HAL_GPIO_Init+0x300>)
 8002a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a42:	4b5a      	ldr	r3, [pc, #360]	@ (8002bac <HAL_GPIO_Init+0x300>)
 8002a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a4e:	4a58      	ldr	r2, [pc, #352]	@ (8002bb0 <HAL_GPIO_Init+0x304>)
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	089b      	lsrs	r3, r3, #2
 8002a54:	3302      	adds	r3, #2
 8002a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	f003 0303 	and.w	r3, r3, #3
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	220f      	movs	r2, #15
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a4f      	ldr	r2, [pc, #316]	@ (8002bb4 <HAL_GPIO_Init+0x308>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d025      	beq.n	8002ac6 <HAL_GPIO_Init+0x21a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4e      	ldr	r2, [pc, #312]	@ (8002bb8 <HAL_GPIO_Init+0x30c>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d01f      	beq.n	8002ac2 <HAL_GPIO_Init+0x216>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4d      	ldr	r2, [pc, #308]	@ (8002bbc <HAL_GPIO_Init+0x310>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d019      	beq.n	8002abe <HAL_GPIO_Init+0x212>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc0 <HAL_GPIO_Init+0x314>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d013      	beq.n	8002aba <HAL_GPIO_Init+0x20e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4b      	ldr	r2, [pc, #300]	@ (8002bc4 <HAL_GPIO_Init+0x318>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00d      	beq.n	8002ab6 <HAL_GPIO_Init+0x20a>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4a      	ldr	r2, [pc, #296]	@ (8002bc8 <HAL_GPIO_Init+0x31c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <HAL_GPIO_Init+0x206>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a49      	ldr	r2, [pc, #292]	@ (8002bcc <HAL_GPIO_Init+0x320>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d101      	bne.n	8002aae <HAL_GPIO_Init+0x202>
 8002aaa:	2306      	movs	r3, #6
 8002aac:	e00c      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002aae:	2307      	movs	r3, #7
 8002ab0:	e00a      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002ab2:	2305      	movs	r3, #5
 8002ab4:	e008      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002ab6:	2304      	movs	r3, #4
 8002ab8:	e006      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002aba:	2303      	movs	r3, #3
 8002abc:	e004      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002abe:	2302      	movs	r3, #2
 8002ac0:	e002      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e000      	b.n	8002ac8 <HAL_GPIO_Init+0x21c>
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	69fa      	ldr	r2, [r7, #28]
 8002aca:	f002 0203 	and.w	r2, r2, #3
 8002ace:	0092      	lsls	r2, r2, #2
 8002ad0:	4093      	lsls	r3, r2
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ad8:	4935      	ldr	r1, [pc, #212]	@ (8002bb0 <HAL_GPIO_Init+0x304>)
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	3302      	adds	r3, #2
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	43db      	mvns	r3, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4013      	ands	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b0a:	4a31      	ldr	r2, [pc, #196]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b10:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d003      	beq.n	8002b34 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b34:	4a26      	ldr	r2, [pc, #152]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b3a:	4b25      	ldr	r3, [pc, #148]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4013      	ands	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b64:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b88:	4a11      	ldr	r2, [pc, #68]	@ (8002bd0 <HAL_GPIO_Init+0x324>)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	3301      	adds	r3, #1
 8002b92:	61fb      	str	r3, [r7, #28]
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	2b0f      	cmp	r3, #15
 8002b98:	f67f ae96 	bls.w	80028c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b9c:	bf00      	nop
 8002b9e:	bf00      	nop
 8002ba0:	3724      	adds	r7, #36	@ 0x24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40013800 	.word	0x40013800
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	40020400 	.word	0x40020400
 8002bbc:	40020800 	.word	0x40020800
 8002bc0:	40020c00 	.word	0x40020c00
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	40021400 	.word	0x40021400
 8002bcc:	40021800 	.word	0x40021800
 8002bd0:	40013c00 	.word	0x40013c00

08002bd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691a      	ldr	r2, [r3, #16]
 8002be4:	887b      	ldrh	r3, [r7, #2]
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bec:	2301      	movs	r3, #1
 8002bee:	73fb      	strb	r3, [r7, #15]
 8002bf0:	e001      	b.n	8002bf6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	807b      	strh	r3, [r7, #2]
 8002c10:	4613      	mov	r3, r2
 8002c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c14:	787b      	ldrb	r3, [r7, #1]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c1a:	887a      	ldrh	r2, [r7, #2]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c20:	e003      	b.n	8002c2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c22:	887b      	ldrh	r3, [r7, #2]
 8002c24:	041a      	lsls	r2, r3, #16
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	619a      	str	r2, [r3, #24]
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
	...

08002c38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c42:	4b08      	ldr	r3, [pc, #32]	@ (8002c64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c44:	695a      	ldr	r2, [r3, #20]
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d006      	beq.n	8002c5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c4e:	4a05      	ldr	r2, [pc, #20]	@ (8002c64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c54:	88fb      	ldrh	r3, [r7, #6]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f806 	bl	8002c68 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40013c00 	.word	0x40013c00

08002c68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e12b      	b.n	8002eea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d106      	bne.n	8002cac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7fe fdc4 	bl	8001834 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2224      	movs	r2, #36	@ 0x24
 8002cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 0201 	bic.w	r2, r2, #1
 8002cc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ce2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ce4:	f000 fd5c 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8002ce8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	4a81      	ldr	r2, [pc, #516]	@ (8002ef4 <HAL_I2C_Init+0x274>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d807      	bhi.n	8002d04 <HAL_I2C_Init+0x84>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4a80      	ldr	r2, [pc, #512]	@ (8002ef8 <HAL_I2C_Init+0x278>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	bf94      	ite	ls
 8002cfc:	2301      	movls	r3, #1
 8002cfe:	2300      	movhi	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	e006      	b.n	8002d12 <HAL_I2C_Init+0x92>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4a7d      	ldr	r2, [pc, #500]	@ (8002efc <HAL_I2C_Init+0x27c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	bf94      	ite	ls
 8002d0c:	2301      	movls	r3, #1
 8002d0e:	2300      	movhi	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e0e7      	b.n	8002eea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4a78      	ldr	r2, [pc, #480]	@ (8002f00 <HAL_I2C_Init+0x280>)
 8002d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d22:	0c9b      	lsrs	r3, r3, #18
 8002d24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	4a6a      	ldr	r2, [pc, #424]	@ (8002ef4 <HAL_I2C_Init+0x274>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d802      	bhi.n	8002d54 <HAL_I2C_Init+0xd4>
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	3301      	adds	r3, #1
 8002d52:	e009      	b.n	8002d68 <HAL_I2C_Init+0xe8>
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	4a69      	ldr	r2, [pc, #420]	@ (8002f04 <HAL_I2C_Init+0x284>)
 8002d60:	fba2 2303 	umull	r2, r3, r2, r3
 8002d64:	099b      	lsrs	r3, r3, #6
 8002d66:	3301      	adds	r3, #1
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	495c      	ldr	r1, [pc, #368]	@ (8002ef4 <HAL_I2C_Init+0x274>)
 8002d84:	428b      	cmp	r3, r1
 8002d86:	d819      	bhi.n	8002dbc <HAL_I2C_Init+0x13c>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1e59      	subs	r1, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d96:	1c59      	adds	r1, r3, #1
 8002d98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d9c:	400b      	ands	r3, r1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00a      	beq.n	8002db8 <HAL_I2C_Init+0x138>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1e59      	subs	r1, r3, #1
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002db0:	3301      	adds	r3, #1
 8002db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db6:	e051      	b.n	8002e5c <HAL_I2C_Init+0x1dc>
 8002db8:	2304      	movs	r3, #4
 8002dba:	e04f      	b.n	8002e5c <HAL_I2C_Init+0x1dc>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d111      	bne.n	8002de8 <HAL_I2C_Init+0x168>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	1e58      	subs	r0, r3, #1
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6859      	ldr	r1, [r3, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	440b      	add	r3, r1
 8002dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	bf0c      	ite	eq
 8002de0:	2301      	moveq	r3, #1
 8002de2:	2300      	movne	r3, #0
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	e012      	b.n	8002e0e <HAL_I2C_Init+0x18e>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	1e58      	subs	r0, r3, #1
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6859      	ldr	r1, [r3, #4]
 8002df0:	460b      	mov	r3, r1
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	0099      	lsls	r1, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dfe:	3301      	adds	r3, #1
 8002e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf0c      	ite	eq
 8002e08:	2301      	moveq	r3, #1
 8002e0a:	2300      	movne	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_I2C_Init+0x196>
 8002e12:	2301      	movs	r3, #1
 8002e14:	e022      	b.n	8002e5c <HAL_I2C_Init+0x1dc>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10e      	bne.n	8002e3c <HAL_I2C_Init+0x1bc>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1e58      	subs	r0, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6859      	ldr	r1, [r3, #4]
 8002e26:	460b      	mov	r3, r1
 8002e28:	005b      	lsls	r3, r3, #1
 8002e2a:	440b      	add	r3, r1
 8002e2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e30:	3301      	adds	r3, #1
 8002e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e3a:	e00f      	b.n	8002e5c <HAL_I2C_Init+0x1dc>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1e58      	subs	r0, r3, #1
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6859      	ldr	r1, [r3, #4]
 8002e44:	460b      	mov	r3, r1
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	0099      	lsls	r1, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e5c:	6879      	ldr	r1, [r7, #4]
 8002e5e:	6809      	ldr	r1, [r1, #0]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69da      	ldr	r2, [r3, #28]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6911      	ldr	r1, [r2, #16]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	68d2      	ldr	r2, [r2, #12]
 8002e96:	4311      	orrs	r1, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6812      	ldr	r2, [r2, #0]
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695a      	ldr	r2, [r3, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0201 	orr.w	r2, r2, #1
 8002eca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2220      	movs	r2, #32
 8002ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	000186a0 	.word	0x000186a0
 8002ef8:	001e847f 	.word	0x001e847f
 8002efc:	003d08ff 	.word	0x003d08ff
 8002f00:	431bde83 	.word	0x431bde83
 8002f04:	10624dd3 	.word	0x10624dd3

08002f08 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af02      	add	r7, sp, #8
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	461a      	mov	r2, r3
 8002f14:	460b      	mov	r3, r1
 8002f16:	817b      	strh	r3, [r7, #10]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff f8d0 	bl	80020c0 <HAL_GetTick>
 8002f20:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b20      	cmp	r3, #32
 8002f2c:	f040 80e0 	bne.w	80030f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	9300      	str	r3, [sp, #0]
 8002f34:	2319      	movs	r3, #25
 8002f36:	2201      	movs	r2, #1
 8002f38:	4970      	ldr	r1, [pc, #448]	@ (80030fc <HAL_I2C_Master_Transmit+0x1f4>)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f964 	bl	8003208 <I2C_WaitOnFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f46:	2302      	movs	r3, #2
 8002f48:	e0d3      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <HAL_I2C_Master_Transmit+0x50>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e0cc      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d007      	beq.n	8002f7e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f042 0201 	orr.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2221      	movs	r2, #33	@ 0x21
 8002f92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2210      	movs	r2, #16
 8002f9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	893a      	ldrh	r2, [r7, #8]
 8002fae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4a50      	ldr	r2, [pc, #320]	@ (8003100 <HAL_I2C_Master_Transmit+0x1f8>)
 8002fbe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fc0:	8979      	ldrh	r1, [r7, #10]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	6a3a      	ldr	r2, [r7, #32]
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f89c 	bl	8003104 <I2C_MasterRequestWrite>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e08d      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fec:	e066      	b.n	80030bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	6a39      	ldr	r1, [r7, #32]
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fa22 	bl	800343c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00d      	beq.n	800301a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	2b04      	cmp	r3, #4
 8003004:	d107      	bne.n	8003016 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003014:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e06b      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	781a      	ldrb	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b04      	cmp	r3, #4
 8003056:	d11b      	bne.n	8003090 <HAL_I2C_Master_Transmit+0x188>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305c:	2b00      	cmp	r3, #0
 800305e:	d017      	beq.n	8003090 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	781a      	ldrb	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003070:	1c5a      	adds	r2, r3, #1
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	b29a      	uxth	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	6a39      	ldr	r1, [r7, #32]
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 fa19 	bl	80034cc <I2C_WaitOnBTFFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00d      	beq.n	80030bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d107      	bne.n	80030b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e01a      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d194      	bne.n	8002fee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030ec:	2300      	movs	r3, #0
 80030ee:	e000      	b.n	80030f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030f0:	2302      	movs	r3, #2
  }
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	00100002 	.word	0x00100002
 8003100:	ffff0000 	.word	0xffff0000

08003104 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af02      	add	r7, sp, #8
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	460b      	mov	r3, r1
 8003112:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003118:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d006      	beq.n	800312e <I2C_MasterRequestWrite+0x2a>
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d003      	beq.n	800312e <I2C_MasterRequestWrite+0x2a>
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800312c:	d108      	bne.n	8003140 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e00b      	b.n	8003158 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003144:	2b12      	cmp	r3, #18
 8003146:	d107      	bne.n	8003158 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003156:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 f84f 	bl	8003208 <I2C_WaitOnFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d00d      	beq.n	800318c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800317e:	d103      	bne.n	8003188 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003186:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e035      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003194:	d108      	bne.n	80031a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003196:	897b      	ldrh	r3, [r7, #10]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	461a      	mov	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80031a4:	611a      	str	r2, [r3, #16]
 80031a6:	e01b      	b.n	80031e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031a8:	897b      	ldrh	r3, [r7, #10]
 80031aa:	11db      	asrs	r3, r3, #7
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	f003 0306 	and.w	r3, r3, #6
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	f063 030f 	orn	r3, r3, #15
 80031b8:	b2da      	uxtb	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	490e      	ldr	r1, [pc, #56]	@ (8003200 <I2C_MasterRequestWrite+0xfc>)
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 f898 	bl	80032fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e010      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031d6:	897b      	ldrh	r3, [r7, #10]
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	4907      	ldr	r1, [pc, #28]	@ (8003204 <I2C_MasterRequestWrite+0x100>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 f888 	bl	80032fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e000      	b.n	80031f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	00010008 	.word	0x00010008
 8003204:	00010002 	.word	0x00010002

08003208 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	4613      	mov	r3, r2
 8003216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003218:	e048      	b.n	80032ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003220:	d044      	beq.n	80032ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003222:	f7fe ff4d 	bl	80020c0 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	429a      	cmp	r2, r3
 8003230:	d302      	bcc.n	8003238 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d139      	bne.n	80032ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	0c1b      	lsrs	r3, r3, #16
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d10d      	bne.n	800325e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	43da      	mvns	r2, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	4013      	ands	r3, r2
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	bf0c      	ite	eq
 8003254:	2301      	moveq	r3, #1
 8003256:	2300      	movne	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	461a      	mov	r2, r3
 800325c:	e00c      	b.n	8003278 <I2C_WaitOnFlagUntilTimeout+0x70>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	43da      	mvns	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	4013      	ands	r3, r2
 800326a:	b29b      	uxth	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	461a      	mov	r2, r3
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	429a      	cmp	r2, r3
 800327c:	d116      	bne.n	80032ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	f043 0220 	orr.w	r2, r3, #32
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e023      	b.n	80032f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	0c1b      	lsrs	r3, r3, #16
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d10d      	bne.n	80032d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	43da      	mvns	r2, r3
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	4013      	ands	r3, r2
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	e00c      	b.n	80032ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	43da      	mvns	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4013      	ands	r3, r2
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf0c      	ite	eq
 80032e4:	2301      	moveq	r3, #1
 80032e6:	2300      	movne	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d093      	beq.n	800321a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800330a:	e071      	b.n	80033f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800331a:	d123      	bne.n	8003364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800332a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003334:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	f043 0204 	orr.w	r2, r3, #4
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e067      	b.n	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336a:	d041      	beq.n	80033f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800336c:	f7fe fea8 	bl	80020c0 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	429a      	cmp	r2, r3
 800337a:	d302      	bcc.n	8003382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d136      	bne.n	80033f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	0c1b      	lsrs	r3, r3, #16
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d10c      	bne.n	80033a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	43da      	mvns	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	4013      	ands	r3, r2
 8003398:	b29b      	uxth	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	bf14      	ite	ne
 800339e:	2301      	movne	r3, #1
 80033a0:	2300      	moveq	r3, #0
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	e00b      	b.n	80033be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	43da      	mvns	r2, r3
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4013      	ands	r3, r2
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d016      	beq.n	80033f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e021      	b.n	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	0c1b      	lsrs	r3, r3, #16
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d10c      	bne.n	8003414 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	43da      	mvns	r2, r3
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	4013      	ands	r3, r2
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	e00b      	b.n	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	43da      	mvns	r2, r3
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	4013      	ands	r3, r2
 8003420:	b29b      	uxth	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	bf14      	ite	ne
 8003426:	2301      	movne	r3, #1
 8003428:	2300      	moveq	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	f47f af6d 	bne.w	800330c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003448:	e034      	b.n	80034b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 f886 	bl	800355c <I2C_IsAcknowledgeFailed>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e034      	b.n	80034c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003460:	d028      	beq.n	80034b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003462:	f7fe fe2d 	bl	80020c0 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	68ba      	ldr	r2, [r7, #8]
 800346e:	429a      	cmp	r2, r3
 8003470:	d302      	bcc.n	8003478 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d11d      	bne.n	80034b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003482:	2b80      	cmp	r3, #128	@ 0x80
 8003484:	d016      	beq.n	80034b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e007      	b.n	80034c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034be:	2b80      	cmp	r3, #128	@ 0x80
 80034c0:	d1c3      	bne.n	800344a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034d8:	e034      	b.n	8003544 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 f83e 	bl	800355c <I2C_IsAcknowledgeFailed>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e034      	b.n	8003554 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f0:	d028      	beq.n	8003544 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f2:	f7fe fde5 	bl	80020c0 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d302      	bcc.n	8003508 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d11d      	bne.n	8003544 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	f003 0304 	and.w	r3, r3, #4
 8003512:	2b04      	cmp	r3, #4
 8003514:	d016      	beq.n	8003544 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	f043 0220 	orr.w	r2, r3, #32
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e007      	b.n	8003554 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f003 0304 	and.w	r3, r3, #4
 800354e:	2b04      	cmp	r3, #4
 8003550:	d1c3      	bne.n	80034da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003572:	d11b      	bne.n	80035ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800357c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	f043 0204 	orr.w	r2, r3, #4
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e000      	b.n	80035ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
	...

080035bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e0cc      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035d0:	4b68      	ldr	r3, [pc, #416]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 030f 	and.w	r3, r3, #15
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d90c      	bls.n	80035f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035de:	4b65      	ldr	r3, [pc, #404]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e6:	4b63      	ldr	r3, [pc, #396]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d001      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e0b8      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d020      	beq.n	8003646 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003610:	4b59      	ldr	r3, [pc, #356]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	4a58      	ldr	r2, [pc, #352]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800361a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003628:	4b53      	ldr	r3, [pc, #332]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	4a52      	ldr	r2, [pc, #328]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003632:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003634:	4b50      	ldr	r3, [pc, #320]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	494d      	ldr	r1, [pc, #308]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	4313      	orrs	r3, r2
 8003644:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d044      	beq.n	80036dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d107      	bne.n	800366a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365a:	4b47      	ldr	r3, [pc, #284]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d119      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e07f      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b02      	cmp	r3, #2
 8003670:	d003      	beq.n	800367a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003676:	2b03      	cmp	r3, #3
 8003678:	d107      	bne.n	800368a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367a:	4b3f      	ldr	r3, [pc, #252]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d109      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e06f      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368a:	4b3b      	ldr	r3, [pc, #236]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e067      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369a:	4b37      	ldr	r3, [pc, #220]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f023 0203 	bic.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	4934      	ldr	r1, [pc, #208]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ac:	f7fe fd08 	bl	80020c0 <HAL_GetTick>
 80036b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b2:	e00a      	b.n	80036ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b4:	f7fe fd04 	bl	80020c0 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e04f      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 020c 	and.w	r2, r3, #12
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	429a      	cmp	r2, r3
 80036da:	d1eb      	bne.n	80036b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036dc:	4b25      	ldr	r3, [pc, #148]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 030f 	and.w	r3, r3, #15
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d20c      	bcs.n	8003704 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ea:	4b22      	ldr	r3, [pc, #136]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f2:	4b20      	ldr	r3, [pc, #128]	@ (8003774 <HAL_RCC_ClockConfig+0x1b8>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 030f 	and.w	r3, r3, #15
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d001      	beq.n	8003704 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e032      	b.n	800376a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003710:	4b19      	ldr	r3, [pc, #100]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4916      	ldr	r1, [pc, #88]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	4313      	orrs	r3, r2
 8003720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d009      	beq.n	8003742 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800372e:	4b12      	ldr	r3, [pc, #72]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	490e      	ldr	r1, [pc, #56]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800373e:	4313      	orrs	r3, r2
 8003740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003742:	f000 f887 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8003746:	4602      	mov	r2, r0
 8003748:	4b0b      	ldr	r3, [pc, #44]	@ (8003778 <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	091b      	lsrs	r3, r3, #4
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	490a      	ldr	r1, [pc, #40]	@ (800377c <HAL_RCC_ClockConfig+0x1c0>)
 8003754:	5ccb      	ldrb	r3, [r1, r3]
 8003756:	fa22 f303 	lsr.w	r3, r2, r3
 800375a:	4a09      	ldr	r2, [pc, #36]	@ (8003780 <HAL_RCC_ClockConfig+0x1c4>)
 800375c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800375e:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <HAL_RCC_ClockConfig+0x1c8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe f952 	bl	8001a0c <HAL_InitTick>

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	40023c00 	.word	0x40023c00
 8003778:	40023800 	.word	0x40023800
 800377c:	08009f64 	.word	0x08009f64
 8003780:	20000000 	.word	0x20000000
 8003784:	20000014 	.word	0x20000014

08003788 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800378c:	4b03      	ldr	r3, [pc, #12]	@ (800379c <HAL_RCC_GetHCLKFreq+0x14>)
 800378e:	681b      	ldr	r3, [r3, #0]
}
 8003790:	4618      	mov	r0, r3
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	20000000 	.word	0x20000000

080037a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037a4:	f7ff fff0 	bl	8003788 <HAL_RCC_GetHCLKFreq>
 80037a8:	4602      	mov	r2, r0
 80037aa:	4b05      	ldr	r3, [pc, #20]	@ (80037c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	0a9b      	lsrs	r3, r3, #10
 80037b0:	f003 0307 	and.w	r3, r3, #7
 80037b4:	4903      	ldr	r1, [pc, #12]	@ (80037c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037b6:	5ccb      	ldrb	r3, [r1, r3]
 80037b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037bc:	4618      	mov	r0, r3
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40023800 	.word	0x40023800
 80037c4:	08009f74 	.word	0x08009f74

080037c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037cc:	f7ff ffdc 	bl	8003788 <HAL_RCC_GetHCLKFreq>
 80037d0:	4602      	mov	r2, r0
 80037d2:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	0b5b      	lsrs	r3, r3, #13
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	4903      	ldr	r1, [pc, #12]	@ (80037ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80037de:	5ccb      	ldrb	r3, [r1, r3]
 80037e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40023800 	.word	0x40023800
 80037ec:	08009f74 	.word	0x08009f74

080037f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	220f      	movs	r2, #15
 80037fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003800:	4b12      	ldr	r3, [pc, #72]	@ (800384c <HAL_RCC_GetClockConfig+0x5c>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 0203 	and.w	r2, r3, #3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800380c:	4b0f      	ldr	r3, [pc, #60]	@ (800384c <HAL_RCC_GetClockConfig+0x5c>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003818:	4b0c      	ldr	r3, [pc, #48]	@ (800384c <HAL_RCC_GetClockConfig+0x5c>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003824:	4b09      	ldr	r3, [pc, #36]	@ (800384c <HAL_RCC_GetClockConfig+0x5c>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	08db      	lsrs	r3, r3, #3
 800382a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003832:	4b07      	ldr	r3, [pc, #28]	@ (8003850 <HAL_RCC_GetClockConfig+0x60>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 020f 	and.w	r2, r3, #15
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	601a      	str	r2, [r3, #0]
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800
 8003850:	40023c00 	.word	0x40023c00

08003854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003858:	b0ae      	sub	sp, #184	@ 0xb8
 800385a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003862:	2300      	movs	r3, #0
 8003864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800387a:	4bcb      	ldr	r3, [pc, #812]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b0c      	cmp	r3, #12
 8003884:	f200 8206 	bhi.w	8003c94 <HAL_RCC_GetSysClockFreq+0x440>
 8003888:	a201      	add	r2, pc, #4	@ (adr r2, 8003890 <HAL_RCC_GetSysClockFreq+0x3c>)
 800388a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388e:	bf00      	nop
 8003890:	080038c5 	.word	0x080038c5
 8003894:	08003c95 	.word	0x08003c95
 8003898:	08003c95 	.word	0x08003c95
 800389c:	08003c95 	.word	0x08003c95
 80038a0:	080038cd 	.word	0x080038cd
 80038a4:	08003c95 	.word	0x08003c95
 80038a8:	08003c95 	.word	0x08003c95
 80038ac:	08003c95 	.word	0x08003c95
 80038b0:	080038d5 	.word	0x080038d5
 80038b4:	08003c95 	.word	0x08003c95
 80038b8:	08003c95 	.word	0x08003c95
 80038bc:	08003c95 	.word	0x08003c95
 80038c0:	08003ac5 	.word	0x08003ac5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038c4:	4bb9      	ldr	r3, [pc, #740]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x358>)
 80038c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038ca:	e1e7      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038cc:	4bb8      	ldr	r3, [pc, #736]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80038ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038d2:	e1e3      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038d4:	4bb4      	ldr	r3, [pc, #720]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038e0:	4bb1      	ldr	r3, [pc, #708]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d071      	beq.n	80039d0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ec:	4bae      	ldr	r3, [pc, #696]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	099b      	lsrs	r3, r3, #6
 80038f2:	2200      	movs	r2, #0
 80038f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038f8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80038fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003908:	2300      	movs	r3, #0
 800390a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800390e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003912:	4622      	mov	r2, r4
 8003914:	462b      	mov	r3, r5
 8003916:	f04f 0000 	mov.w	r0, #0
 800391a:	f04f 0100 	mov.w	r1, #0
 800391e:	0159      	lsls	r1, r3, #5
 8003920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003924:	0150      	lsls	r0, r2, #5
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4621      	mov	r1, r4
 800392c:	1a51      	subs	r1, r2, r1
 800392e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003930:	4629      	mov	r1, r5
 8003932:	eb63 0301 	sbc.w	r3, r3, r1
 8003936:	647b      	str	r3, [r7, #68]	@ 0x44
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003944:	4649      	mov	r1, r9
 8003946:	018b      	lsls	r3, r1, #6
 8003948:	4641      	mov	r1, r8
 800394a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800394e:	4641      	mov	r1, r8
 8003950:	018a      	lsls	r2, r1, #6
 8003952:	4641      	mov	r1, r8
 8003954:	1a51      	subs	r1, r2, r1
 8003956:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003958:	4649      	mov	r1, r9
 800395a:	eb63 0301 	sbc.w	r3, r3, r1
 800395e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800396c:	4649      	mov	r1, r9
 800396e:	00cb      	lsls	r3, r1, #3
 8003970:	4641      	mov	r1, r8
 8003972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003976:	4641      	mov	r1, r8
 8003978:	00ca      	lsls	r2, r1, #3
 800397a:	4610      	mov	r0, r2
 800397c:	4619      	mov	r1, r3
 800397e:	4603      	mov	r3, r0
 8003980:	4622      	mov	r2, r4
 8003982:	189b      	adds	r3, r3, r2
 8003984:	633b      	str	r3, [r7, #48]	@ 0x30
 8003986:	462b      	mov	r3, r5
 8003988:	460a      	mov	r2, r1
 800398a:	eb42 0303 	adc.w	r3, r2, r3
 800398e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800399c:	4629      	mov	r1, r5
 800399e:	024b      	lsls	r3, r1, #9
 80039a0:	4621      	mov	r1, r4
 80039a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039a6:	4621      	mov	r1, r4
 80039a8:	024a      	lsls	r2, r1, #9
 80039aa:	4610      	mov	r0, r2
 80039ac:	4619      	mov	r1, r3
 80039ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039b2:	2200      	movs	r2, #0
 80039b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039bc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80039c0:	f7fc fc8e 	bl	80002e0 <__aeabi_uldivmod>
 80039c4:	4602      	mov	r2, r0
 80039c6:	460b      	mov	r3, r1
 80039c8:	4613      	mov	r3, r2
 80039ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039ce:	e067      	b.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d0:	4b75      	ldr	r3, [pc, #468]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	099b      	lsrs	r3, r3, #6
 80039d6:	2200      	movs	r2, #0
 80039d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039dc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80039e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039ea:	2300      	movs	r3, #0
 80039ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039ee:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80039f2:	4622      	mov	r2, r4
 80039f4:	462b      	mov	r3, r5
 80039f6:	f04f 0000 	mov.w	r0, #0
 80039fa:	f04f 0100 	mov.w	r1, #0
 80039fe:	0159      	lsls	r1, r3, #5
 8003a00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a04:	0150      	lsls	r0, r2, #5
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	1a51      	subs	r1, r2, r1
 8003a0e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003a10:	4629      	mov	r1, r5
 8003a12:	eb63 0301 	sbc.w	r3, r3, r1
 8003a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a18:	f04f 0200 	mov.w	r2, #0
 8003a1c:	f04f 0300 	mov.w	r3, #0
 8003a20:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003a24:	4649      	mov	r1, r9
 8003a26:	018b      	lsls	r3, r1, #6
 8003a28:	4641      	mov	r1, r8
 8003a2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a2e:	4641      	mov	r1, r8
 8003a30:	018a      	lsls	r2, r1, #6
 8003a32:	4641      	mov	r1, r8
 8003a34:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a38:	4649      	mov	r1, r9
 8003a3a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a3e:	f04f 0200 	mov.w	r2, #0
 8003a42:	f04f 0300 	mov.w	r3, #0
 8003a46:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a4a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a52:	4692      	mov	sl, r2
 8003a54:	469b      	mov	fp, r3
 8003a56:	4623      	mov	r3, r4
 8003a58:	eb1a 0303 	adds.w	r3, sl, r3
 8003a5c:	623b      	str	r3, [r7, #32]
 8003a5e:	462b      	mov	r3, r5
 8003a60:	eb4b 0303 	adc.w	r3, fp, r3
 8003a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003a72:	4629      	mov	r1, r5
 8003a74:	028b      	lsls	r3, r1, #10
 8003a76:	4621      	mov	r1, r4
 8003a78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	028a      	lsls	r2, r1, #10
 8003a80:	4610      	mov	r0, r2
 8003a82:	4619      	mov	r1, r3
 8003a84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a88:	2200      	movs	r2, #0
 8003a8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a8c:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a8e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a92:	f7fc fc25 	bl	80002e0 <__aeabi_uldivmod>
 8003a96:	4602      	mov	r2, r0
 8003a98:	460b      	mov	r3, r1
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003aa0:	4b41      	ldr	r3, [pc, #260]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	0c1b      	lsrs	r3, r3, #16
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	3301      	adds	r3, #1
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003ab2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ab6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ac2:	e0eb      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac4:	4b38      	ldr	r3, [pc, #224]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003acc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad0:	4b35      	ldr	r3, [pc, #212]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d06b      	beq.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003adc:	4b32      	ldr	r3, [pc, #200]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	099b      	lsrs	r3, r3, #6
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ae6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003ae8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aee:	663b      	str	r3, [r7, #96]	@ 0x60
 8003af0:	2300      	movs	r3, #0
 8003af2:	667b      	str	r3, [r7, #100]	@ 0x64
 8003af4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003af8:	4622      	mov	r2, r4
 8003afa:	462b      	mov	r3, r5
 8003afc:	f04f 0000 	mov.w	r0, #0
 8003b00:	f04f 0100 	mov.w	r1, #0
 8003b04:	0159      	lsls	r1, r3, #5
 8003b06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0a:	0150      	lsls	r0, r2, #5
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4621      	mov	r1, r4
 8003b12:	1a51      	subs	r1, r2, r1
 8003b14:	61b9      	str	r1, [r7, #24]
 8003b16:	4629      	mov	r1, r5
 8003b18:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1c:	61fb      	str	r3, [r7, #28]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003b2a:	4659      	mov	r1, fp
 8003b2c:	018b      	lsls	r3, r1, #6
 8003b2e:	4651      	mov	r1, sl
 8003b30:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b34:	4651      	mov	r1, sl
 8003b36:	018a      	lsls	r2, r1, #6
 8003b38:	4651      	mov	r1, sl
 8003b3a:	ebb2 0801 	subs.w	r8, r2, r1
 8003b3e:	4659      	mov	r1, fp
 8003b40:	eb63 0901 	sbc.w	r9, r3, r1
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b50:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b54:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b58:	4690      	mov	r8, r2
 8003b5a:	4699      	mov	r9, r3
 8003b5c:	4623      	mov	r3, r4
 8003b5e:	eb18 0303 	adds.w	r3, r8, r3
 8003b62:	613b      	str	r3, [r7, #16]
 8003b64:	462b      	mov	r3, r5
 8003b66:	eb49 0303 	adc.w	r3, r9, r3
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	f04f 0200 	mov.w	r2, #0
 8003b70:	f04f 0300 	mov.w	r3, #0
 8003b74:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003b78:	4629      	mov	r1, r5
 8003b7a:	024b      	lsls	r3, r1, #9
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b82:	4621      	mov	r1, r4
 8003b84:	024a      	lsls	r2, r1, #9
 8003b86:	4610      	mov	r0, r2
 8003b88:	4619      	mov	r1, r3
 8003b8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b8e:	2200      	movs	r2, #0
 8003b90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b92:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003b94:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b98:	f7fc fba2 	bl	80002e0 <__aeabi_uldivmod>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ba6:	e065      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x420>
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	00f42400 	.word	0x00f42400
 8003bb0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb4:	4b3d      	ldr	r3, [pc, #244]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x458>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	099b      	lsrs	r3, r3, #6
 8003bba:	2200      	movs	r2, #0
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	4611      	mov	r1, r2
 8003bc0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bca:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003bce:	4642      	mov	r2, r8
 8003bd0:	464b      	mov	r3, r9
 8003bd2:	f04f 0000 	mov.w	r0, #0
 8003bd6:	f04f 0100 	mov.w	r1, #0
 8003bda:	0159      	lsls	r1, r3, #5
 8003bdc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be0:	0150      	lsls	r0, r2, #5
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4641      	mov	r1, r8
 8003be8:	1a51      	subs	r1, r2, r1
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	4649      	mov	r1, r9
 8003bee:	eb63 0301 	sbc.w	r3, r3, r1
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c00:	4659      	mov	r1, fp
 8003c02:	018b      	lsls	r3, r1, #6
 8003c04:	4651      	mov	r1, sl
 8003c06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c0a:	4651      	mov	r1, sl
 8003c0c:	018a      	lsls	r2, r1, #6
 8003c0e:	4651      	mov	r1, sl
 8003c10:	1a54      	subs	r4, r2, r1
 8003c12:	4659      	mov	r1, fp
 8003c14:	eb63 0501 	sbc.w	r5, r3, r1
 8003c18:	f04f 0200 	mov.w	r2, #0
 8003c1c:	f04f 0300 	mov.w	r3, #0
 8003c20:	00eb      	lsls	r3, r5, #3
 8003c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c26:	00e2      	lsls	r2, r4, #3
 8003c28:	4614      	mov	r4, r2
 8003c2a:	461d      	mov	r5, r3
 8003c2c:	4643      	mov	r3, r8
 8003c2e:	18e3      	adds	r3, r4, r3
 8003c30:	603b      	str	r3, [r7, #0]
 8003c32:	464b      	mov	r3, r9
 8003c34:	eb45 0303 	adc.w	r3, r5, r3
 8003c38:	607b      	str	r3, [r7, #4]
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	f04f 0300 	mov.w	r3, #0
 8003c42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c46:	4629      	mov	r1, r5
 8003c48:	028b      	lsls	r3, r1, #10
 8003c4a:	4621      	mov	r1, r4
 8003c4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c50:	4621      	mov	r1, r4
 8003c52:	028a      	lsls	r2, r1, #10
 8003c54:	4610      	mov	r0, r2
 8003c56:	4619      	mov	r1, r3
 8003c58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c60:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003c62:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c66:	f7fc fb3b 	bl	80002e0 <__aeabi_uldivmod>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4613      	mov	r3, r2
 8003c70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c74:	4b0d      	ldr	r3, [pc, #52]	@ (8003cac <HAL_RCC_GetSysClockFreq+0x458>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	0f1b      	lsrs	r3, r3, #28
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003c82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c92:	e003      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c94:	4b06      	ldr	r3, [pc, #24]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c9a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	37b8      	adds	r7, #184	@ 0xb8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003caa:	bf00      	nop
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	00f42400 	.word	0x00f42400

08003cb4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e28d      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 8083 	beq.w	8003dda <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003cd4:	4b94      	ldr	r3, [pc, #592]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 030c 	and.w	r3, r3, #12
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d019      	beq.n	8003d14 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ce0:	4b91      	ldr	r3, [pc, #580]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 030c 	and.w	r3, r3, #12
        || \
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d106      	bne.n	8003cfa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003cec:	4b8e      	ldr	r3, [pc, #568]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cf4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cf8:	d00c      	beq.n	8003d14 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cfa:	4b8b      	ldr	r3, [pc, #556]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	d112      	bne.n	8003d2c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d06:	4b88      	ldr	r3, [pc, #544]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d12:	d10b      	bne.n	8003d2c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d14:	4b84      	ldr	r3, [pc, #528]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d05b      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x124>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d157      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e25a      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d34:	d106      	bne.n	8003d44 <HAL_RCC_OscConfig+0x90>
 8003d36:	4b7c      	ldr	r3, [pc, #496]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a7b      	ldr	r2, [pc, #492]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	e01d      	b.n	8003d80 <HAL_RCC_OscConfig+0xcc>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d4c:	d10c      	bne.n	8003d68 <HAL_RCC_OscConfig+0xb4>
 8003d4e:	4b76      	ldr	r3, [pc, #472]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a75      	ldr	r2, [pc, #468]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d58:	6013      	str	r3, [r2, #0]
 8003d5a:	4b73      	ldr	r3, [pc, #460]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a72      	ldr	r2, [pc, #456]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	e00b      	b.n	8003d80 <HAL_RCC_OscConfig+0xcc>
 8003d68:	4b6f      	ldr	r3, [pc, #444]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a6e      	ldr	r2, [pc, #440]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	4b6c      	ldr	r3, [pc, #432]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6b      	ldr	r2, [pc, #428]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d013      	beq.n	8003db0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d88:	f7fe f99a 	bl	80020c0 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d90:	f7fe f996 	bl	80020c0 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b64      	cmp	r3, #100	@ 0x64
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e21f      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da2:	4b61      	ldr	r3, [pc, #388]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d0f0      	beq.n	8003d90 <HAL_RCC_OscConfig+0xdc>
 8003dae:	e014      	b.n	8003dda <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db0:	f7fe f986 	bl	80020c0 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003db8:	f7fe f982 	bl	80020c0 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b64      	cmp	r3, #100	@ 0x64
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e20b      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dca:	4b57      	ldr	r3, [pc, #348]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x104>
 8003dd6:	e000      	b.n	8003dda <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d06f      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003de6:	4b50      	ldr	r3, [pc, #320]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f003 030c 	and.w	r3, r3, #12
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d017      	beq.n	8003e22 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003df2:	4b4d      	ldr	r3, [pc, #308]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f003 030c 	and.w	r3, r3, #12
        || \
 8003dfa:	2b08      	cmp	r3, #8
 8003dfc:	d105      	bne.n	8003e0a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00b      	beq.n	8003e22 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0a:	4b47      	ldr	r3, [pc, #284]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e12:	2b0c      	cmp	r3, #12
 8003e14:	d11c      	bne.n	8003e50 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e16:	4b44      	ldr	r3, [pc, #272]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d116      	bne.n	8003e50 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e22:	4b41      	ldr	r3, [pc, #260]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d005      	beq.n	8003e3a <HAL_RCC_OscConfig+0x186>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d001      	beq.n	8003e3a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e1d3      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	691b      	ldr	r3, [r3, #16]
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	4937      	ldr	r1, [pc, #220]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4e:	e03a      	b.n	8003ec6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d020      	beq.n	8003e9a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e58:	4b34      	ldr	r3, [pc, #208]	@ (8003f2c <HAL_RCC_OscConfig+0x278>)
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5e:	f7fe f92f 	bl	80020c0 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e66:	f7fe f92b 	bl	80020c0 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e1b4      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e78:	4b2b      	ldr	r3, [pc, #172]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0302 	and.w	r3, r3, #2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0f0      	beq.n	8003e66 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e84:	4b28      	ldr	r3, [pc, #160]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	4925      	ldr	r1, [pc, #148]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	600b      	str	r3, [r1, #0]
 8003e98:	e015      	b.n	8003ec6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9a:	4b24      	ldr	r3, [pc, #144]	@ (8003f2c <HAL_RCC_OscConfig+0x278>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fe f90e 	bl	80020c0 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea8:	f7fe f90a 	bl	80020c0 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e193      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eba:	4b1b      	ldr	r3, [pc, #108]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1f0      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d036      	beq.n	8003f40 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d016      	beq.n	8003f08 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eda:	4b15      	ldr	r3, [pc, #84]	@ (8003f30 <HAL_RCC_OscConfig+0x27c>)
 8003edc:	2201      	movs	r2, #1
 8003ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee0:	f7fe f8ee 	bl	80020c0 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee8:	f7fe f8ea 	bl	80020c0 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e173      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efa:	4b0b      	ldr	r3, [pc, #44]	@ (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003efc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x234>
 8003f06:	e01b      	b.n	8003f40 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f08:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f0e:	f7fe f8d7 	bl	80020c0 <HAL_GetTick>
 8003f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f14:	e00e      	b.n	8003f34 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f16:	f7fe f8d3 	bl	80020c0 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d907      	bls.n	8003f34 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e15c      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	42470000 	.word	0x42470000
 8003f30:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f34:	4b8a      	ldr	r3, [pc, #552]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003f36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1ea      	bne.n	8003f16 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 8097 	beq.w	800407c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f52:	4b83      	ldr	r3, [pc, #524]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10f      	bne.n	8003f7e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60bb      	str	r3, [r7, #8]
 8003f62:	4b7f      	ldr	r3, [pc, #508]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f66:	4a7e      	ldr	r2, [pc, #504]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003f68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f6e:	4b7c      	ldr	r3, [pc, #496]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f76:	60bb      	str	r3, [r7, #8]
 8003f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7e:	4b79      	ldr	r3, [pc, #484]	@ (8004164 <HAL_RCC_OscConfig+0x4b0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d118      	bne.n	8003fbc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f8a:	4b76      	ldr	r3, [pc, #472]	@ (8004164 <HAL_RCC_OscConfig+0x4b0>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a75      	ldr	r2, [pc, #468]	@ (8004164 <HAL_RCC_OscConfig+0x4b0>)
 8003f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f96:	f7fe f893 	bl	80020c0 <HAL_GetTick>
 8003f9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f9c:	e008      	b.n	8003fb0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f9e:	f7fe f88f 	bl	80020c0 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e118      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8004164 <HAL_RCC_OscConfig+0x4b0>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d0f0      	beq.n	8003f9e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d106      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x31e>
 8003fc4:	4b66      	ldr	r3, [pc, #408]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc8:	4a65      	ldr	r2, [pc, #404]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fca:	f043 0301 	orr.w	r3, r3, #1
 8003fce:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd0:	e01c      	b.n	800400c <HAL_RCC_OscConfig+0x358>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b05      	cmp	r3, #5
 8003fd8:	d10c      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x340>
 8003fda:	4b61      	ldr	r3, [pc, #388]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fde:	4a60      	ldr	r2, [pc, #384]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fe0:	f043 0304 	orr.w	r3, r3, #4
 8003fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe6:	4b5e      	ldr	r3, [pc, #376]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	4a5d      	ldr	r2, [pc, #372]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff2:	e00b      	b.n	800400c <HAL_RCC_OscConfig+0x358>
 8003ff4:	4b5a      	ldr	r3, [pc, #360]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff8:	4a59      	ldr	r2, [pc, #356]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8003ffa:	f023 0301 	bic.w	r3, r3, #1
 8003ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004000:	4b57      	ldr	r3, [pc, #348]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004004:	4a56      	ldr	r2, [pc, #344]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004006:	f023 0304 	bic.w	r3, r3, #4
 800400a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d015      	beq.n	8004040 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004014:	f7fe f854 	bl	80020c0 <HAL_GetTick>
 8004018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401a:	e00a      	b.n	8004032 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800401c:	f7fe f850 	bl	80020c0 <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402a:	4293      	cmp	r3, r2
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e0d7      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004032:	4b4b      	ldr	r3, [pc, #300]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004036:	f003 0302 	and.w	r3, r3, #2
 800403a:	2b00      	cmp	r3, #0
 800403c:	d0ee      	beq.n	800401c <HAL_RCC_OscConfig+0x368>
 800403e:	e014      	b.n	800406a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe f83e 	bl	80020c0 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004046:	e00a      	b.n	800405e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004048:	f7fe f83a 	bl	80020c0 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004056:	4293      	cmp	r3, r2
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e0c1      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800405e:	4b40      	ldr	r3, [pc, #256]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1ee      	bne.n	8004048 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800406a:	7dfb      	ldrb	r3, [r7, #23]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d105      	bne.n	800407c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004070:	4b3b      	ldr	r3, [pc, #236]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004074:	4a3a      	ldr	r2, [pc, #232]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004076:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800407a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 80ad 	beq.w	80041e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004086:	4b36      	ldr	r3, [pc, #216]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b08      	cmp	r3, #8
 8004090:	d060      	beq.n	8004154 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d145      	bne.n	8004126 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409a:	4b33      	ldr	r3, [pc, #204]	@ (8004168 <HAL_RCC_OscConfig+0x4b4>)
 800409c:	2200      	movs	r2, #0
 800409e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fe f80e 	bl	80020c0 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a8:	f7fe f80a 	bl	80020c0 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e093      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ba:	4b29      	ldr	r3, [pc, #164]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69da      	ldr	r2, [r3, #28]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d4:	019b      	lsls	r3, r3, #6
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040dc:	085b      	lsrs	r3, r3, #1
 80040de:	3b01      	subs	r3, #1
 80040e0:	041b      	lsls	r3, r3, #16
 80040e2:	431a      	orrs	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e8:	061b      	lsls	r3, r3, #24
 80040ea:	431a      	orrs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f0:	071b      	lsls	r3, r3, #28
 80040f2:	491b      	ldr	r1, [pc, #108]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004168 <HAL_RCC_OscConfig+0x4b4>)
 80040fa:	2201      	movs	r2, #1
 80040fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040fe:	f7fd ffdf 	bl	80020c0 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004106:	f7fd ffdb 	bl	80020c0 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e064      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004118:	4b11      	ldr	r3, [pc, #68]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0f0      	beq.n	8004106 <HAL_RCC_OscConfig+0x452>
 8004124:	e05c      	b.n	80041e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004126:	4b10      	ldr	r3, [pc, #64]	@ (8004168 <HAL_RCC_OscConfig+0x4b4>)
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412c:	f7fd ffc8 	bl	80020c0 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004134:	f7fd ffc4 	bl	80020c0 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e04d      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004146:	4b06      	ldr	r3, [pc, #24]	@ (8004160 <HAL_RCC_OscConfig+0x4ac>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f0      	bne.n	8004134 <HAL_RCC_OscConfig+0x480>
 8004152:	e045      	b.n	80041e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d107      	bne.n	800416c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e040      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
 8004160:	40023800 	.word	0x40023800
 8004164:	40007000 	.word	0x40007000
 8004168:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800416c:	4b1f      	ldr	r3, [pc, #124]	@ (80041ec <HAL_RCC_OscConfig+0x538>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d030      	beq.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004184:	429a      	cmp	r2, r3
 8004186:	d129      	bne.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	429a      	cmp	r2, r3
 8004194:	d122      	bne.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800419c:	4013      	ands	r3, r2
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d119      	bne.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b2:	085b      	lsrs	r3, r3, #1
 80041b4:	3b01      	subs	r3, #1
 80041b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d10f      	bne.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d107      	bne.n	80041dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041d8:	429a      	cmp	r2, r3
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e000      	b.n	80041e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3718      	adds	r7, #24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40023800 	.word	0x40023800

080041f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e041      	b.n	8004286 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d106      	bne.n	800421c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7fd fb54 	bl	80018c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3304      	adds	r3, #4
 800422c:	4619      	mov	r1, r3
 800422e:	4610      	mov	r0, r2
 8004230:	f000 fc62 	bl	8004af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
	...

08004290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d001      	beq.n	80042a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e04e      	b.n	8004346 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2202      	movs	r2, #2
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0201 	orr.w	r2, r2, #1
 80042be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a23      	ldr	r2, [pc, #140]	@ (8004354 <HAL_TIM_Base_Start_IT+0xc4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d022      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d2:	d01d      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004358 <HAL_TIM_Base_Start_IT+0xc8>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d018      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a1e      	ldr	r2, [pc, #120]	@ (800435c <HAL_TIM_Base_Start_IT+0xcc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d013      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004360 <HAL_TIM_Base_Start_IT+0xd0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d00e      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004364 <HAL_TIM_Base_Start_IT+0xd4>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d009      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a19      	ldr	r2, [pc, #100]	@ (8004368 <HAL_TIM_Base_Start_IT+0xd8>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d004      	beq.n	8004310 <HAL_TIM_Base_Start_IT+0x80>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a18      	ldr	r2, [pc, #96]	@ (800436c <HAL_TIM_Base_Start_IT+0xdc>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d111      	bne.n	8004334 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 0307 	and.w	r3, r3, #7
 800431a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b06      	cmp	r3, #6
 8004320:	d010      	beq.n	8004344 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f042 0201 	orr.w	r2, r2, #1
 8004330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004332:	e007      	b.n	8004344 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f042 0201 	orr.w	r2, r2, #1
 8004342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40010000 	.word	0x40010000
 8004358:	40000400 	.word	0x40000400
 800435c:	40000800 	.word	0x40000800
 8004360:	40000c00 	.word	0x40000c00
 8004364:	40010400 	.word	0x40010400
 8004368:	40014000 	.word	0x40014000
 800436c:	40001800 	.word	0x40001800

08004370 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e041      	b.n	8004406 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f839 	bl	800440e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3304      	adds	r3, #4
 80043ac:	4619      	mov	r1, r3
 80043ae:	4610      	mov	r0, r2
 80043b0:	f000 fba2 	bl	8004af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
	...

08004424 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d109      	bne.n	8004448 <HAL_TIM_PWM_Start+0x24>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b01      	cmp	r3, #1
 800443e:	bf14      	ite	ne
 8004440:	2301      	movne	r3, #1
 8004442:	2300      	moveq	r3, #0
 8004444:	b2db      	uxtb	r3, r3
 8004446:	e022      	b.n	800448e <HAL_TIM_PWM_Start+0x6a>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	2b04      	cmp	r3, #4
 800444c:	d109      	bne.n	8004462 <HAL_TIM_PWM_Start+0x3e>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b01      	cmp	r3, #1
 8004458:	bf14      	ite	ne
 800445a:	2301      	movne	r3, #1
 800445c:	2300      	moveq	r3, #0
 800445e:	b2db      	uxtb	r3, r3
 8004460:	e015      	b.n	800448e <HAL_TIM_PWM_Start+0x6a>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	2b08      	cmp	r3, #8
 8004466:	d109      	bne.n	800447c <HAL_TIM_PWM_Start+0x58>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b01      	cmp	r3, #1
 8004472:	bf14      	ite	ne
 8004474:	2301      	movne	r3, #1
 8004476:	2300      	moveq	r3, #0
 8004478:	b2db      	uxtb	r3, r3
 800447a:	e008      	b.n	800448e <HAL_TIM_PWM_Start+0x6a>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b01      	cmp	r3, #1
 8004486:	bf14      	ite	ne
 8004488:	2301      	movne	r3, #1
 800448a:	2300      	moveq	r3, #0
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e07c      	b.n	8004590 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d104      	bne.n	80044a6 <HAL_TIM_PWM_Start+0x82>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a4:	e013      	b.n	80044ce <HAL_TIM_PWM_Start+0xaa>
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d104      	bne.n	80044b6 <HAL_TIM_PWM_Start+0x92>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2202      	movs	r2, #2
 80044b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044b4:	e00b      	b.n	80044ce <HAL_TIM_PWM_Start+0xaa>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d104      	bne.n	80044c6 <HAL_TIM_PWM_Start+0xa2>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044c4:	e003      	b.n	80044ce <HAL_TIM_PWM_Start+0xaa>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2201      	movs	r2, #1
 80044d4:	6839      	ldr	r1, [r7, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 fdfe 	bl	80050d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004598 <HAL_TIM_PWM_Start+0x174>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d004      	beq.n	80044f0 <HAL_TIM_PWM_Start+0xcc>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a2c      	ldr	r2, [pc, #176]	@ (800459c <HAL_TIM_PWM_Start+0x178>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d101      	bne.n	80044f4 <HAL_TIM_PWM_Start+0xd0>
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <HAL_TIM_PWM_Start+0xd2>
 80044f4:	2300      	movs	r3, #0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d007      	beq.n	800450a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004508:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a22      	ldr	r2, [pc, #136]	@ (8004598 <HAL_TIM_PWM_Start+0x174>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d022      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800451c:	d01d      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1f      	ldr	r2, [pc, #124]	@ (80045a0 <HAL_TIM_PWM_Start+0x17c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d018      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a1d      	ldr	r2, [pc, #116]	@ (80045a4 <HAL_TIM_PWM_Start+0x180>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d013      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a1c      	ldr	r2, [pc, #112]	@ (80045a8 <HAL_TIM_PWM_Start+0x184>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00e      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a16      	ldr	r2, [pc, #88]	@ (800459c <HAL_TIM_PWM_Start+0x178>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d009      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a18      	ldr	r2, [pc, #96]	@ (80045ac <HAL_TIM_PWM_Start+0x188>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d004      	beq.n	800455a <HAL_TIM_PWM_Start+0x136>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a16      	ldr	r2, [pc, #88]	@ (80045b0 <HAL_TIM_PWM_Start+0x18c>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d111      	bne.n	800457e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0307 	and.w	r3, r3, #7
 8004564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2b06      	cmp	r3, #6
 800456a:	d010      	beq.n	800458e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457c:	e007      	b.n	800458e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f042 0201 	orr.w	r2, r2, #1
 800458c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40010000 	.word	0x40010000
 800459c:	40010400 	.word	0x40010400
 80045a0:	40000400 	.word	0x40000400
 80045a4:	40000800 	.word	0x40000800
 80045a8:	40000c00 	.word	0x40000c00
 80045ac:	40014000 	.word	0x40014000
 80045b0:	40001800 	.word	0x40001800

080045b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d020      	beq.n	8004618 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d01b      	beq.n	8004618 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0202 	mvn.w	r2, #2
 80045e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2201      	movs	r2, #1
 80045ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 fa5b 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 8004604:	e005      	b.n	8004612 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fa4d 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 fa5e 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0304 	and.w	r3, r3, #4
 800461e:	2b00      	cmp	r3, #0
 8004620:	d020      	beq.n	8004664 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01b      	beq.n	8004664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0204 	mvn.w	r2, #4
 8004634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 fa35 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 8004650:	e005      	b.n	800465e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 fa27 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fa38 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 0308 	and.w	r3, r3, #8
 800466a:	2b00      	cmp	r3, #0
 800466c:	d020      	beq.n	80046b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f003 0308 	and.w	r3, r3, #8
 8004674:	2b00      	cmp	r3, #0
 8004676:	d01b      	beq.n	80046b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f06f 0208 	mvn.w	r2, #8
 8004680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2204      	movs	r2, #4
 8004686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa0f 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 800469c:	e005      	b.n	80046aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa01 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fa12 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f003 0310 	and.w	r3, r3, #16
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d020      	beq.n	80046fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01b      	beq.n	80046fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0210 	mvn.w	r2, #16
 80046cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2208      	movs	r2, #8
 80046d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f9e9 	bl	8004aba <HAL_TIM_IC_CaptureCallback>
 80046e8:	e005      	b.n	80046f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f9db 	bl	8004aa6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f9ec 	bl	8004ace <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00c      	beq.n	8004720 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0201 	mvn.w	r2, #1
 8004718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7fd f846 	bl	80017ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00c      	beq.n	8004744 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800473c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fd76 	bl	8005230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00c      	beq.n	8004768 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004754:	2b00      	cmp	r3, #0
 8004756:	d007      	beq.n	8004768 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f9bd 	bl	8004ae2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	f003 0320 	and.w	r3, r3, #32
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00c      	beq.n	800478c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f003 0320 	and.w	r3, r3, #32
 8004778:	2b00      	cmp	r3, #0
 800477a:	d007      	beq.n	800478c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f06f 0220 	mvn.w	r2, #32
 8004784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fd48 	bl	800521c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800478c:	bf00      	nop
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d101      	bne.n	80047b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047ae:	2302      	movs	r3, #2
 80047b0:	e0ae      	b.n	8004910 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b0c      	cmp	r3, #12
 80047be:	f200 809f 	bhi.w	8004900 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047c2:	a201      	add	r2, pc, #4	@ (adr r2, 80047c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c8:	080047fd 	.word	0x080047fd
 80047cc:	08004901 	.word	0x08004901
 80047d0:	08004901 	.word	0x08004901
 80047d4:	08004901 	.word	0x08004901
 80047d8:	0800483d 	.word	0x0800483d
 80047dc:	08004901 	.word	0x08004901
 80047e0:	08004901 	.word	0x08004901
 80047e4:	08004901 	.word	0x08004901
 80047e8:	0800487f 	.word	0x0800487f
 80047ec:	08004901 	.word	0x08004901
 80047f0:	08004901 	.word	0x08004901
 80047f4:	08004901 	.word	0x08004901
 80047f8:	080048bf 	.word	0x080048bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68b9      	ldr	r1, [r7, #8]
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fa1e 	bl	8004c44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0208 	orr.w	r2, r2, #8
 8004816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	699a      	ldr	r2, [r3, #24]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0204 	bic.w	r2, r2, #4
 8004826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6999      	ldr	r1, [r3, #24]
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	430a      	orrs	r2, r1
 8004838:	619a      	str	r2, [r3, #24]
      break;
 800483a:	e064      	b.n	8004906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68b9      	ldr	r1, [r7, #8]
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fa6e 	bl	8004d24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	699a      	ldr	r2, [r3, #24]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699a      	ldr	r2, [r3, #24]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6999      	ldr	r1, [r3, #24]
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	021a      	lsls	r2, r3, #8
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	619a      	str	r2, [r3, #24]
      break;
 800487c:	e043      	b.n	8004906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68b9      	ldr	r1, [r7, #8]
 8004884:	4618      	mov	r0, r3
 8004886:	f000 fac3 	bl	8004e10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0208 	orr.w	r2, r2, #8
 8004898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	69da      	ldr	r2, [r3, #28]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f022 0204 	bic.w	r2, r2, #4
 80048a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	69d9      	ldr	r1, [r3, #28]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	61da      	str	r2, [r3, #28]
      break;
 80048bc:	e023      	b.n	8004906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68b9      	ldr	r1, [r7, #8]
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 fb17 	bl	8004ef8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	69da      	ldr	r2, [r3, #28]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	69da      	ldr	r2, [r3, #28]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69d9      	ldr	r1, [r3, #28]
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	021a      	lsls	r2, r3, #8
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	61da      	str	r2, [r3, #28]
      break;
 80048fe:	e002      	b.n	8004906 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	75fb      	strb	r3, [r7, #23]
      break;
 8004904:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800490e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004910:	4618      	mov	r0, r3
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800492c:	2b01      	cmp	r3, #1
 800492e:	d101      	bne.n	8004934 <HAL_TIM_ConfigClockSource+0x1c>
 8004930:	2302      	movs	r3, #2
 8004932:	e0b4      	b.n	8004a9e <HAL_TIM_ConfigClockSource+0x186>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800495a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800496c:	d03e      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0xd4>
 800496e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004972:	f200 8087 	bhi.w	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800497a:	f000 8086 	beq.w	8004a8a <HAL_TIM_ConfigClockSource+0x172>
 800497e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004982:	d87f      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004984:	2b70      	cmp	r3, #112	@ 0x70
 8004986:	d01a      	beq.n	80049be <HAL_TIM_ConfigClockSource+0xa6>
 8004988:	2b70      	cmp	r3, #112	@ 0x70
 800498a:	d87b      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 800498c:	2b60      	cmp	r3, #96	@ 0x60
 800498e:	d050      	beq.n	8004a32 <HAL_TIM_ConfigClockSource+0x11a>
 8004990:	2b60      	cmp	r3, #96	@ 0x60
 8004992:	d877      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 8004994:	2b50      	cmp	r3, #80	@ 0x50
 8004996:	d03c      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0xfa>
 8004998:	2b50      	cmp	r3, #80	@ 0x50
 800499a:	d873      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 800499c:	2b40      	cmp	r3, #64	@ 0x40
 800499e:	d058      	beq.n	8004a52 <HAL_TIM_ConfigClockSource+0x13a>
 80049a0:	2b40      	cmp	r3, #64	@ 0x40
 80049a2:	d86f      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049a4:	2b30      	cmp	r3, #48	@ 0x30
 80049a6:	d064      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049a8:	2b30      	cmp	r3, #48	@ 0x30
 80049aa:	d86b      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049ac:	2b20      	cmp	r3, #32
 80049ae:	d060      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049b0:	2b20      	cmp	r3, #32
 80049b2:	d867      	bhi.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d05c      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049b8:	2b10      	cmp	r3, #16
 80049ba:	d05a      	beq.n	8004a72 <HAL_TIM_ConfigClockSource+0x15a>
 80049bc:	e062      	b.n	8004a84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049ce:	f000 fb63 	bl	8005098 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80049e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	609a      	str	r2, [r3, #8]
      break;
 80049ea:	e04f      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049fc:	f000 fb4c 	bl	8005098 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689a      	ldr	r2, [r3, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a0e:	609a      	str	r2, [r3, #8]
      break;
 8004a10:	e03c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1e:	461a      	mov	r2, r3
 8004a20:	f000 fac0 	bl	8004fa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2150      	movs	r1, #80	@ 0x50
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f000 fb19 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a30:	e02c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a3e:	461a      	mov	r2, r3
 8004a40:	f000 fadf 	bl	8005002 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2160      	movs	r1, #96	@ 0x60
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fb09 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a50:	e01c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a5e:	461a      	mov	r2, r3
 8004a60:	f000 faa0 	bl	8004fa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2140      	movs	r1, #64	@ 0x40
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 faf9 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a70:	e00c      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4610      	mov	r0, r2
 8004a7e:	f000 faf0 	bl	8005062 <TIM_ITRx_SetConfig>
      break;
 8004a82:	e003      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	73fb      	strb	r3, [r7, #15]
      break;
 8004a88:	e000      	b.n	8004a8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b083      	sub	sp, #12
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aae:	bf00      	nop
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
	...

08004af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a43      	ldr	r2, [pc, #268]	@ (8004c18 <TIM_Base_SetConfig+0x120>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d013      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b16:	d00f      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a40      	ldr	r2, [pc, #256]	@ (8004c1c <TIM_Base_SetConfig+0x124>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a3f      	ldr	r2, [pc, #252]	@ (8004c20 <TIM_Base_SetConfig+0x128>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d007      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a3e      	ldr	r2, [pc, #248]	@ (8004c24 <TIM_Base_SetConfig+0x12c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_Base_SetConfig+0x40>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a3d      	ldr	r2, [pc, #244]	@ (8004c28 <TIM_Base_SetConfig+0x130>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d108      	bne.n	8004b4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a32      	ldr	r2, [pc, #200]	@ (8004c18 <TIM_Base_SetConfig+0x120>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d02b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b58:	d027      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8004c1c <TIM_Base_SetConfig+0x124>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d023      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a2e      	ldr	r2, [pc, #184]	@ (8004c20 <TIM_Base_SetConfig+0x128>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d01f      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a2d      	ldr	r2, [pc, #180]	@ (8004c24 <TIM_Base_SetConfig+0x12c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d01b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a2c      	ldr	r2, [pc, #176]	@ (8004c28 <TIM_Base_SetConfig+0x130>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d017      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8004c2c <TIM_Base_SetConfig+0x134>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d013      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a2a      	ldr	r2, [pc, #168]	@ (8004c30 <TIM_Base_SetConfig+0x138>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00f      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a29      	ldr	r2, [pc, #164]	@ (8004c34 <TIM_Base_SetConfig+0x13c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00b      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a28      	ldr	r2, [pc, #160]	@ (8004c38 <TIM_Base_SetConfig+0x140>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d007      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a27      	ldr	r2, [pc, #156]	@ (8004c3c <TIM_Base_SetConfig+0x144>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d003      	beq.n	8004baa <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a26      	ldr	r2, [pc, #152]	@ (8004c40 <TIM_Base_SetConfig+0x148>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d108      	bne.n	8004bbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	689a      	ldr	r2, [r3, #8]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8004c18 <TIM_Base_SetConfig+0x120>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d003      	beq.n	8004bea <TIM_Base_SetConfig+0xf2>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a10      	ldr	r2, [pc, #64]	@ (8004c28 <TIM_Base_SetConfig+0x130>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d103      	bne.n	8004bf2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	691a      	ldr	r2, [r3, #16]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f043 0204 	orr.w	r2, r3, #4
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	601a      	str	r2, [r3, #0]
}
 8004c0a:	bf00      	nop
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40010000 	.word	0x40010000
 8004c1c:	40000400 	.word	0x40000400
 8004c20:	40000800 	.word	0x40000800
 8004c24:	40000c00 	.word	0x40000c00
 8004c28:	40010400 	.word	0x40010400
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800
 8004c38:	40001800 	.word	0x40001800
 8004c3c:	40001c00 	.word	0x40001c00
 8004c40:	40002000 	.word	0x40002000

08004c44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	f023 0201 	bic.w	r2, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f023 0303 	bic.w	r3, r3, #3
 8004c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f023 0302 	bic.w	r3, r3, #2
 8004c8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a20      	ldr	r2, [pc, #128]	@ (8004d1c <TIM_OC1_SetConfig+0xd8>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d003      	beq.n	8004ca8 <TIM_OC1_SetConfig+0x64>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8004d20 <TIM_OC1_SetConfig+0xdc>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d10c      	bne.n	8004cc2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f023 0308 	bic.w	r3, r3, #8
 8004cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 0304 	bic.w	r3, r3, #4
 8004cc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a15      	ldr	r2, [pc, #84]	@ (8004d1c <TIM_OC1_SetConfig+0xd8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d003      	beq.n	8004cd2 <TIM_OC1_SetConfig+0x8e>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a14      	ldr	r2, [pc, #80]	@ (8004d20 <TIM_OC1_SetConfig+0xdc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d111      	bne.n	8004cf6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	621a      	str	r2, [r3, #32]
}
 8004d10:	bf00      	nop
 8004d12:	371c      	adds	r7, #28
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr
 8004d1c:	40010000 	.word	0x40010000
 8004d20:	40010400 	.word	0x40010400

08004d24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
 8004d32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	f023 0210 	bic.w	r2, r3, #16
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 0320 	bic.w	r3, r3, #32
 8004d6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a22      	ldr	r2, [pc, #136]	@ (8004e08 <TIM_OC2_SetConfig+0xe4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d003      	beq.n	8004d8c <TIM_OC2_SetConfig+0x68>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a21      	ldr	r2, [pc, #132]	@ (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d10d      	bne.n	8004da8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	011b      	lsls	r3, r3, #4
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004da6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a17      	ldr	r2, [pc, #92]	@ (8004e08 <TIM_OC2_SetConfig+0xe4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_OC2_SetConfig+0x94>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a16      	ldr	r2, [pc, #88]	@ (8004e0c <TIM_OC2_SetConfig+0xe8>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d113      	bne.n	8004de0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004dbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40010000 	.word	0x40010000
 8004e0c:	40010400 	.word	0x40010400

08004e10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0303 	bic.w	r3, r3, #3
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a21      	ldr	r2, [pc, #132]	@ (8004ef0 <TIM_OC3_SetConfig+0xe0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d003      	beq.n	8004e76 <TIM_OC3_SetConfig+0x66>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a20      	ldr	r2, [pc, #128]	@ (8004ef4 <TIM_OC3_SetConfig+0xe4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d10d      	bne.n	8004e92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a16      	ldr	r2, [pc, #88]	@ (8004ef0 <TIM_OC3_SetConfig+0xe0>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d003      	beq.n	8004ea2 <TIM_OC3_SetConfig+0x92>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a15      	ldr	r2, [pc, #84]	@ (8004ef4 <TIM_OC3_SetConfig+0xe4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d113      	bne.n	8004eca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ea8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	011b      	lsls	r3, r3, #4
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685a      	ldr	r2, [r3, #4]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	621a      	str	r2, [r3, #32]
}
 8004ee4:	bf00      	nop
 8004ee6:	371c      	adds	r7, #28
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	40010000 	.word	0x40010000
 8004ef4:	40010400 	.word	0x40010400

08004ef8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	031b      	lsls	r3, r3, #12
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a12      	ldr	r2, [pc, #72]	@ (8004f9c <TIM_OC4_SetConfig+0xa4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d003      	beq.n	8004f60 <TIM_OC4_SetConfig+0x68>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a11      	ldr	r2, [pc, #68]	@ (8004fa0 <TIM_OC4_SetConfig+0xa8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d109      	bne.n	8004f74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	019b      	lsls	r3, r3, #6
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	621a      	str	r2, [r3, #32]
}
 8004f8e:	bf00      	nop
 8004f90:	371c      	adds	r7, #28
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40010000 	.word	0x40010000
 8004fa0:	40010400 	.word	0x40010400

08004fa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b087      	sub	sp, #28
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f023 0201 	bic.w	r2, r3, #1
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f023 030a 	bic.w	r3, r3, #10
 8004fe0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	621a      	str	r2, [r3, #32]
}
 8004ff6:	bf00      	nop
 8004ff8:	371c      	adds	r7, #28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005002:	b480      	push	{r7}
 8005004:	b087      	sub	sp, #28
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a1b      	ldr	r3, [r3, #32]
 8005018:	f023 0210 	bic.w	r2, r3, #16
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800502c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	031b      	lsls	r3, r3, #12
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800503e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	697a      	ldr	r2, [r7, #20]
 8005046:	4313      	orrs	r3, r2
 8005048:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	621a      	str	r2, [r3, #32]
}
 8005056:	bf00      	nop
 8005058:	371c      	adds	r7, #28
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005062:	b480      	push	{r7}
 8005064:	b085      	sub	sp, #20
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005078:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	f043 0307 	orr.w	r3, r3, #7
 8005084:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	609a      	str	r2, [r3, #8]
}
 800508c:	bf00      	nop
 800508e:	3714      	adds	r7, #20
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	021a      	lsls	r2, r3, #8
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	431a      	orrs	r2, r3
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4313      	orrs	r3, r2
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	609a      	str	r2, [r3, #8]
}
 80050cc:	bf00      	nop
 80050ce:	371c      	adds	r7, #28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	2201      	movs	r2, #1
 80050ec:	fa02 f303 	lsl.w	r3, r2, r3
 80050f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a1a      	ldr	r2, [r3, #32]
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	43db      	mvns	r3, r3
 80050fa:	401a      	ands	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a1a      	ldr	r2, [r3, #32]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f003 031f 	and.w	r3, r3, #31
 800510a:	6879      	ldr	r1, [r7, #4]
 800510c:	fa01 f303 	lsl.w	r3, r1, r3
 8005110:	431a      	orrs	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
	...

08005124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005134:	2b01      	cmp	r3, #1
 8005136:	d101      	bne.n	800513c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005138:	2302      	movs	r3, #2
 800513a:	e05a      	b.n	80051f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005162:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a21      	ldr	r2, [pc, #132]	@ (8005200 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d022      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005188:	d01d      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a1d      	ldr	r2, [pc, #116]	@ (8005204 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d018      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a1b      	ldr	r2, [pc, #108]	@ (8005208 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a1a      	ldr	r2, [pc, #104]	@ (800520c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00e      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a18      	ldr	r2, [pc, #96]	@ (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a17      	ldr	r2, [pc, #92]	@ (8005214 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d004      	beq.n	80051c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a15      	ldr	r2, [pc, #84]	@ (8005218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10c      	bne.n	80051e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	68ba      	ldr	r2, [r7, #8]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	40010000 	.word	0x40010000
 8005204:	40000400 	.word	0x40000400
 8005208:	40000800 	.word	0x40000800
 800520c:	40000c00 	.word	0x40000c00
 8005210:	40010400 	.word	0x40010400
 8005214:	40014000 	.word	0x40014000
 8005218:	40001800 	.word	0x40001800

0800521c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e042      	b.n	80052dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fc fb86 	bl	800197c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2224      	movs	r2, #36	@ 0x24
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 f973 	bl	8005574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691a      	ldr	r2, [r3, #16]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800529c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695a      	ldr	r2, [r3, #20]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3708      	adds	r7, #8
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08a      	sub	sp, #40	@ 0x28
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	603b      	str	r3, [r7, #0]
 80052f0:	4613      	mov	r3, r2
 80052f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b20      	cmp	r3, #32
 8005302:	d175      	bne.n	80053f0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_UART_Transmit+0x2c>
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e06e      	b.n	80053f2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2221      	movs	r2, #33	@ 0x21
 800531e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005322:	f7fc fecd 	bl	80020c0 <HAL_GetTick>
 8005326:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	88fa      	ldrh	r2, [r7, #6]
 800532c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	88fa      	ldrh	r2, [r7, #6]
 8005332:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800533c:	d108      	bne.n	8005350 <HAL_UART_Transmit+0x6c>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d104      	bne.n	8005350 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005346:	2300      	movs	r3, #0
 8005348:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	61bb      	str	r3, [r7, #24]
 800534e:	e003      	b.n	8005358 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005354:	2300      	movs	r3, #0
 8005356:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005358:	e02e      	b.n	80053b8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	2200      	movs	r2, #0
 8005362:	2180      	movs	r1, #128	@ 0x80
 8005364:	68f8      	ldr	r0, [r7, #12]
 8005366:	f000 f848 	bl	80053fa <UART_WaitOnFlagUntilTimeout>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e03a      	b.n	80053f2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10b      	bne.n	800539a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	461a      	mov	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005390:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	3302      	adds	r3, #2
 8005396:	61bb      	str	r3, [r7, #24]
 8005398:	e007      	b.n	80053aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	781a      	ldrb	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	3301      	adds	r3, #1
 80053a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1cb      	bne.n	800535a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	9300      	str	r3, [sp, #0]
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2200      	movs	r2, #0
 80053ca:	2140      	movs	r1, #64	@ 0x40
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 f814 	bl	80053fa <UART_WaitOnFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d005      	beq.n	80053e4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2220      	movs	r2, #32
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e006      	b.n	80053f2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	e000      	b.n	80053f2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053f0:	2302      	movs	r3, #2
  }
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3720      	adds	r7, #32
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b086      	sub	sp, #24
 80053fe:	af00      	add	r7, sp, #0
 8005400:	60f8      	str	r0, [r7, #12]
 8005402:	60b9      	str	r1, [r7, #8]
 8005404:	603b      	str	r3, [r7, #0]
 8005406:	4613      	mov	r3, r2
 8005408:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800540a:	e03b      	b.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005412:	d037      	beq.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005414:	f7fc fe54 	bl	80020c0 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	6a3a      	ldr	r2, [r7, #32]
 8005420:	429a      	cmp	r2, r3
 8005422:	d302      	bcc.n	800542a <UART_WaitOnFlagUntilTimeout+0x30>
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e03a      	b.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f003 0304 	and.w	r3, r3, #4
 8005438:	2b00      	cmp	r3, #0
 800543a:	d023      	beq.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2b80      	cmp	r3, #128	@ 0x80
 8005440:	d020      	beq.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b40      	cmp	r3, #64	@ 0x40
 8005446:	d01d      	beq.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b08      	cmp	r3, #8
 8005454:	d116      	bne.n	8005484 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005456:	2300      	movs	r3, #0
 8005458:	617b      	str	r3, [r7, #20]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 f81d 	bl	80054ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2208      	movs	r2, #8
 8005476:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e00f      	b.n	80054a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	4013      	ands	r3, r2
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	429a      	cmp	r2, r3
 8005492:	bf0c      	ite	eq
 8005494:	2301      	moveq	r3, #1
 8005496:	2300      	movne	r3, #0
 8005498:	b2db      	uxtb	r3, r3
 800549a:	461a      	mov	r2, r3
 800549c:	79fb      	ldrb	r3, [r7, #7]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d0b4      	beq.n	800540c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3718      	adds	r7, #24
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b095      	sub	sp, #84	@ 0x54
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	330c      	adds	r3, #12
 80054ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	330c      	adds	r3, #12
 80054d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80054d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054dc:	e841 2300 	strex	r3, r2, [r1]
 80054e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1e5      	bne.n	80054b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3314      	adds	r3, #20
 80054ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	e853 3f00 	ldrex	r3, [r3]
 80054f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	f023 0301 	bic.w	r3, r3, #1
 80054fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3314      	adds	r3, #20
 8005506:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005508:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800550a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800550e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005510:	e841 2300 	strex	r3, r2, [r1]
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e5      	bne.n	80054e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005520:	2b01      	cmp	r3, #1
 8005522:	d119      	bne.n	8005558 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	330c      	adds	r3, #12
 800552a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	e853 3f00 	ldrex	r3, [r3]
 8005532:	60bb      	str	r3, [r7, #8]
   return(result);
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f023 0310 	bic.w	r3, r3, #16
 800553a:	647b      	str	r3, [r7, #68]	@ 0x44
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	330c      	adds	r3, #12
 8005542:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005544:	61ba      	str	r2, [r7, #24]
 8005546:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005548:	6979      	ldr	r1, [r7, #20]
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	e841 2300 	strex	r3, r2, [r1]
 8005550:	613b      	str	r3, [r7, #16]
   return(result);
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1e5      	bne.n	8005524 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2220      	movs	r2, #32
 800555c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005566:	bf00      	nop
 8005568:	3754      	adds	r7, #84	@ 0x54
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
	...

08005574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005578:	b0c0      	sub	sp, #256	@ 0x100
 800557a:	af00      	add	r7, sp, #0
 800557c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	691b      	ldr	r3, [r3, #16]
 8005588:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005590:	68d9      	ldr	r1, [r3, #12]
 8005592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	ea40 0301 	orr.w	r3, r0, r1
 800559c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	431a      	orrs	r2, r3
 80055ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	431a      	orrs	r2, r3
 80055b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80055c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80055cc:	f021 010c 	bic.w	r1, r1, #12
 80055d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80055da:	430b      	orrs	r3, r1
 80055dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80055ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ee:	6999      	ldr	r1, [r3, #24]
 80055f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	ea40 0301 	orr.w	r3, r0, r1
 80055fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	4b8f      	ldr	r3, [pc, #572]	@ (8005840 <UART_SetConfig+0x2cc>)
 8005604:	429a      	cmp	r2, r3
 8005606:	d005      	beq.n	8005614 <UART_SetConfig+0xa0>
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	4b8d      	ldr	r3, [pc, #564]	@ (8005844 <UART_SetConfig+0x2d0>)
 8005610:	429a      	cmp	r2, r3
 8005612:	d104      	bne.n	800561e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005614:	f7fe f8d8 	bl	80037c8 <HAL_RCC_GetPCLK2Freq>
 8005618:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800561c:	e003      	b.n	8005626 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800561e:	f7fe f8bf 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8005622:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800562a:	69db      	ldr	r3, [r3, #28]
 800562c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005630:	f040 810c 	bne.w	800584c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005634:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005638:	2200      	movs	r2, #0
 800563a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800563e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005642:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005646:	4622      	mov	r2, r4
 8005648:	462b      	mov	r3, r5
 800564a:	1891      	adds	r1, r2, r2
 800564c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800564e:	415b      	adcs	r3, r3
 8005650:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005652:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005656:	4621      	mov	r1, r4
 8005658:	eb12 0801 	adds.w	r8, r2, r1
 800565c:	4629      	mov	r1, r5
 800565e:	eb43 0901 	adc.w	r9, r3, r1
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800566e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005672:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005676:	4690      	mov	r8, r2
 8005678:	4699      	mov	r9, r3
 800567a:	4623      	mov	r3, r4
 800567c:	eb18 0303 	adds.w	r3, r8, r3
 8005680:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005684:	462b      	mov	r3, r5
 8005686:	eb49 0303 	adc.w	r3, r9, r3
 800568a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800569a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800569e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056a2:	460b      	mov	r3, r1
 80056a4:	18db      	adds	r3, r3, r3
 80056a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80056a8:	4613      	mov	r3, r2
 80056aa:	eb42 0303 	adc.w	r3, r2, r3
 80056ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80056b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80056b8:	f7fa fe12 	bl	80002e0 <__aeabi_uldivmod>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4b61      	ldr	r3, [pc, #388]	@ (8005848 <UART_SetConfig+0x2d4>)
 80056c2:	fba3 2302 	umull	r2, r3, r3, r2
 80056c6:	095b      	lsrs	r3, r3, #5
 80056c8:	011c      	lsls	r4, r3, #4
 80056ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ce:	2200      	movs	r2, #0
 80056d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80056d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80056dc:	4642      	mov	r2, r8
 80056de:	464b      	mov	r3, r9
 80056e0:	1891      	adds	r1, r2, r2
 80056e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80056e4:	415b      	adcs	r3, r3
 80056e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80056ec:	4641      	mov	r1, r8
 80056ee:	eb12 0a01 	adds.w	sl, r2, r1
 80056f2:	4649      	mov	r1, r9
 80056f4:	eb43 0b01 	adc.w	fp, r3, r1
 80056f8:	f04f 0200 	mov.w	r2, #0
 80056fc:	f04f 0300 	mov.w	r3, #0
 8005700:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005704:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005708:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800570c:	4692      	mov	sl, r2
 800570e:	469b      	mov	fp, r3
 8005710:	4643      	mov	r3, r8
 8005712:	eb1a 0303 	adds.w	r3, sl, r3
 8005716:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800571a:	464b      	mov	r3, r9
 800571c:	eb4b 0303 	adc.w	r3, fp, r3
 8005720:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005730:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005734:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005738:	460b      	mov	r3, r1
 800573a:	18db      	adds	r3, r3, r3
 800573c:	643b      	str	r3, [r7, #64]	@ 0x40
 800573e:	4613      	mov	r3, r2
 8005740:	eb42 0303 	adc.w	r3, r2, r3
 8005744:	647b      	str	r3, [r7, #68]	@ 0x44
 8005746:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800574a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800574e:	f7fa fdc7 	bl	80002e0 <__aeabi_uldivmod>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4611      	mov	r1, r2
 8005758:	4b3b      	ldr	r3, [pc, #236]	@ (8005848 <UART_SetConfig+0x2d4>)
 800575a:	fba3 2301 	umull	r2, r3, r3, r1
 800575e:	095b      	lsrs	r3, r3, #5
 8005760:	2264      	movs	r2, #100	@ 0x64
 8005762:	fb02 f303 	mul.w	r3, r2, r3
 8005766:	1acb      	subs	r3, r1, r3
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800576e:	4b36      	ldr	r3, [pc, #216]	@ (8005848 <UART_SetConfig+0x2d4>)
 8005770:	fba3 2302 	umull	r2, r3, r3, r2
 8005774:	095b      	lsrs	r3, r3, #5
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800577c:	441c      	add	r4, r3
 800577e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005782:	2200      	movs	r2, #0
 8005784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005788:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800578c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005790:	4642      	mov	r2, r8
 8005792:	464b      	mov	r3, r9
 8005794:	1891      	adds	r1, r2, r2
 8005796:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005798:	415b      	adcs	r3, r3
 800579a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800579c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80057a0:	4641      	mov	r1, r8
 80057a2:	1851      	adds	r1, r2, r1
 80057a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80057a6:	4649      	mov	r1, r9
 80057a8:	414b      	adcs	r3, r1
 80057aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80057b8:	4659      	mov	r1, fp
 80057ba:	00cb      	lsls	r3, r1, #3
 80057bc:	4651      	mov	r1, sl
 80057be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057c2:	4651      	mov	r1, sl
 80057c4:	00ca      	lsls	r2, r1, #3
 80057c6:	4610      	mov	r0, r2
 80057c8:	4619      	mov	r1, r3
 80057ca:	4603      	mov	r3, r0
 80057cc:	4642      	mov	r2, r8
 80057ce:	189b      	adds	r3, r3, r2
 80057d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057d4:	464b      	mov	r3, r9
 80057d6:	460a      	mov	r2, r1
 80057d8:	eb42 0303 	adc.w	r3, r2, r3
 80057dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80057ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80057f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057f4:	460b      	mov	r3, r1
 80057f6:	18db      	adds	r3, r3, r3
 80057f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057fa:	4613      	mov	r3, r2
 80057fc:	eb42 0303 	adc.w	r3, r2, r3
 8005800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005802:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005806:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800580a:	f7fa fd69 	bl	80002e0 <__aeabi_uldivmod>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4b0d      	ldr	r3, [pc, #52]	@ (8005848 <UART_SetConfig+0x2d4>)
 8005814:	fba3 1302 	umull	r1, r3, r3, r2
 8005818:	095b      	lsrs	r3, r3, #5
 800581a:	2164      	movs	r1, #100	@ 0x64
 800581c:	fb01 f303 	mul.w	r3, r1, r3
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	00db      	lsls	r3, r3, #3
 8005824:	3332      	adds	r3, #50	@ 0x32
 8005826:	4a08      	ldr	r2, [pc, #32]	@ (8005848 <UART_SetConfig+0x2d4>)
 8005828:	fba2 2303 	umull	r2, r3, r2, r3
 800582c:	095b      	lsrs	r3, r3, #5
 800582e:	f003 0207 	and.w	r2, r3, #7
 8005832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4422      	add	r2, r4
 800583a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800583c:	e106      	b.n	8005a4c <UART_SetConfig+0x4d8>
 800583e:	bf00      	nop
 8005840:	40011000 	.word	0x40011000
 8005844:	40011400 	.word	0x40011400
 8005848:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800584c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005850:	2200      	movs	r2, #0
 8005852:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005856:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800585a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800585e:	4642      	mov	r2, r8
 8005860:	464b      	mov	r3, r9
 8005862:	1891      	adds	r1, r2, r2
 8005864:	6239      	str	r1, [r7, #32]
 8005866:	415b      	adcs	r3, r3
 8005868:	627b      	str	r3, [r7, #36]	@ 0x24
 800586a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800586e:	4641      	mov	r1, r8
 8005870:	1854      	adds	r4, r2, r1
 8005872:	4649      	mov	r1, r9
 8005874:	eb43 0501 	adc.w	r5, r3, r1
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	f04f 0300 	mov.w	r3, #0
 8005880:	00eb      	lsls	r3, r5, #3
 8005882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005886:	00e2      	lsls	r2, r4, #3
 8005888:	4614      	mov	r4, r2
 800588a:	461d      	mov	r5, r3
 800588c:	4643      	mov	r3, r8
 800588e:	18e3      	adds	r3, r4, r3
 8005890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005894:	464b      	mov	r3, r9
 8005896:	eb45 0303 	adc.w	r3, r5, r3
 800589a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800589e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80058ae:	f04f 0200 	mov.w	r2, #0
 80058b2:	f04f 0300 	mov.w	r3, #0
 80058b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80058ba:	4629      	mov	r1, r5
 80058bc:	008b      	lsls	r3, r1, #2
 80058be:	4621      	mov	r1, r4
 80058c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058c4:	4621      	mov	r1, r4
 80058c6:	008a      	lsls	r2, r1, #2
 80058c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80058cc:	f7fa fd08 	bl	80002e0 <__aeabi_uldivmod>
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	4b60      	ldr	r3, [pc, #384]	@ (8005a58 <UART_SetConfig+0x4e4>)
 80058d6:	fba3 2302 	umull	r2, r3, r3, r2
 80058da:	095b      	lsrs	r3, r3, #5
 80058dc:	011c      	lsls	r4, r3, #4
 80058de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e2:	2200      	movs	r2, #0
 80058e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80058ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80058f0:	4642      	mov	r2, r8
 80058f2:	464b      	mov	r3, r9
 80058f4:	1891      	adds	r1, r2, r2
 80058f6:	61b9      	str	r1, [r7, #24]
 80058f8:	415b      	adcs	r3, r3
 80058fa:	61fb      	str	r3, [r7, #28]
 80058fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005900:	4641      	mov	r1, r8
 8005902:	1851      	adds	r1, r2, r1
 8005904:	6139      	str	r1, [r7, #16]
 8005906:	4649      	mov	r1, r9
 8005908:	414b      	adcs	r3, r1
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005918:	4659      	mov	r1, fp
 800591a:	00cb      	lsls	r3, r1, #3
 800591c:	4651      	mov	r1, sl
 800591e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005922:	4651      	mov	r1, sl
 8005924:	00ca      	lsls	r2, r1, #3
 8005926:	4610      	mov	r0, r2
 8005928:	4619      	mov	r1, r3
 800592a:	4603      	mov	r3, r0
 800592c:	4642      	mov	r2, r8
 800592e:	189b      	adds	r3, r3, r2
 8005930:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005934:	464b      	mov	r3, r9
 8005936:	460a      	mov	r2, r1
 8005938:	eb42 0303 	adc.w	r3, r2, r3
 800593c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	67bb      	str	r3, [r7, #120]	@ 0x78
 800594a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	f04f 0300 	mov.w	r3, #0
 8005954:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005958:	4649      	mov	r1, r9
 800595a:	008b      	lsls	r3, r1, #2
 800595c:	4641      	mov	r1, r8
 800595e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005962:	4641      	mov	r1, r8
 8005964:	008a      	lsls	r2, r1, #2
 8005966:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800596a:	f7fa fcb9 	bl	80002e0 <__aeabi_uldivmod>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	4611      	mov	r1, r2
 8005974:	4b38      	ldr	r3, [pc, #224]	@ (8005a58 <UART_SetConfig+0x4e4>)
 8005976:	fba3 2301 	umull	r2, r3, r3, r1
 800597a:	095b      	lsrs	r3, r3, #5
 800597c:	2264      	movs	r2, #100	@ 0x64
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	1acb      	subs	r3, r1, r3
 8005984:	011b      	lsls	r3, r3, #4
 8005986:	3332      	adds	r3, #50	@ 0x32
 8005988:	4a33      	ldr	r2, [pc, #204]	@ (8005a58 <UART_SetConfig+0x4e4>)
 800598a:	fba2 2303 	umull	r2, r3, r2, r3
 800598e:	095b      	lsrs	r3, r3, #5
 8005990:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005994:	441c      	add	r4, r3
 8005996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800599a:	2200      	movs	r2, #0
 800599c:	673b      	str	r3, [r7, #112]	@ 0x70
 800599e:	677a      	str	r2, [r7, #116]	@ 0x74
 80059a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80059a4:	4642      	mov	r2, r8
 80059a6:	464b      	mov	r3, r9
 80059a8:	1891      	adds	r1, r2, r2
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	415b      	adcs	r3, r3
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059b4:	4641      	mov	r1, r8
 80059b6:	1851      	adds	r1, r2, r1
 80059b8:	6039      	str	r1, [r7, #0]
 80059ba:	4649      	mov	r1, r9
 80059bc:	414b      	adcs	r3, r1
 80059be:	607b      	str	r3, [r7, #4]
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80059cc:	4659      	mov	r1, fp
 80059ce:	00cb      	lsls	r3, r1, #3
 80059d0:	4651      	mov	r1, sl
 80059d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059d6:	4651      	mov	r1, sl
 80059d8:	00ca      	lsls	r2, r1, #3
 80059da:	4610      	mov	r0, r2
 80059dc:	4619      	mov	r1, r3
 80059de:	4603      	mov	r3, r0
 80059e0:	4642      	mov	r2, r8
 80059e2:	189b      	adds	r3, r3, r2
 80059e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059e6:	464b      	mov	r3, r9
 80059e8:	460a      	mov	r2, r1
 80059ea:	eb42 0303 	adc.w	r3, r2, r3
 80059ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80059fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80059fc:	f04f 0200 	mov.w	r2, #0
 8005a00:	f04f 0300 	mov.w	r3, #0
 8005a04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a08:	4649      	mov	r1, r9
 8005a0a:	008b      	lsls	r3, r1, #2
 8005a0c:	4641      	mov	r1, r8
 8005a0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a12:	4641      	mov	r1, r8
 8005a14:	008a      	lsls	r2, r1, #2
 8005a16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a1a:	f7fa fc61 	bl	80002e0 <__aeabi_uldivmod>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	460b      	mov	r3, r1
 8005a22:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <UART_SetConfig+0x4e4>)
 8005a24:	fba3 1302 	umull	r1, r3, r3, r2
 8005a28:	095b      	lsrs	r3, r3, #5
 8005a2a:	2164      	movs	r1, #100	@ 0x64
 8005a2c:	fb01 f303 	mul.w	r3, r1, r3
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	011b      	lsls	r3, r3, #4
 8005a34:	3332      	adds	r3, #50	@ 0x32
 8005a36:	4a08      	ldr	r2, [pc, #32]	@ (8005a58 <UART_SetConfig+0x4e4>)
 8005a38:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3c:	095b      	lsrs	r3, r3, #5
 8005a3e:	f003 020f 	and.w	r2, r3, #15
 8005a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4422      	add	r2, r4
 8005a4a:	609a      	str	r2, [r3, #8]
}
 8005a4c:	bf00      	nop
 8005a4e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a52:	46bd      	mov	sp, r7
 8005a54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a58:	51eb851f 	.word	0x51eb851f

08005a5c <__NVIC_SetPriority>:
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	4603      	mov	r3, r0
 8005a64:	6039      	str	r1, [r7, #0]
 8005a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	db0a      	blt.n	8005a86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	490c      	ldr	r1, [pc, #48]	@ (8005aa8 <__NVIC_SetPriority+0x4c>)
 8005a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7a:	0112      	lsls	r2, r2, #4
 8005a7c:	b2d2      	uxtb	r2, r2
 8005a7e:	440b      	add	r3, r1
 8005a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005a84:	e00a      	b.n	8005a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	4908      	ldr	r1, [pc, #32]	@ (8005aac <__NVIC_SetPriority+0x50>)
 8005a8c:	79fb      	ldrb	r3, [r7, #7]
 8005a8e:	f003 030f 	and.w	r3, r3, #15
 8005a92:	3b04      	subs	r3, #4
 8005a94:	0112      	lsls	r2, r2, #4
 8005a96:	b2d2      	uxtb	r2, r2
 8005a98:	440b      	add	r3, r1
 8005a9a:	761a      	strb	r2, [r3, #24]
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	e000e100 	.word	0xe000e100
 8005aac:	e000ed00 	.word	0xe000ed00

08005ab0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005ab4:	4b05      	ldr	r3, [pc, #20]	@ (8005acc <SysTick_Handler+0x1c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005ab8:	f002 f8f2 	bl	8007ca0 <xTaskGetSchedulerState>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d001      	beq.n	8005ac6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ac2:	f003 f909 	bl	8008cd8 <xPortSysTickHandler>
  }
}
 8005ac6:	bf00      	nop
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	e000e010 	.word	0xe000e010

08005ad0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	f06f 0004 	mvn.w	r0, #4
 8005ada:	f7ff ffbf 	bl	8005a5c <__NVIC_SetPriority>
#endif
}
 8005ade:	bf00      	nop
 8005ae0:	bd80      	pop	{r7, pc}
	...

08005ae4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005aea:	f3ef 8305 	mrs	r3, IPSR
 8005aee:	603b      	str	r3, [r7, #0]
  return(result);
 8005af0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005af6:	f06f 0305 	mvn.w	r3, #5
 8005afa:	607b      	str	r3, [r7, #4]
 8005afc:	e00c      	b.n	8005b18 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005afe:	4b0a      	ldr	r3, [pc, #40]	@ (8005b28 <osKernelInitialize+0x44>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d105      	bne.n	8005b12 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005b06:	4b08      	ldr	r3, [pc, #32]	@ (8005b28 <osKernelInitialize+0x44>)
 8005b08:	2201      	movs	r2, #1
 8005b0a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	607b      	str	r3, [r7, #4]
 8005b10:	e002      	b.n	8005b18 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005b12:	f04f 33ff 	mov.w	r3, #4294967295
 8005b16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005b18:	687b      	ldr	r3, [r7, #4]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000228 	.word	0x20000228

08005b2c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b32:	f3ef 8305 	mrs	r3, IPSR
 8005b36:	603b      	str	r3, [r7, #0]
  return(result);
 8005b38:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005b3e:	f06f 0305 	mvn.w	r3, #5
 8005b42:	607b      	str	r3, [r7, #4]
 8005b44:	e010      	b.n	8005b68 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005b46:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <osKernelStart+0x48>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d109      	bne.n	8005b62 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005b4e:	f7ff ffbf 	bl	8005ad0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005b52:	4b08      	ldr	r3, [pc, #32]	@ (8005b74 <osKernelStart+0x48>)
 8005b54:	2202      	movs	r2, #2
 8005b56:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005b58:	f001 fc2e 	bl	80073b8 <vTaskStartScheduler>
      stat = osOK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	607b      	str	r3, [r7, #4]
 8005b60:	e002      	b.n	8005b68 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005b62:	f04f 33ff 	mov.w	r3, #4294967295
 8005b66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005b68:	687b      	ldr	r3, [r7, #4]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	20000228 	.word	0x20000228

08005b78 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08e      	sub	sp, #56	@ 0x38
 8005b7c:	af04      	add	r7, sp, #16
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b88:	f3ef 8305 	mrs	r3, IPSR
 8005b8c:	617b      	str	r3, [r7, #20]
  return(result);
 8005b8e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d17e      	bne.n	8005c92 <osThreadNew+0x11a>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d07b      	beq.n	8005c92 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005b9a:	2380      	movs	r3, #128	@ 0x80
 8005b9c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005b9e:	2318      	movs	r3, #24
 8005ba0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8005baa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d045      	beq.n	8005c3e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d002      	beq.n	8005bc0 <osThreadNew+0x48>
        name = attr->name;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d008      	beq.n	8005be6 <osThreadNew+0x6e>
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	2b38      	cmp	r3, #56	@ 0x38
 8005bd8:	d805      	bhi.n	8005be6 <osThreadNew+0x6e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <osThreadNew+0x72>
        return (NULL);
 8005be6:	2300      	movs	r3, #0
 8005be8:	e054      	b.n	8005c94 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	089b      	lsrs	r3, r3, #2
 8005bf8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00e      	beq.n	8005c20 <osThreadNew+0xa8>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	2ba7      	cmp	r3, #167	@ 0xa7
 8005c08:	d90a      	bls.n	8005c20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d006      	beq.n	8005c20 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d002      	beq.n	8005c20 <osThreadNew+0xa8>
        mem = 1;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	e010      	b.n	8005c42 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10c      	bne.n	8005c42 <osThreadNew+0xca>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d108      	bne.n	8005c42 <osThreadNew+0xca>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d104      	bne.n	8005c42 <osThreadNew+0xca>
          mem = 0;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	61bb      	str	r3, [r7, #24]
 8005c3c:	e001      	b.n	8005c42 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d110      	bne.n	8005c6a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c50:	9202      	str	r2, [sp, #8]
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	6a3a      	ldr	r2, [r7, #32]
 8005c5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f001 f9b6 	bl	8006fd0 <xTaskCreateStatic>
 8005c64:	4603      	mov	r3, r0
 8005c66:	613b      	str	r3, [r7, #16]
 8005c68:	e013      	b.n	8005c92 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d110      	bne.n	8005c92 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005c70:	6a3b      	ldr	r3, [r7, #32]
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	f107 0310 	add.w	r3, r7, #16
 8005c78:	9301      	str	r3, [sp, #4]
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f001 fa04 	bl	8007090 <xTaskCreate>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d001      	beq.n	8005c92 <osThreadNew+0x11a>
            hTask = NULL;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005c92:	693b      	ldr	r3, [r7, #16]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3728      	adds	r7, #40	@ 0x28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ca4:	f3ef 8305 	mrs	r3, IPSR
 8005ca8:	60bb      	str	r3, [r7, #8]
  return(result);
 8005caa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <osDelay+0x1c>
    stat = osErrorISR;
 8005cb0:	f06f 0305 	mvn.w	r3, #5
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	e007      	b.n	8005cc8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d002      	beq.n	8005cc8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f001 fb42 	bl	800734c <vTaskDelay>
    }
  }

  return (stat);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b088      	sub	sp, #32
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cde:	f3ef 8305 	mrs	r3, IPSR
 8005ce2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ce4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d174      	bne.n	8005dd4 <osMutexNew+0x102>
    if (attr != NULL) {
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	61bb      	str	r3, [r7, #24]
 8005cf6:	e001      	b.n	8005cfc <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <osMutexNew+0x3a>
      rmtx = 1U;
 8005d06:	2301      	movs	r3, #1
 8005d08:	617b      	str	r3, [r7, #20]
 8005d0a:	e001      	b.n	8005d10 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	f003 0308 	and.w	r3, r3, #8
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d15c      	bne.n	8005dd4 <osMutexNew+0x102>
      mem = -1;
 8005d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d1e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d015      	beq.n	8005d52 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d006      	beq.n	8005d3c <osMutexNew+0x6a>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	2b4f      	cmp	r3, #79	@ 0x4f
 8005d34:	d902      	bls.n	8005d3c <osMutexNew+0x6a>
          mem = 1;
 8005d36:	2301      	movs	r3, #1
 8005d38:	613b      	str	r3, [r7, #16]
 8005d3a:	e00c      	b.n	8005d56 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d108      	bne.n	8005d56 <osMutexNew+0x84>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d104      	bne.n	8005d56 <osMutexNew+0x84>
            mem = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	613b      	str	r3, [r7, #16]
 8005d50:	e001      	b.n	8005d56 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005d52:	2300      	movs	r3, #0
 8005d54:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d112      	bne.n	8005d82 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d007      	beq.n	8005d72 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	4619      	mov	r1, r3
 8005d68:	2004      	movs	r0, #4
 8005d6a:	f000 fb92 	bl	8006492 <xQueueCreateMutexStatic>
 8005d6e:	61f8      	str	r0, [r7, #28]
 8005d70:	e016      	b.n	8005da0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	4619      	mov	r1, r3
 8005d78:	2001      	movs	r0, #1
 8005d7a:	f000 fb8a 	bl	8006492 <xQueueCreateMutexStatic>
 8005d7e:	61f8      	str	r0, [r7, #28]
 8005d80:	e00e      	b.n	8005da0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10b      	bne.n	8005da0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d004      	beq.n	8005d98 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005d8e:	2004      	movs	r0, #4
 8005d90:	f000 fb67 	bl	8006462 <xQueueCreateMutex>
 8005d94:	61f8      	str	r0, [r7, #28]
 8005d96:	e003      	b.n	8005da0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005d98:	2001      	movs	r0, #1
 8005d9a:	f000 fb62 	bl	8006462 <xQueueCreateMutex>
 8005d9e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00c      	beq.n	8005dc0 <osMutexNew+0xee>
        if (attr != NULL) {
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <osMutexNew+0xe2>
          name = attr->name;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	e001      	b.n	8005db8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005db8:	68f9      	ldr	r1, [r7, #12]
 8005dba:	69f8      	ldr	r0, [r7, #28]
 8005dbc:	f001 f8aa 	bl	8006f14 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d006      	beq.n	8005dd4 <osMutexNew+0x102>
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	f043 0301 	orr.w	r3, r3, #1
 8005dd2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005dd4:	69fb      	ldr	r3, [r7, #28]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3720      	adds	r7, #32
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}

08005dde <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005dde:	b580      	push	{r7, lr}
 8005de0:	b086      	sub	sp, #24
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f023 0301 	bic.w	r3, r3, #1
 8005dee:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dfc:	f3ef 8305 	mrs	r3, IPSR
 8005e00:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e02:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d003      	beq.n	8005e10 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005e08:	f06f 0305 	mvn.w	r3, #5
 8005e0c:	617b      	str	r3, [r7, #20]
 8005e0e:	e02c      	b.n	8005e6a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d103      	bne.n	8005e1e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005e16:	f06f 0303 	mvn.w	r3, #3
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	e025      	b.n	8005e6a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d011      	beq.n	8005e48 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005e24:	6839      	ldr	r1, [r7, #0]
 8005e26:	6938      	ldr	r0, [r7, #16]
 8005e28:	f000 fb83 	bl	8006532 <xQueueTakeMutexRecursive>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d01b      	beq.n	8005e6a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005e38:	f06f 0301 	mvn.w	r3, #1
 8005e3c:	617b      	str	r3, [r7, #20]
 8005e3e:	e014      	b.n	8005e6a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005e40:	f06f 0302 	mvn.w	r3, #2
 8005e44:	617b      	str	r3, [r7, #20]
 8005e46:	e010      	b.n	8005e6a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005e48:	6839      	ldr	r1, [r7, #0]
 8005e4a:	6938      	ldr	r0, [r7, #16]
 8005e4c:	f000 fe2a 	bl	8006aa4 <xQueueSemaphoreTake>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d009      	beq.n	8005e6a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d003      	beq.n	8005e64 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005e5c:	f06f 0301 	mvn.w	r3, #1
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	e002      	b.n	8005e6a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005e64:	f06f 0302 	mvn.w	r3, #2
 8005e68:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005e6a:	697b      	ldr	r3, [r7, #20]
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3718      	adds	r7, #24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f023 0301 	bic.w	r3, r3, #1
 8005e82:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e90:	f3ef 8305 	mrs	r3, IPSR
 8005e94:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e96:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <osMutexRelease+0x30>
    stat = osErrorISR;
 8005e9c:	f06f 0305 	mvn.w	r3, #5
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	e01f      	b.n	8005ee4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005eaa:	f06f 0303 	mvn.w	r3, #3
 8005eae:	617b      	str	r3, [r7, #20]
 8005eb0:	e018      	b.n	8005ee4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d009      	beq.n	8005ecc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005eb8:	6938      	ldr	r0, [r7, #16]
 8005eba:	f000 fb05 	bl	80064c8 <xQueueGiveMutexRecursive>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d00f      	beq.n	8005ee4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005ec4:	f06f 0302 	mvn.w	r3, #2
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	e00b      	b.n	8005ee4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005ecc:	2300      	movs	r3, #0
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	6938      	ldr	r0, [r7, #16]
 8005ed4:	f000 fb64 	bl	80065a0 <xQueueGenericSend>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d002      	beq.n	8005ee4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005ede:	f06f 0302 	mvn.w	r3, #2
 8005ee2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005ee4:	697b      	ldr	r3, [r7, #20]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3718      	adds	r7, #24
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b08a      	sub	sp, #40	@ 0x28
 8005ef2:	af02      	add	r7, sp, #8
 8005ef4:	60f8      	str	r0, [r7, #12]
 8005ef6:	60b9      	str	r1, [r7, #8]
 8005ef8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005efe:	f3ef 8305 	mrs	r3, IPSR
 8005f02:	613b      	str	r3, [r7, #16]
  return(result);
 8005f04:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d15f      	bne.n	8005fca <osMessageQueueNew+0xdc>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d05c      	beq.n	8005fca <osMessageQueueNew+0xdc>
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d059      	beq.n	8005fca <osMessageQueueNew+0xdc>
    mem = -1;
 8005f16:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d029      	beq.n	8005f76 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d012      	beq.n	8005f50 <osMessageQueueNew+0x62>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	2b4f      	cmp	r3, #79	@ 0x4f
 8005f30:	d90e      	bls.n	8005f50 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00a      	beq.n	8005f50 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	fb01 f303 	mul.w	r3, r1, r3
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d302      	bcc.n	8005f50 <osMessageQueueNew+0x62>
        mem = 1;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	61bb      	str	r3, [r7, #24]
 8005f4e:	e014      	b.n	8005f7a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d110      	bne.n	8005f7a <osMessageQueueNew+0x8c>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10c      	bne.n	8005f7a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d108      	bne.n	8005f7a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	695b      	ldr	r3, [r3, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d104      	bne.n	8005f7a <osMessageQueueNew+0x8c>
          mem = 0;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61bb      	str	r3, [r7, #24]
 8005f74:	e001      	b.n	8005f7a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005f76:	2300      	movs	r3, #0
 8005f78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d10b      	bne.n	8005f98 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691a      	ldr	r2, [r3, #16]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	2100      	movs	r1, #0
 8005f8a:	9100      	str	r1, [sp, #0]
 8005f8c:	68b9      	ldr	r1, [r7, #8]
 8005f8e:	68f8      	ldr	r0, [r7, #12]
 8005f90:	f000 f972 	bl	8006278 <xQueueGenericCreateStatic>
 8005f94:	61f8      	str	r0, [r7, #28]
 8005f96:	e008      	b.n	8005faa <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d105      	bne.n	8005faa <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	68b9      	ldr	r1, [r7, #8]
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f9e5 	bl	8006372 <xQueueGenericCreate>
 8005fa8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00c      	beq.n	8005fca <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <osMessageQueueNew+0xd0>
        name = attr->name;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	e001      	b.n	8005fc2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005fc2:	6979      	ldr	r1, [r7, #20]
 8005fc4:	69f8      	ldr	r0, [r7, #28]
 8005fc6:	f000 ffa5 	bl	8006f14 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005fca:	69fb      	ldr	r3, [r7, #28]
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3720      	adds	r7, #32
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	4a07      	ldr	r2, [pc, #28]	@ (8006000 <vApplicationGetIdleTaskMemory+0x2c>)
 8005fe4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	4a06      	ldr	r2, [pc, #24]	@ (8006004 <vApplicationGetIdleTaskMemory+0x30>)
 8005fea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2280      	movs	r2, #128	@ 0x80
 8005ff0:	601a      	str	r2, [r3, #0]
}
 8005ff2:	bf00      	nop
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	2000022c 	.word	0x2000022c
 8006004:	200002d4 	.word	0x200002d4

08006008 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4a07      	ldr	r2, [pc, #28]	@ (8006034 <vApplicationGetTimerTaskMemory+0x2c>)
 8006018:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	4a06      	ldr	r2, [pc, #24]	@ (8006038 <vApplicationGetTimerTaskMemory+0x30>)
 800601e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006026:	601a      	str	r2, [r3, #0]
}
 8006028:	bf00      	nop
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	200004d4 	.word	0x200004d4
 8006038:	2000057c 	.word	0x2000057c

0800603c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f103 0208 	add.w	r2, r3, #8
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f04f 32ff 	mov.w	r2, #4294967295
 8006054:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f103 0208 	add.w	r2, r3, #8
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f103 0208 	add.w	r2, r3, #8
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006096:	b480      	push	{r7}
 8006098:	b085      	sub	sp, #20
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
 800609e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	601a      	str	r2, [r3, #0]
}
 80060d2:	bf00      	nop
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr

080060de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060de:	b480      	push	{r7}
 80060e0:	b085      	sub	sp, #20
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
 80060e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f4:	d103      	bne.n	80060fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	60fb      	str	r3, [r7, #12]
 80060fc:	e00c      	b.n	8006118 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	3308      	adds	r3, #8
 8006102:	60fb      	str	r3, [r7, #12]
 8006104:	e002      	b.n	800610c <vListInsert+0x2e>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	60fb      	str	r3, [r7, #12]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	429a      	cmp	r2, r3
 8006116:	d2f6      	bcs.n	8006106 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	601a      	str	r2, [r3, #0]
}
 8006144:	bf00      	nop
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	6892      	ldr	r2, [r2, #8]
 8006166:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6852      	ldr	r2, [r2, #4]
 8006170:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	429a      	cmp	r2, r3
 800617a:	d103      	bne.n	8006184 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689a      	ldr	r2, [r3, #8]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	1e5a      	subs	r2, r3, #1
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061d0:	f002 fcf2 	bl	8008bb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061dc:	68f9      	ldr	r1, [r7, #12]
 80061de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80061e0:	fb01 f303 	mul.w	r3, r1, r3
 80061e4:	441a      	add	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006200:	3b01      	subs	r3, #1
 8006202:	68f9      	ldr	r1, [r7, #12]
 8006204:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	441a      	add	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	22ff      	movs	r2, #255	@ 0xff
 8006214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	22ff      	movs	r2, #255	@ 0xff
 800621c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d114      	bne.n	8006250 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d01a      	beq.n	8006264 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	3310      	adds	r3, #16
 8006232:	4618      	mov	r0, r3
 8006234:	f001 fb5e 	bl	80078f4 <xTaskRemoveFromEventList>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d012      	beq.n	8006264 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <xQueueGenericReset+0xd0>)
 8006240:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	f3bf 8f6f 	isb	sy
 800624e:	e009      	b.n	8006264 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	3310      	adds	r3, #16
 8006254:	4618      	mov	r0, r3
 8006256:	f7ff fef1 	bl	800603c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	3324      	adds	r3, #36	@ 0x24
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff feec 	bl	800603c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006264:	f002 fcda 	bl	8008c1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006268:	2301      	movs	r3, #1
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	e000ed04 	.word	0xe000ed04

08006278 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006278:	b580      	push	{r7, lr}
 800627a:	b08e      	sub	sp, #56	@ 0x38
 800627c:	af02      	add	r7, sp, #8
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
 8006284:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10b      	bne.n	80062a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800629e:	bf00      	nop
 80062a0:	bf00      	nop
 80062a2:	e7fd      	b.n	80062a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10b      	bne.n	80062c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80062aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ae:	f383 8811 	msr	BASEPRI, r3
 80062b2:	f3bf 8f6f 	isb	sy
 80062b6:	f3bf 8f4f 	dsb	sy
 80062ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062bc:	bf00      	nop
 80062be:	bf00      	nop
 80062c0:	e7fd      	b.n	80062be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d002      	beq.n	80062ce <xQueueGenericCreateStatic+0x56>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <xQueueGenericCreateStatic+0x5a>
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <xQueueGenericCreateStatic+0x5c>
 80062d2:	2300      	movs	r3, #0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10b      	bne.n	80062f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	623b      	str	r3, [r7, #32]
}
 80062ea:	bf00      	nop
 80062ec:	bf00      	nop
 80062ee:	e7fd      	b.n	80062ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d102      	bne.n	80062fc <xQueueGenericCreateStatic+0x84>
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d101      	bne.n	8006300 <xQueueGenericCreateStatic+0x88>
 80062fc:	2301      	movs	r3, #1
 80062fe:	e000      	b.n	8006302 <xQueueGenericCreateStatic+0x8a>
 8006300:	2300      	movs	r3, #0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10b      	bne.n	800631e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630a:	f383 8811 	msr	BASEPRI, r3
 800630e:	f3bf 8f6f 	isb	sy
 8006312:	f3bf 8f4f 	dsb	sy
 8006316:	61fb      	str	r3, [r7, #28]
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	e7fd      	b.n	800631a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800631e:	2350      	movs	r3, #80	@ 0x50
 8006320:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2b50      	cmp	r3, #80	@ 0x50
 8006326:	d00b      	beq.n	8006340 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	61bb      	str	r3, [r7, #24]
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	e7fd      	b.n	800633c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006340:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00d      	beq.n	8006368 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800634c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634e:	2201      	movs	r2, #1
 8006350:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006354:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	4613      	mov	r3, r2
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	68b9      	ldr	r1, [r7, #8]
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 f840 	bl	80063e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800636a:	4618      	mov	r0, r3
 800636c:	3730      	adds	r7, #48	@ 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006372:	b580      	push	{r7, lr}
 8006374:	b08a      	sub	sp, #40	@ 0x28
 8006376:	af02      	add	r7, sp, #8
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	4613      	mov	r3, r2
 800637e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <xQueueGenericCreate+0x2c>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	613b      	str	r3, [r7, #16]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	68ba      	ldr	r2, [r7, #8]
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	3350      	adds	r3, #80	@ 0x50
 80063ac:	4618      	mov	r0, r3
 80063ae:	f002 fd25 	bl	8008dfc <pvPortMalloc>
 80063b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d011      	beq.n	80063de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	3350      	adds	r3, #80	@ 0x50
 80063c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063cc:	79fa      	ldrb	r2, [r7, #7]
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	4613      	mov	r3, r2
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	68b9      	ldr	r1, [r7, #8]
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 f805 	bl	80063e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063de:	69bb      	ldr	r3, [r7, #24]
	}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3720      	adds	r7, #32
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d103      	bne.n	8006404 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	601a      	str	r2, [r3, #0]
 8006402:	e002      	b.n	800640a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	68ba      	ldr	r2, [r7, #8]
 8006414:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006416:	2101      	movs	r1, #1
 8006418:	69b8      	ldr	r0, [r7, #24]
 800641a:	f7ff fec3 	bl	80061a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	78fa      	ldrb	r2, [r7, #3]
 8006422:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006426:	bf00      	nop
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800642e:	b580      	push	{r7, lr}
 8006430:	b082      	sub	sp, #8
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00e      	beq.n	800645a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800644e:	2300      	movs	r3, #0
 8006450:	2200      	movs	r2, #0
 8006452:	2100      	movs	r1, #0
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f8a3 	bl	80065a0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006462:	b580      	push	{r7, lr}
 8006464:	b086      	sub	sp, #24
 8006466:	af00      	add	r7, sp, #0
 8006468:	4603      	mov	r3, r0
 800646a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800646c:	2301      	movs	r3, #1
 800646e:	617b      	str	r3, [r7, #20]
 8006470:	2300      	movs	r3, #0
 8006472:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006474:	79fb      	ldrb	r3, [r7, #7]
 8006476:	461a      	mov	r2, r3
 8006478:	6939      	ldr	r1, [r7, #16]
 800647a:	6978      	ldr	r0, [r7, #20]
 800647c:	f7ff ff79 	bl	8006372 <xQueueGenericCreate>
 8006480:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f7ff ffd3 	bl	800642e <prvInitialiseMutex>

		return xNewQueue;
 8006488:	68fb      	ldr	r3, [r7, #12]
	}
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006492:	b580      	push	{r7, lr}
 8006494:	b088      	sub	sp, #32
 8006496:	af02      	add	r7, sp, #8
 8006498:	4603      	mov	r3, r0
 800649a:	6039      	str	r1, [r7, #0]
 800649c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800649e:	2301      	movs	r3, #1
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	2300      	movs	r3, #0
 80064a4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80064a6:	79fb      	ldrb	r3, [r7, #7]
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2200      	movs	r2, #0
 80064ae:	6939      	ldr	r1, [r7, #16]
 80064b0:	6978      	ldr	r0, [r7, #20]
 80064b2:	f7ff fee1 	bl	8006278 <xQueueGenericCreateStatic>
 80064b6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f7ff ffb8 	bl	800642e <prvInitialiseMutex>

		return xNewQueue;
 80064be:	68fb      	ldr	r3, [r7, #12]
	}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3718      	adds	r7, #24
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80064c8:	b590      	push	{r4, r7, lr}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10b      	bne.n	80064f2 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80064da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064de:	f383 8811 	msr	BASEPRI, r3
 80064e2:	f3bf 8f6f 	isb	sy
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	60fb      	str	r3, [r7, #12]
}
 80064ec:	bf00      	nop
 80064ee:	bf00      	nop
 80064f0:	e7fd      	b.n	80064ee <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	689c      	ldr	r4, [r3, #8]
 80064f6:	f001 fbc3 	bl	8007c80 <xTaskGetCurrentTaskHandle>
 80064fa:	4603      	mov	r3, r0
 80064fc:	429c      	cmp	r4, r3
 80064fe:	d111      	bne.n	8006524 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	1e5a      	subs	r2, r3, #1
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d105      	bne.n	800651e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006512:	2300      	movs	r3, #0
 8006514:	2200      	movs	r2, #0
 8006516:	2100      	movs	r1, #0
 8006518:	6938      	ldr	r0, [r7, #16]
 800651a:	f000 f841 	bl	80065a0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800651e:	2301      	movs	r3, #1
 8006520:	617b      	str	r3, [r7, #20]
 8006522:	e001      	b.n	8006528 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006524:	2300      	movs	r3, #0
 8006526:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006528:	697b      	ldr	r3, [r7, #20]
	}
 800652a:	4618      	mov	r0, r3
 800652c:	371c      	adds	r7, #28
 800652e:	46bd      	mov	sp, r7
 8006530:	bd90      	pop	{r4, r7, pc}

08006532 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006532:	b590      	push	{r4, r7, lr}
 8006534:	b087      	sub	sp, #28
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
 800653a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10b      	bne.n	800655e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	60fb      	str	r3, [r7, #12]
}
 8006558:	bf00      	nop
 800655a:	bf00      	nop
 800655c:	e7fd      	b.n	800655a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	689c      	ldr	r4, [r3, #8]
 8006562:	f001 fb8d 	bl	8007c80 <xTaskGetCurrentTaskHandle>
 8006566:	4603      	mov	r3, r0
 8006568:	429c      	cmp	r4, r3
 800656a:	d107      	bne.n	800657c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006576:	2301      	movs	r3, #1
 8006578:	617b      	str	r3, [r7, #20]
 800657a:	e00c      	b.n	8006596 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800657c:	6839      	ldr	r1, [r7, #0]
 800657e:	6938      	ldr	r0, [r7, #16]
 8006580:	f000 fa90 	bl	8006aa4 <xQueueSemaphoreTake>
 8006584:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d004      	beq.n	8006596 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800658c:	693b      	ldr	r3, [r7, #16]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	1c5a      	adds	r2, r3, #1
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006596:	697b      	ldr	r3, [r7, #20]
	}
 8006598:	4618      	mov	r0, r3
 800659a:	371c      	adds	r7, #28
 800659c:	46bd      	mov	sp, r7
 800659e:	bd90      	pop	{r4, r7, pc}

080065a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08e      	sub	sp, #56	@ 0x38
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
 80065ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065ae:	2300      	movs	r3, #0
 80065b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10b      	bne.n	80065d4 <xQueueGenericSend+0x34>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80065ce:	bf00      	nop
 80065d0:	bf00      	nop
 80065d2:	e7fd      	b.n	80065d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d103      	bne.n	80065e2 <xQueueGenericSend+0x42>
 80065da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <xQueueGenericSend+0x46>
 80065e2:	2301      	movs	r3, #1
 80065e4:	e000      	b.n	80065e8 <xQueueGenericSend+0x48>
 80065e6:	2300      	movs	r3, #0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d10b      	bne.n	8006604 <xQueueGenericSend+0x64>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80065fe:	bf00      	nop
 8006600:	bf00      	nop
 8006602:	e7fd      	b.n	8006600 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b02      	cmp	r3, #2
 8006608:	d103      	bne.n	8006612 <xQueueGenericSend+0x72>
 800660a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800660e:	2b01      	cmp	r3, #1
 8006610:	d101      	bne.n	8006616 <xQueueGenericSend+0x76>
 8006612:	2301      	movs	r3, #1
 8006614:	e000      	b.n	8006618 <xQueueGenericSend+0x78>
 8006616:	2300      	movs	r3, #0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10b      	bne.n	8006634 <xQueueGenericSend+0x94>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	623b      	str	r3, [r7, #32]
}
 800662e:	bf00      	nop
 8006630:	bf00      	nop
 8006632:	e7fd      	b.n	8006630 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006634:	f001 fb34 	bl	8007ca0 <xTaskGetSchedulerState>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d102      	bne.n	8006644 <xQueueGenericSend+0xa4>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <xQueueGenericSend+0xa8>
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <xQueueGenericSend+0xaa>
 8006648:	2300      	movs	r3, #0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10b      	bne.n	8006666 <xQueueGenericSend+0xc6>
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	61fb      	str	r3, [r7, #28]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006666:	f002 faa7 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006672:	429a      	cmp	r2, r3
 8006674:	d302      	bcc.n	800667c <xQueueGenericSend+0xdc>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b02      	cmp	r3, #2
 800667a:	d129      	bne.n	80066d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	68b9      	ldr	r1, [r7, #8]
 8006680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006682:	f000 fb37 	bl	8006cf4 <prvCopyDataToQueue>
 8006686:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668c:	2b00      	cmp	r3, #0
 800668e:	d010      	beq.n	80066b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006692:	3324      	adds	r3, #36	@ 0x24
 8006694:	4618      	mov	r0, r3
 8006696:	f001 f92d 	bl	80078f4 <xTaskRemoveFromEventList>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d013      	beq.n	80066c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80066a0:	4b3f      	ldr	r3, [pc, #252]	@ (80067a0 <xQueueGenericSend+0x200>)
 80066a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066a6:	601a      	str	r2, [r3, #0]
 80066a8:	f3bf 8f4f 	dsb	sy
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	e00a      	b.n	80066c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80066b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d007      	beq.n	80066c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066b8:	4b39      	ldr	r3, [pc, #228]	@ (80067a0 <xQueueGenericSend+0x200>)
 80066ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066be:	601a      	str	r2, [r3, #0]
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80066c8:	f002 faa8 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e063      	b.n	8006798 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d103      	bne.n	80066de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066d6:	f002 faa1 	bl	8008c1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80066da:	2300      	movs	r3, #0
 80066dc:	e05c      	b.n	8006798 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d106      	bne.n	80066f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066e4:	f107 0314 	add.w	r3, r7, #20
 80066e8:	4618      	mov	r0, r3
 80066ea:	f001 f967 	bl	80079bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066ee:	2301      	movs	r3, #1
 80066f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066f2:	f002 fa93 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066f6:	f000 fecf 	bl	8007498 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066fa:	f002 fa5d 	bl	8008bb8 <vPortEnterCritical>
 80066fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006700:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006704:	b25b      	sxtb	r3, r3
 8006706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670a:	d103      	bne.n	8006714 <xQueueGenericSend+0x174>
 800670c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006716:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800671a:	b25b      	sxtb	r3, r3
 800671c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006720:	d103      	bne.n	800672a <xQueueGenericSend+0x18a>
 8006722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800672a:	f002 fa77 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800672e:	1d3a      	adds	r2, r7, #4
 8006730:	f107 0314 	add.w	r3, r7, #20
 8006734:	4611      	mov	r1, r2
 8006736:	4618      	mov	r0, r3
 8006738:	f001 f956 	bl	80079e8 <xTaskCheckForTimeOut>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d124      	bne.n	800678c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006742:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006744:	f000 fbce 	bl	8006ee4 <prvIsQueueFull>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d018      	beq.n	8006780 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006750:	3310      	adds	r3, #16
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	4611      	mov	r1, r2
 8006756:	4618      	mov	r0, r3
 8006758:	f001 f87a 	bl	8007850 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800675c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800675e:	f000 fb59 	bl	8006e14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006762:	f000 fea7 	bl	80074b4 <xTaskResumeAll>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	f47f af7c 	bne.w	8006666 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800676e:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <xQueueGenericSend+0x200>)
 8006770:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	e772      	b.n	8006666 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006780:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006782:	f000 fb47 	bl	8006e14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006786:	f000 fe95 	bl	80074b4 <xTaskResumeAll>
 800678a:	e76c      	b.n	8006666 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800678c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800678e:	f000 fb41 	bl	8006e14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006792:	f000 fe8f 	bl	80074b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006796:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006798:	4618      	mov	r0, r3
 800679a:	3738      	adds	r7, #56	@ 0x38
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	e000ed04 	.word	0xe000ed04

080067a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b090      	sub	sp, #64	@ 0x40
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80067b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10b      	bne.n	80067d4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80067ce:	bf00      	nop
 80067d0:	bf00      	nop
 80067d2:	e7fd      	b.n	80067d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d103      	bne.n	80067e2 <xQueueGenericSendFromISR+0x3e>
 80067da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d101      	bne.n	80067e6 <xQueueGenericSendFromISR+0x42>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <xQueueGenericSendFromISR+0x44>
 80067e6:	2300      	movs	r3, #0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10b      	bne.n	8006804 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067fe:	bf00      	nop
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b02      	cmp	r3, #2
 8006808:	d103      	bne.n	8006812 <xQueueGenericSendFromISR+0x6e>
 800680a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800680c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <xQueueGenericSendFromISR+0x72>
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <xQueueGenericSendFromISR+0x74>
 8006816:	2300      	movs	r3, #0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10b      	bne.n	8006834 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	623b      	str	r3, [r7, #32]
}
 800682e:	bf00      	nop
 8006830:	bf00      	nop
 8006832:	e7fd      	b.n	8006830 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006834:	f002 faa0 	bl	8008d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006838:	f3ef 8211 	mrs	r2, BASEPRI
 800683c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	61fa      	str	r2, [r7, #28]
 800684e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006850:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006852:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006856:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800685a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800685c:	429a      	cmp	r2, r3
 800685e:	d302      	bcc.n	8006866 <xQueueGenericSendFromISR+0xc2>
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	2b02      	cmp	r3, #2
 8006864:	d12f      	bne.n	80068c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006868:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800686c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006874:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	68b9      	ldr	r1, [r7, #8]
 800687a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800687c:	f000 fa3a 	bl	8006cf4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006880:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006888:	d112      	bne.n	80068b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800688a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688e:	2b00      	cmp	r3, #0
 8006890:	d016      	beq.n	80068c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006894:	3324      	adds	r3, #36	@ 0x24
 8006896:	4618      	mov	r0, r3
 8006898:	f001 f82c 	bl	80078f4 <xTaskRemoveFromEventList>
 800689c:	4603      	mov	r3, r0
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00e      	beq.n	80068c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00b      	beq.n	80068c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	e007      	b.n	80068c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80068b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80068b4:	3301      	adds	r3, #1
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	b25a      	sxtb	r2, r3
 80068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80068c0:	2301      	movs	r3, #1
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80068c4:	e001      	b.n	80068ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068c6:	2300      	movs	r3, #0
 80068c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068cc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80068d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3740      	adds	r7, #64	@ 0x40
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08c      	sub	sp, #48	@ 0x30
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80068ec:	2300      	movs	r3, #0
 80068ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80068f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d10b      	bne.n	8006912 <xQueueReceive+0x32>
	__asm volatile
 80068fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fe:	f383 8811 	msr	BASEPRI, r3
 8006902:	f3bf 8f6f 	isb	sy
 8006906:	f3bf 8f4f 	dsb	sy
 800690a:	623b      	str	r3, [r7, #32]
}
 800690c:	bf00      	nop
 800690e:	bf00      	nop
 8006910:	e7fd      	b.n	800690e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d103      	bne.n	8006920 <xQueueReceive+0x40>
 8006918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691c:	2b00      	cmp	r3, #0
 800691e:	d101      	bne.n	8006924 <xQueueReceive+0x44>
 8006920:	2301      	movs	r3, #1
 8006922:	e000      	b.n	8006926 <xQueueReceive+0x46>
 8006924:	2300      	movs	r3, #0
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <xQueueReceive+0x62>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	61fb      	str	r3, [r7, #28]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006942:	f001 f9ad 	bl	8007ca0 <xTaskGetSchedulerState>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d102      	bne.n	8006952 <xQueueReceive+0x72>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d101      	bne.n	8006956 <xQueueReceive+0x76>
 8006952:	2301      	movs	r3, #1
 8006954:	e000      	b.n	8006958 <xQueueReceive+0x78>
 8006956:	2300      	movs	r3, #0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10b      	bne.n	8006974 <xQueueReceive+0x94>
	__asm volatile
 800695c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006960:	f383 8811 	msr	BASEPRI, r3
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	f3bf 8f4f 	dsb	sy
 800696c:	61bb      	str	r3, [r7, #24]
}
 800696e:	bf00      	nop
 8006970:	bf00      	nop
 8006972:	e7fd      	b.n	8006970 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006974:	f002 f920 	bl	8008bb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	2b00      	cmp	r3, #0
 8006982:	d01f      	beq.n	80069c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006984:	68b9      	ldr	r1, [r7, #8]
 8006986:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006988:	f000 fa1e 	bl	8006dc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800698c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800698e:	1e5a      	subs	r2, r3, #1
 8006990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006992:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00f      	beq.n	80069bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800699c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699e:	3310      	adds	r3, #16
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 ffa7 	bl	80078f4 <xTaskRemoveFromEventList>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d007      	beq.n	80069bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80069ac:	4b3c      	ldr	r3, [pc, #240]	@ (8006aa0 <xQueueReceive+0x1c0>)
 80069ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069b2:	601a      	str	r2, [r3, #0]
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80069bc:	f002 f92e 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e069      	b.n	8006a98 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d103      	bne.n	80069d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069ca:	f002 f927 	bl	8008c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80069ce:	2300      	movs	r3, #0
 80069d0:	e062      	b.n	8006a98 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80069d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d106      	bne.n	80069e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80069d8:	f107 0310 	add.w	r3, r7, #16
 80069dc:	4618      	mov	r0, r3
 80069de:	f000 ffed 	bl	80079bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069e2:	2301      	movs	r3, #1
 80069e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069e6:	f002 f919 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069ea:	f000 fd55 	bl	8007498 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069ee:	f002 f8e3 	bl	8008bb8 <vPortEnterCritical>
 80069f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069f8:	b25b      	sxtb	r3, r3
 80069fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069fe:	d103      	bne.n	8006a08 <xQueueReceive+0x128>
 8006a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a0e:	b25b      	sxtb	r3, r3
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a14:	d103      	bne.n	8006a1e <xQueueReceive+0x13e>
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a1e:	f002 f8fd 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a22:	1d3a      	adds	r2, r7, #4
 8006a24:	f107 0310 	add.w	r3, r7, #16
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 ffdc 	bl	80079e8 <xTaskCheckForTimeOut>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d123      	bne.n	8006a7e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a38:	f000 fa3e 	bl	8006eb8 <prvIsQueueEmpty>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d017      	beq.n	8006a72 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a44:	3324      	adds	r3, #36	@ 0x24
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	4611      	mov	r1, r2
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 ff00 	bl	8007850 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a52:	f000 f9df 	bl	8006e14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a56:	f000 fd2d 	bl	80074b4 <xTaskResumeAll>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d189      	bne.n	8006974 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006a60:	4b0f      	ldr	r3, [pc, #60]	@ (8006aa0 <xQueueReceive+0x1c0>)
 8006a62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	e780      	b.n	8006974 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006a72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a74:	f000 f9ce 	bl	8006e14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a78:	f000 fd1c 	bl	80074b4 <xTaskResumeAll>
 8006a7c:	e77a      	b.n	8006974 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a80:	f000 f9c8 	bl	8006e14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a84:	f000 fd16 	bl	80074b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a8a:	f000 fa15 	bl	8006eb8 <prvIsQueueEmpty>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f43f af6f 	beq.w	8006974 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a96:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3730      	adds	r7, #48	@ 0x30
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	e000ed04 	.word	0xe000ed04

08006aa4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08e      	sub	sp, #56	@ 0x38
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10b      	bne.n	8006ad8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	623b      	str	r3, [r7, #32]
}
 8006ad2:	bf00      	nop
 8006ad4:	bf00      	nop
 8006ad6:	e7fd      	b.n	8006ad4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00b      	beq.n	8006af8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae4:	f383 8811 	msr	BASEPRI, r3
 8006ae8:	f3bf 8f6f 	isb	sy
 8006aec:	f3bf 8f4f 	dsb	sy
 8006af0:	61fb      	str	r3, [r7, #28]
}
 8006af2:	bf00      	nop
 8006af4:	bf00      	nop
 8006af6:	e7fd      	b.n	8006af4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006af8:	f001 f8d2 	bl	8007ca0 <xTaskGetSchedulerState>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d102      	bne.n	8006b08 <xQueueSemaphoreTake+0x64>
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d101      	bne.n	8006b0c <xQueueSemaphoreTake+0x68>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e000      	b.n	8006b0e <xQueueSemaphoreTake+0x6a>
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10b      	bne.n	8006b2a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	61bb      	str	r3, [r7, #24]
}
 8006b24:	bf00      	nop
 8006b26:	bf00      	nop
 8006b28:	e7fd      	b.n	8006b26 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b2a:	f002 f845 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b32:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d024      	beq.n	8006b84 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b3c:	1e5a      	subs	r2, r3, #1
 8006b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b40:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d104      	bne.n	8006b54 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006b4a:	f001 fa23 	bl	8007f94 <pvTaskIncrementMutexHeldCount>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b52:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00f      	beq.n	8006b7c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5e:	3310      	adds	r3, #16
 8006b60:	4618      	mov	r0, r3
 8006b62:	f000 fec7 	bl	80078f4 <xTaskRemoveFromEventList>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d007      	beq.n	8006b7c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b6c:	4b54      	ldr	r3, [pc, #336]	@ (8006cc0 <xQueueSemaphoreTake+0x21c>)
 8006b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b72:	601a      	str	r2, [r3, #0]
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006b7c:	f002 f84e 	bl	8008c1c <vPortExitCritical>
				return pdPASS;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e098      	b.n	8006cb6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d112      	bne.n	8006bb0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00b      	beq.n	8006ba8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	617b      	str	r3, [r7, #20]
}
 8006ba2:	bf00      	nop
 8006ba4:	bf00      	nop
 8006ba6:	e7fd      	b.n	8006ba4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006ba8:	f002 f838 	bl	8008c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bac:	2300      	movs	r3, #0
 8006bae:	e082      	b.n	8006cb6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d106      	bne.n	8006bc4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bb6:	f107 030c 	add.w	r3, r7, #12
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 fefe 	bl	80079bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bc4:	f002 f82a 	bl	8008c1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bc8:	f000 fc66 	bl	8007498 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bcc:	f001 fff4 	bl	8008bb8 <vPortEnterCritical>
 8006bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bd6:	b25b      	sxtb	r3, r3
 8006bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bdc:	d103      	bne.n	8006be6 <xQueueSemaphoreTake+0x142>
 8006bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bec:	b25b      	sxtb	r3, r3
 8006bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf2:	d103      	bne.n	8006bfc <xQueueSemaphoreTake+0x158>
 8006bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006bfc:	f002 f80e 	bl	8008c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c00:	463a      	mov	r2, r7
 8006c02:	f107 030c 	add.w	r3, r7, #12
 8006c06:	4611      	mov	r1, r2
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f000 feed 	bl	80079e8 <xTaskCheckForTimeOut>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d132      	bne.n	8006c7a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c16:	f000 f94f 	bl	8006eb8 <prvIsQueueEmpty>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d026      	beq.n	8006c6e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d109      	bne.n	8006c3c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006c28:	f001 ffc6 	bl	8008bb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	4618      	mov	r0, r3
 8006c32:	f001 f853 	bl	8007cdc <xTaskPriorityInherit>
 8006c36:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006c38:	f001 fff0 	bl	8008c1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	3324      	adds	r3, #36	@ 0x24
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	4611      	mov	r1, r2
 8006c44:	4618      	mov	r0, r3
 8006c46:	f000 fe03 	bl	8007850 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c4c:	f000 f8e2 	bl	8006e14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c50:	f000 fc30 	bl	80074b4 <xTaskResumeAll>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f47f af67 	bne.w	8006b2a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006c5c:	4b18      	ldr	r3, [pc, #96]	@ (8006cc0 <xQueueSemaphoreTake+0x21c>)
 8006c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	f3bf 8f4f 	dsb	sy
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	e75d      	b.n	8006b2a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006c6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c70:	f000 f8d0 	bl	8006e14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c74:	f000 fc1e 	bl	80074b4 <xTaskResumeAll>
 8006c78:	e757      	b.n	8006b2a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006c7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c7c:	f000 f8ca 	bl	8006e14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c80:	f000 fc18 	bl	80074b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c86:	f000 f917 	bl	8006eb8 <prvIsQueueEmpty>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f43f af4c 	beq.w	8006b2a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00d      	beq.n	8006cb4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006c98:	f001 ff8e 	bl	8008bb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006c9c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c9e:	f000 f811 	bl	8006cc4 <prvGetDisinheritPriorityAfterTimeout>
 8006ca2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 f8ee 	bl	8007e8c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006cb0:	f001 ffb4 	bl	8008c1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006cb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3738      	adds	r7, #56	@ 0x38
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	e000ed04 	.word	0xe000ed04

08006cc4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d006      	beq.n	8006ce2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	e001      	b.n	8006ce6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
	}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006d00:	2300      	movs	r3, #0
 8006d02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10d      	bne.n	8006d2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d14d      	bne.n	8006db6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f001 f844 	bl	8007dac <xTaskPriorityDisinherit>
 8006d24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	609a      	str	r2, [r3, #8]
 8006d2c:	e043      	b.n	8006db6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d119      	bne.n	8006d68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6858      	ldr	r0, [r3, #4]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	68b9      	ldr	r1, [r7, #8]
 8006d40:	f002 fb06 	bl	8009350 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	685a      	ldr	r2, [r3, #4]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4c:	441a      	add	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d32b      	bcc.n	8006db6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681a      	ldr	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	605a      	str	r2, [r3, #4]
 8006d66:	e026      	b.n	8006db6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	68d8      	ldr	r0, [r3, #12]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d70:	461a      	mov	r2, r3
 8006d72:	68b9      	ldr	r1, [r7, #8]
 8006d74:	f002 faec 	bl	8009350 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	68da      	ldr	r2, [r3, #12]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d80:	425b      	negs	r3, r3
 8006d82:	441a      	add	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	68da      	ldr	r2, [r3, #12]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d207      	bcs.n	8006da4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9c:	425b      	negs	r3, r3
 8006d9e:	441a      	add	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d105      	bne.n	8006db6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1c5a      	adds	r2, r3, #1
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006dbe:	697b      	ldr	r3, [r7, #20]
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b082      	sub	sp, #8
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d018      	beq.n	8006e0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	68da      	ldr	r2, [r3, #12]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de2:	441a      	add	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68da      	ldr	r2, [r3, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d303      	bcc.n	8006dfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	68d9      	ldr	r1, [r3, #12]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e04:	461a      	mov	r2, r3
 8006e06:	6838      	ldr	r0, [r7, #0]
 8006e08:	f002 faa2 	bl	8009350 <memcpy>
	}
}
 8006e0c:	bf00      	nop
 8006e0e:	3708      	adds	r7, #8
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006e1c:	f001 fecc 	bl	8008bb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e28:	e011      	b.n	8006e4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d012      	beq.n	8006e58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	3324      	adds	r3, #36	@ 0x24
 8006e36:	4618      	mov	r0, r3
 8006e38:	f000 fd5c 	bl	80078f4 <xTaskRemoveFromEventList>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006e42:	f000 fe35 	bl	8007ab0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006e46:	7bfb      	ldrb	r3, [r7, #15]
 8006e48:	3b01      	subs	r3, #1
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	dce9      	bgt.n	8006e2a <prvUnlockQueue+0x16>
 8006e56:	e000      	b.n	8006e5a <prvUnlockQueue+0x46>
					break;
 8006e58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	22ff      	movs	r2, #255	@ 0xff
 8006e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006e62:	f001 fedb 	bl	8008c1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006e66:	f001 fea7 	bl	8008bb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e72:	e011      	b.n	8006e98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d012      	beq.n	8006ea2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	3310      	adds	r3, #16
 8006e80:	4618      	mov	r0, r3
 8006e82:	f000 fd37 	bl	80078f4 <xTaskRemoveFromEventList>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d001      	beq.n	8006e90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006e8c:	f000 fe10 	bl	8007ab0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006e90:	7bbb      	ldrb	r3, [r7, #14]
 8006e92:	3b01      	subs	r3, #1
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006e98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dce9      	bgt.n	8006e74 <prvUnlockQueue+0x60>
 8006ea0:	e000      	b.n	8006ea4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006ea2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	22ff      	movs	r2, #255	@ 0xff
 8006ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006eac:	f001 feb6 	bl	8008c1c <vPortExitCritical>
}
 8006eb0:	bf00      	nop
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b084      	sub	sp, #16
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ec0:	f001 fe7a 	bl	8008bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d102      	bne.n	8006ed2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	60fb      	str	r3, [r7, #12]
 8006ed0:	e001      	b.n	8006ed6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ed6:	f001 fea1 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 8006eda:	68fb      	ldr	r3, [r7, #12]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}

08006ee4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006eec:	f001 fe64 	bl	8008bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d102      	bne.n	8006f02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006efc:	2301      	movs	r3, #1
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	e001      	b.n	8006f06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006f02:	2300      	movs	r3, #0
 8006f04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f06:	f001 fe89 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006f14:	b480      	push	{r7}
 8006f16:	b085      	sub	sp, #20
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f1e:	2300      	movs	r3, #0
 8006f20:	60fb      	str	r3, [r7, #12]
 8006f22:	e014      	b.n	8006f4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006f24:	4a0f      	ldr	r2, [pc, #60]	@ (8006f64 <vQueueAddToRegistry+0x50>)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10b      	bne.n	8006f48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006f30:	490c      	ldr	r1, [pc, #48]	@ (8006f64 <vQueueAddToRegistry+0x50>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	683a      	ldr	r2, [r7, #0]
 8006f36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8006f64 <vQueueAddToRegistry+0x50>)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	00db      	lsls	r3, r3, #3
 8006f40:	4413      	add	r3, r2
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006f46:	e006      	b.n	8006f56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	60fb      	str	r3, [r7, #12]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b07      	cmp	r3, #7
 8006f52:	d9e7      	bls.n	8006f24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006f54:	bf00      	nop
 8006f56:	bf00      	nop
 8006f58:	3714      	adds	r7, #20
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	2000097c 	.word	0x2000097c

08006f68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006f78:	f001 fe1e 	bl	8008bb8 <vPortEnterCritical>
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f82:	b25b      	sxtb	r3, r3
 8006f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f88:	d103      	bne.n	8006f92 <vQueueWaitForMessageRestricted+0x2a>
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f98:	b25b      	sxtb	r3, r3
 8006f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9e:	d103      	bne.n	8006fa8 <vQueueWaitForMessageRestricted+0x40>
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fa8:	f001 fe38 	bl	8008c1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d106      	bne.n	8006fc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	3324      	adds	r3, #36	@ 0x24
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	68b9      	ldr	r1, [r7, #8]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 fc6d 	bl	800789c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006fc2:	6978      	ldr	r0, [r7, #20]
 8006fc4:	f7ff ff26 	bl	8006e14 <prvUnlockQueue>
	}
 8006fc8:	bf00      	nop
 8006fca:	3718      	adds	r7, #24
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b08e      	sub	sp, #56	@ 0x38
 8006fd4:	af04      	add	r7, sp, #16
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10b      	bne.n	8006ffc <xTaskCreateStatic+0x2c>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	623b      	str	r3, [r7, #32]
}
 8006ff6:	bf00      	nop
 8006ff8:	bf00      	nop
 8006ffa:	e7fd      	b.n	8006ff8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d10b      	bne.n	800701a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007006:	f383 8811 	msr	BASEPRI, r3
 800700a:	f3bf 8f6f 	isb	sy
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	61fb      	str	r3, [r7, #28]
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	e7fd      	b.n	8007016 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800701a:	23a8      	movs	r3, #168	@ 0xa8
 800701c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	2ba8      	cmp	r3, #168	@ 0xa8
 8007022:	d00b      	beq.n	800703c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	61bb      	str	r3, [r7, #24]
}
 8007036:	bf00      	nop
 8007038:	bf00      	nop
 800703a:	e7fd      	b.n	8007038 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800703c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800703e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007040:	2b00      	cmp	r3, #0
 8007042:	d01e      	beq.n	8007082 <xTaskCreateStatic+0xb2>
 8007044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007046:	2b00      	cmp	r3, #0
 8007048:	d01b      	beq.n	8007082 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800704a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007052:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007056:	2202      	movs	r2, #2
 8007058:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800705c:	2300      	movs	r3, #0
 800705e:	9303      	str	r3, [sp, #12]
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	9302      	str	r3, [sp, #8]
 8007064:	f107 0314 	add.w	r3, r7, #20
 8007068:	9301      	str	r3, [sp, #4]
 800706a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	68b9      	ldr	r1, [r7, #8]
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 f851 	bl	800711c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800707a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800707c:	f000 f8f6 	bl	800726c <prvAddNewTaskToReadyList>
 8007080:	e001      	b.n	8007086 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007082:	2300      	movs	r3, #0
 8007084:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007086:	697b      	ldr	r3, [r7, #20]
	}
 8007088:	4618      	mov	r0, r3
 800708a:	3728      	adds	r7, #40	@ 0x28
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007090:	b580      	push	{r7, lr}
 8007092:	b08c      	sub	sp, #48	@ 0x30
 8007094:	af04      	add	r7, sp, #16
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	603b      	str	r3, [r7, #0]
 800709c:	4613      	mov	r3, r2
 800709e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80070a0:	88fb      	ldrh	r3, [r7, #6]
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4618      	mov	r0, r3
 80070a6:	f001 fea9 	bl	8008dfc <pvPortMalloc>
 80070aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00e      	beq.n	80070d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070b2:	20a8      	movs	r0, #168	@ 0xa8
 80070b4:	f001 fea2 	bl	8008dfc <pvPortMalloc>
 80070b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070c0:	69fb      	ldr	r3, [r7, #28]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80070c6:	e005      	b.n	80070d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070c8:	6978      	ldr	r0, [r7, #20]
 80070ca:	f001 ff65 	bl	8008f98 <vPortFree>
 80070ce:	e001      	b.n	80070d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070d0:	2300      	movs	r3, #0
 80070d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d017      	beq.n	800710a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80070e2:	88fa      	ldrh	r2, [r7, #6]
 80070e4:	2300      	movs	r3, #0
 80070e6:	9303      	str	r3, [sp, #12]
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	9302      	str	r3, [sp, #8]
 80070ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ee:	9301      	str	r3, [sp, #4]
 80070f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	68b9      	ldr	r1, [r7, #8]
 80070f8:	68f8      	ldr	r0, [r7, #12]
 80070fa:	f000 f80f 	bl	800711c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80070fe:	69f8      	ldr	r0, [r7, #28]
 8007100:	f000 f8b4 	bl	800726c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007104:	2301      	movs	r3, #1
 8007106:	61bb      	str	r3, [r7, #24]
 8007108:	e002      	b.n	8007110 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800710a:	f04f 33ff 	mov.w	r3, #4294967295
 800710e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007110:	69bb      	ldr	r3, [r7, #24]
	}
 8007112:	4618      	mov	r0, r3
 8007114:	3720      	adds	r7, #32
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
	...

0800711c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b088      	sub	sp, #32
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	461a      	mov	r2, r3
 8007134:	21a5      	movs	r1, #165	@ 0xa5
 8007136:	f002 f871 	bl	800921c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800713a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007144:	3b01      	subs	r3, #1
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	4413      	add	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	f023 0307 	bic.w	r3, r3, #7
 8007152:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	f003 0307 	and.w	r3, r3, #7
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00b      	beq.n	8007176 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800715e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	617b      	str	r3, [r7, #20]
}
 8007170:	bf00      	nop
 8007172:	bf00      	nop
 8007174:	e7fd      	b.n	8007172 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d01f      	beq.n	80071bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800717c:	2300      	movs	r3, #0
 800717e:	61fb      	str	r3, [r7, #28]
 8007180:	e012      	b.n	80071a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	4413      	add	r3, r2
 8007188:	7819      	ldrb	r1, [r3, #0]
 800718a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	4413      	add	r3, r2
 8007190:	3334      	adds	r3, #52	@ 0x34
 8007192:	460a      	mov	r2, r1
 8007194:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	4413      	add	r3, r2
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d006      	beq.n	80071b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	3301      	adds	r3, #1
 80071a6:	61fb      	str	r3, [r7, #28]
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	2b0f      	cmp	r3, #15
 80071ac:	d9e9      	bls.n	8007182 <prvInitialiseNewTask+0x66>
 80071ae:	e000      	b.n	80071b2 <prvInitialiseNewTask+0x96>
			{
				break;
 80071b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071ba:	e003      	b.n	80071c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c6:	2b37      	cmp	r3, #55	@ 0x37
 80071c8:	d901      	bls.n	80071ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071ca:	2337      	movs	r3, #55	@ 0x37
 80071cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071d8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071dc:	2200      	movs	r2, #0
 80071de:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e2:	3304      	adds	r3, #4
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fe ff49 	bl	800607c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ec:	3318      	adds	r3, #24
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fe ff44 	bl	800607c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007202:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007206:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007208:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800720a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720c:	2200      	movs	r2, #0
 800720e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007214:	2200      	movs	r2, #0
 8007216:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800721a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721c:	3354      	adds	r3, #84	@ 0x54
 800721e:	224c      	movs	r2, #76	@ 0x4c
 8007220:	2100      	movs	r1, #0
 8007222:	4618      	mov	r0, r3
 8007224:	f001 fffa 	bl	800921c <memset>
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	4a0d      	ldr	r2, [pc, #52]	@ (8007260 <prvInitialiseNewTask+0x144>)
 800722c:	659a      	str	r2, [r3, #88]	@ 0x58
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	4a0c      	ldr	r2, [pc, #48]	@ (8007264 <prvInitialiseNewTask+0x148>)
 8007232:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007236:	4a0c      	ldr	r2, [pc, #48]	@ (8007268 <prvInitialiseNewTask+0x14c>)
 8007238:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	68f9      	ldr	r1, [r7, #12]
 800723e:	69b8      	ldr	r0, [r7, #24]
 8007240:	f001 fb8c 	bl	800895c <pxPortInitialiseStack>
 8007244:	4602      	mov	r2, r0
 8007246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007248:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800724a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007250:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007252:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007254:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007256:	bf00      	nop
 8007258:	3720      	adds	r7, #32
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	20004c10 	.word	0x20004c10
 8007264:	20004c78 	.word	0x20004c78
 8007268:	20004ce0 	.word	0x20004ce0

0800726c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007274:	f001 fca0 	bl	8008bb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007278:	4b2d      	ldr	r3, [pc, #180]	@ (8007330 <prvAddNewTaskToReadyList+0xc4>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3301      	adds	r3, #1
 800727e:	4a2c      	ldr	r2, [pc, #176]	@ (8007330 <prvAddNewTaskToReadyList+0xc4>)
 8007280:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007282:	4b2c      	ldr	r3, [pc, #176]	@ (8007334 <prvAddNewTaskToReadyList+0xc8>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d109      	bne.n	800729e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800728a:	4a2a      	ldr	r2, [pc, #168]	@ (8007334 <prvAddNewTaskToReadyList+0xc8>)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007290:	4b27      	ldr	r3, [pc, #156]	@ (8007330 <prvAddNewTaskToReadyList+0xc4>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b01      	cmp	r3, #1
 8007296:	d110      	bne.n	80072ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007298:	f000 fc2e 	bl	8007af8 <prvInitialiseTaskLists>
 800729c:	e00d      	b.n	80072ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800729e:	4b26      	ldr	r3, [pc, #152]	@ (8007338 <prvAddNewTaskToReadyList+0xcc>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d109      	bne.n	80072ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072a6:	4b23      	ldr	r3, [pc, #140]	@ (8007334 <prvAddNewTaskToReadyList+0xc8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d802      	bhi.n	80072ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072b4:	4a1f      	ldr	r2, [pc, #124]	@ (8007334 <prvAddNewTaskToReadyList+0xc8>)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072ba:	4b20      	ldr	r3, [pc, #128]	@ (800733c <prvAddNewTaskToReadyList+0xd0>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3301      	adds	r3, #1
 80072c0:	4a1e      	ldr	r2, [pc, #120]	@ (800733c <prvAddNewTaskToReadyList+0xd0>)
 80072c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80072c4:	4b1d      	ldr	r3, [pc, #116]	@ (800733c <prvAddNewTaskToReadyList+0xd0>)
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007340 <prvAddNewTaskToReadyList+0xd4>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d903      	bls.n	80072e0 <prvAddNewTaskToReadyList+0x74>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	4a18      	ldr	r2, [pc, #96]	@ (8007340 <prvAddNewTaskToReadyList+0xd4>)
 80072de:	6013      	str	r3, [r2, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e4:	4613      	mov	r3, r2
 80072e6:	009b      	lsls	r3, r3, #2
 80072e8:	4413      	add	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4a15      	ldr	r2, [pc, #84]	@ (8007344 <prvAddNewTaskToReadyList+0xd8>)
 80072ee:	441a      	add	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	3304      	adds	r3, #4
 80072f4:	4619      	mov	r1, r3
 80072f6:	4610      	mov	r0, r2
 80072f8:	f7fe fecd 	bl	8006096 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80072fc:	f001 fc8e 	bl	8008c1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007300:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <prvAddNewTaskToReadyList+0xcc>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00e      	beq.n	8007326 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007308:	4b0a      	ldr	r3, [pc, #40]	@ (8007334 <prvAddNewTaskToReadyList+0xc8>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007312:	429a      	cmp	r2, r3
 8007314:	d207      	bcs.n	8007326 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007316:	4b0c      	ldr	r3, [pc, #48]	@ (8007348 <prvAddNewTaskToReadyList+0xdc>)
 8007318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	f3bf 8f4f 	dsb	sy
 8007322:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007326:	bf00      	nop
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	20000e90 	.word	0x20000e90
 8007334:	200009bc 	.word	0x200009bc
 8007338:	20000e9c 	.word	0x20000e9c
 800733c:	20000eac 	.word	0x20000eac
 8007340:	20000e98 	.word	0x20000e98
 8007344:	200009c0 	.word	0x200009c0
 8007348:	e000ed04 	.word	0xe000ed04

0800734c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007354:	2300      	movs	r3, #0
 8007356:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d018      	beq.n	8007390 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800735e:	4b14      	ldr	r3, [pc, #80]	@ (80073b0 <vTaskDelay+0x64>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <vTaskDelay+0x32>
	__asm volatile
 8007366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736a:	f383 8811 	msr	BASEPRI, r3
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	60bb      	str	r3, [r7, #8]
}
 8007378:	bf00      	nop
 800737a:	bf00      	nop
 800737c:	e7fd      	b.n	800737a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800737e:	f000 f88b 	bl	8007498 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007382:	2100      	movs	r1, #0
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 ff3b 	bl	8008200 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800738a:	f000 f893 	bl	80074b4 <xTaskResumeAll>
 800738e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d107      	bne.n	80073a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007396:	4b07      	ldr	r3, [pc, #28]	@ (80073b4 <vTaskDelay+0x68>)
 8007398:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800739c:	601a      	str	r2, [r3, #0]
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80073a6:	bf00      	nop
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20000eb8 	.word	0x20000eb8
 80073b4:	e000ed04 	.word	0xe000ed04

080073b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b08a      	sub	sp, #40	@ 0x28
 80073bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80073be:	2300      	movs	r3, #0
 80073c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80073c2:	2300      	movs	r3, #0
 80073c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80073c6:	463a      	mov	r2, r7
 80073c8:	1d39      	adds	r1, r7, #4
 80073ca:	f107 0308 	add.w	r3, r7, #8
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fe fe00 	bl	8005fd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	9202      	str	r2, [sp, #8]
 80073dc:	9301      	str	r3, [sp, #4]
 80073de:	2300      	movs	r3, #0
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	2300      	movs	r3, #0
 80073e4:	460a      	mov	r2, r1
 80073e6:	4924      	ldr	r1, [pc, #144]	@ (8007478 <vTaskStartScheduler+0xc0>)
 80073e8:	4824      	ldr	r0, [pc, #144]	@ (800747c <vTaskStartScheduler+0xc4>)
 80073ea:	f7ff fdf1 	bl	8006fd0 <xTaskCreateStatic>
 80073ee:	4603      	mov	r3, r0
 80073f0:	4a23      	ldr	r2, [pc, #140]	@ (8007480 <vTaskStartScheduler+0xc8>)
 80073f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80073f4:	4b22      	ldr	r3, [pc, #136]	@ (8007480 <vTaskStartScheduler+0xc8>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80073fc:	2301      	movs	r3, #1
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	e001      	b.n	8007406 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007402:	2300      	movs	r3, #0
 8007404:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d102      	bne.n	8007412 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800740c:	f000 ff4c 	bl	80082a8 <xTimerCreateTimerTask>
 8007410:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	2b01      	cmp	r3, #1
 8007416:	d11b      	bne.n	8007450 <vTaskStartScheduler+0x98>
	__asm volatile
 8007418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741c:	f383 8811 	msr	BASEPRI, r3
 8007420:	f3bf 8f6f 	isb	sy
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	613b      	str	r3, [r7, #16]
}
 800742a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800742c:	4b15      	ldr	r3, [pc, #84]	@ (8007484 <vTaskStartScheduler+0xcc>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3354      	adds	r3, #84	@ 0x54
 8007432:	4a15      	ldr	r2, [pc, #84]	@ (8007488 <vTaskStartScheduler+0xd0>)
 8007434:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007436:	4b15      	ldr	r3, [pc, #84]	@ (800748c <vTaskStartScheduler+0xd4>)
 8007438:	f04f 32ff 	mov.w	r2, #4294967295
 800743c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800743e:	4b14      	ldr	r3, [pc, #80]	@ (8007490 <vTaskStartScheduler+0xd8>)
 8007440:	2201      	movs	r2, #1
 8007442:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007444:	4b13      	ldr	r3, [pc, #76]	@ (8007494 <vTaskStartScheduler+0xdc>)
 8007446:	2200      	movs	r2, #0
 8007448:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800744a:	f001 fb11 	bl	8008a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800744e:	e00f      	b.n	8007470 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007456:	d10b      	bne.n	8007470 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745c:	f383 8811 	msr	BASEPRI, r3
 8007460:	f3bf 8f6f 	isb	sy
 8007464:	f3bf 8f4f 	dsb	sy
 8007468:	60fb      	str	r3, [r7, #12]
}
 800746a:	bf00      	nop
 800746c:	bf00      	nop
 800746e:	e7fd      	b.n	800746c <vTaskStartScheduler+0xb4>
}
 8007470:	bf00      	nop
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	08009df4 	.word	0x08009df4
 800747c:	08007ac9 	.word	0x08007ac9
 8007480:	20000eb4 	.word	0x20000eb4
 8007484:	200009bc 	.word	0x200009bc
 8007488:	20000020 	.word	0x20000020
 800748c:	20000eb0 	.word	0x20000eb0
 8007490:	20000e9c 	.word	0x20000e9c
 8007494:	20000e94 	.word	0x20000e94

08007498 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007498:	b480      	push	{r7}
 800749a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800749c:	4b04      	ldr	r3, [pc, #16]	@ (80074b0 <vTaskSuspendAll+0x18>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3301      	adds	r3, #1
 80074a2:	4a03      	ldr	r2, [pc, #12]	@ (80074b0 <vTaskSuspendAll+0x18>)
 80074a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80074a6:	bf00      	nop
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	20000eb8 	.word	0x20000eb8

080074b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80074ba:	2300      	movs	r3, #0
 80074bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80074be:	2300      	movs	r3, #0
 80074c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80074c2:	4b42      	ldr	r3, [pc, #264]	@ (80075cc <xTaskResumeAll+0x118>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d10b      	bne.n	80074e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80074ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ce:	f383 8811 	msr	BASEPRI, r3
 80074d2:	f3bf 8f6f 	isb	sy
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	603b      	str	r3, [r7, #0]
}
 80074dc:	bf00      	nop
 80074de:	bf00      	nop
 80074e0:	e7fd      	b.n	80074de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80074e2:	f001 fb69 	bl	8008bb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80074e6:	4b39      	ldr	r3, [pc, #228]	@ (80075cc <xTaskResumeAll+0x118>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	3b01      	subs	r3, #1
 80074ec:	4a37      	ldr	r2, [pc, #220]	@ (80075cc <xTaskResumeAll+0x118>)
 80074ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074f0:	4b36      	ldr	r3, [pc, #216]	@ (80075cc <xTaskResumeAll+0x118>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d162      	bne.n	80075be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80074f8:	4b35      	ldr	r3, [pc, #212]	@ (80075d0 <xTaskResumeAll+0x11c>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d05e      	beq.n	80075be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007500:	e02f      	b.n	8007562 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007502:	4b34      	ldr	r3, [pc, #208]	@ (80075d4 <xTaskResumeAll+0x120>)
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	3318      	adds	r3, #24
 800750e:	4618      	mov	r0, r3
 8007510:	f7fe fe1e 	bl	8006150 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	3304      	adds	r3, #4
 8007518:	4618      	mov	r0, r3
 800751a:	f7fe fe19 	bl	8006150 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007522:	4b2d      	ldr	r3, [pc, #180]	@ (80075d8 <xTaskResumeAll+0x124>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	429a      	cmp	r2, r3
 8007528:	d903      	bls.n	8007532 <xTaskResumeAll+0x7e>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752e:	4a2a      	ldr	r2, [pc, #168]	@ (80075d8 <xTaskResumeAll+0x124>)
 8007530:	6013      	str	r3, [r2, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007536:	4613      	mov	r3, r2
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	4413      	add	r3, r2
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4a27      	ldr	r2, [pc, #156]	@ (80075dc <xTaskResumeAll+0x128>)
 8007540:	441a      	add	r2, r3
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	3304      	adds	r3, #4
 8007546:	4619      	mov	r1, r3
 8007548:	4610      	mov	r0, r2
 800754a:	f7fe fda4 	bl	8006096 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007552:	4b23      	ldr	r3, [pc, #140]	@ (80075e0 <xTaskResumeAll+0x12c>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007558:	429a      	cmp	r2, r3
 800755a:	d302      	bcc.n	8007562 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800755c:	4b21      	ldr	r3, [pc, #132]	@ (80075e4 <xTaskResumeAll+0x130>)
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007562:	4b1c      	ldr	r3, [pc, #112]	@ (80075d4 <xTaskResumeAll+0x120>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1cb      	bne.n	8007502 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007570:	f000 fb66 	bl	8007c40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007574:	4b1c      	ldr	r3, [pc, #112]	@ (80075e8 <xTaskResumeAll+0x134>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d010      	beq.n	80075a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007580:	f000 f846 	bl	8007610 <xTaskIncrementTick>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800758a:	4b16      	ldr	r3, [pc, #88]	@ (80075e4 <xTaskResumeAll+0x130>)
 800758c:	2201      	movs	r2, #1
 800758e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	3b01      	subs	r3, #1
 8007594:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1f1      	bne.n	8007580 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800759c:	4b12      	ldr	r3, [pc, #72]	@ (80075e8 <xTaskResumeAll+0x134>)
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80075a2:	4b10      	ldr	r3, [pc, #64]	@ (80075e4 <xTaskResumeAll+0x130>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d009      	beq.n	80075be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80075aa:	2301      	movs	r3, #1
 80075ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80075ae:	4b0f      	ldr	r3, [pc, #60]	@ (80075ec <xTaskResumeAll+0x138>)
 80075b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b4:	601a      	str	r2, [r3, #0]
 80075b6:	f3bf 8f4f 	dsb	sy
 80075ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075be:	f001 fb2d 	bl	8008c1c <vPortExitCritical>

	return xAlreadyYielded;
 80075c2:	68bb      	ldr	r3, [r7, #8]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3710      	adds	r7, #16
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	20000eb8 	.word	0x20000eb8
 80075d0:	20000e90 	.word	0x20000e90
 80075d4:	20000e50 	.word	0x20000e50
 80075d8:	20000e98 	.word	0x20000e98
 80075dc:	200009c0 	.word	0x200009c0
 80075e0:	200009bc 	.word	0x200009bc
 80075e4:	20000ea4 	.word	0x20000ea4
 80075e8:	20000ea0 	.word	0x20000ea0
 80075ec:	e000ed04 	.word	0xe000ed04

080075f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80075f6:	4b05      	ldr	r3, [pc, #20]	@ (800760c <xTaskGetTickCount+0x1c>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80075fc:	687b      	ldr	r3, [r7, #4]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	20000e94 	.word	0x20000e94

08007610 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007616:	2300      	movs	r3, #0
 8007618:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800761a:	4b4f      	ldr	r3, [pc, #316]	@ (8007758 <xTaskIncrementTick+0x148>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	f040 8090 	bne.w	8007744 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007624:	4b4d      	ldr	r3, [pc, #308]	@ (800775c <xTaskIncrementTick+0x14c>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3301      	adds	r3, #1
 800762a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800762c:	4a4b      	ldr	r2, [pc, #300]	@ (800775c <xTaskIncrementTick+0x14c>)
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d121      	bne.n	800767c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007638:	4b49      	ldr	r3, [pc, #292]	@ (8007760 <xTaskIncrementTick+0x150>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00b      	beq.n	800765a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	603b      	str	r3, [r7, #0]
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop
 8007658:	e7fd      	b.n	8007656 <xTaskIncrementTick+0x46>
 800765a:	4b41      	ldr	r3, [pc, #260]	@ (8007760 <xTaskIncrementTick+0x150>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	60fb      	str	r3, [r7, #12]
 8007660:	4b40      	ldr	r3, [pc, #256]	@ (8007764 <xTaskIncrementTick+0x154>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a3e      	ldr	r2, [pc, #248]	@ (8007760 <xTaskIncrementTick+0x150>)
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	4a3e      	ldr	r2, [pc, #248]	@ (8007764 <xTaskIncrementTick+0x154>)
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	4b3e      	ldr	r3, [pc, #248]	@ (8007768 <xTaskIncrementTick+0x158>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	3301      	adds	r3, #1
 8007674:	4a3c      	ldr	r2, [pc, #240]	@ (8007768 <xTaskIncrementTick+0x158>)
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	f000 fae2 	bl	8007c40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800767c:	4b3b      	ldr	r3, [pc, #236]	@ (800776c <xTaskIncrementTick+0x15c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	693a      	ldr	r2, [r7, #16]
 8007682:	429a      	cmp	r2, r3
 8007684:	d349      	bcc.n	800771a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007686:	4b36      	ldr	r3, [pc, #216]	@ (8007760 <xTaskIncrementTick+0x150>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d104      	bne.n	800769a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007690:	4b36      	ldr	r3, [pc, #216]	@ (800776c <xTaskIncrementTick+0x15c>)
 8007692:	f04f 32ff 	mov.w	r2, #4294967295
 8007696:	601a      	str	r2, [r3, #0]
					break;
 8007698:	e03f      	b.n	800771a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800769a:	4b31      	ldr	r3, [pc, #196]	@ (8007760 <xTaskIncrementTick+0x150>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80076aa:	693a      	ldr	r2, [r7, #16]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d203      	bcs.n	80076ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80076b2:	4a2e      	ldr	r2, [pc, #184]	@ (800776c <xTaskIncrementTick+0x15c>)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80076b8:	e02f      	b.n	800771a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	3304      	adds	r3, #4
 80076be:	4618      	mov	r0, r3
 80076c0:	f7fe fd46 	bl	8006150 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d004      	beq.n	80076d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	3318      	adds	r3, #24
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7fe fd3d 	bl	8006150 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076da:	4b25      	ldr	r3, [pc, #148]	@ (8007770 <xTaskIncrementTick+0x160>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	429a      	cmp	r2, r3
 80076e0:	d903      	bls.n	80076ea <xTaskIncrementTick+0xda>
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e6:	4a22      	ldr	r2, [pc, #136]	@ (8007770 <xTaskIncrementTick+0x160>)
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ee:	4613      	mov	r3, r2
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4413      	add	r3, r2
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	4a1f      	ldr	r2, [pc, #124]	@ (8007774 <xTaskIncrementTick+0x164>)
 80076f8:	441a      	add	r2, r3
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	3304      	adds	r3, #4
 80076fe:	4619      	mov	r1, r3
 8007700:	4610      	mov	r0, r2
 8007702:	f7fe fcc8 	bl	8006096 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800770a:	4b1b      	ldr	r3, [pc, #108]	@ (8007778 <xTaskIncrementTick+0x168>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007710:	429a      	cmp	r2, r3
 8007712:	d3b8      	bcc.n	8007686 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007714:	2301      	movs	r3, #1
 8007716:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007718:	e7b5      	b.n	8007686 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800771a:	4b17      	ldr	r3, [pc, #92]	@ (8007778 <xTaskIncrementTick+0x168>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007720:	4914      	ldr	r1, [pc, #80]	@ (8007774 <xTaskIncrementTick+0x164>)
 8007722:	4613      	mov	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	4413      	add	r3, r2
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	440b      	add	r3, r1
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d901      	bls.n	8007736 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007732:	2301      	movs	r3, #1
 8007734:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007736:	4b11      	ldr	r3, [pc, #68]	@ (800777c <xTaskIncrementTick+0x16c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d007      	beq.n	800774e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800773e:	2301      	movs	r3, #1
 8007740:	617b      	str	r3, [r7, #20]
 8007742:	e004      	b.n	800774e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007744:	4b0e      	ldr	r3, [pc, #56]	@ (8007780 <xTaskIncrementTick+0x170>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3301      	adds	r3, #1
 800774a:	4a0d      	ldr	r2, [pc, #52]	@ (8007780 <xTaskIncrementTick+0x170>)
 800774c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800774e:	697b      	ldr	r3, [r7, #20]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3718      	adds	r7, #24
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20000eb8 	.word	0x20000eb8
 800775c:	20000e94 	.word	0x20000e94
 8007760:	20000e48 	.word	0x20000e48
 8007764:	20000e4c 	.word	0x20000e4c
 8007768:	20000ea8 	.word	0x20000ea8
 800776c:	20000eb0 	.word	0x20000eb0
 8007770:	20000e98 	.word	0x20000e98
 8007774:	200009c0 	.word	0x200009c0
 8007778:	200009bc 	.word	0x200009bc
 800777c:	20000ea4 	.word	0x20000ea4
 8007780:	20000ea0 	.word	0x20000ea0

08007784 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800778a:	4b2b      	ldr	r3, [pc, #172]	@ (8007838 <vTaskSwitchContext+0xb4>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d003      	beq.n	800779a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007792:	4b2a      	ldr	r3, [pc, #168]	@ (800783c <vTaskSwitchContext+0xb8>)
 8007794:	2201      	movs	r2, #1
 8007796:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007798:	e047      	b.n	800782a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800779a:	4b28      	ldr	r3, [pc, #160]	@ (800783c <vTaskSwitchContext+0xb8>)
 800779c:	2200      	movs	r2, #0
 800779e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077a0:	4b27      	ldr	r3, [pc, #156]	@ (8007840 <vTaskSwitchContext+0xbc>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	60fb      	str	r3, [r7, #12]
 80077a6:	e011      	b.n	80077cc <vTaskSwitchContext+0x48>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10b      	bne.n	80077c6 <vTaskSwitchContext+0x42>
	__asm volatile
 80077ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b2:	f383 8811 	msr	BASEPRI, r3
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	607b      	str	r3, [r7, #4]
}
 80077c0:	bf00      	nop
 80077c2:	bf00      	nop
 80077c4:	e7fd      	b.n	80077c2 <vTaskSwitchContext+0x3e>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	3b01      	subs	r3, #1
 80077ca:	60fb      	str	r3, [r7, #12]
 80077cc:	491d      	ldr	r1, [pc, #116]	@ (8007844 <vTaskSwitchContext+0xc0>)
 80077ce:	68fa      	ldr	r2, [r7, #12]
 80077d0:	4613      	mov	r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	4413      	add	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	440b      	add	r3, r1
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d0e3      	beq.n	80077a8 <vTaskSwitchContext+0x24>
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	4613      	mov	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4a16      	ldr	r2, [pc, #88]	@ (8007844 <vTaskSwitchContext+0xc0>)
 80077ec:	4413      	add	r3, r2
 80077ee:	60bb      	str	r3, [r7, #8]
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	685a      	ldr	r2, [r3, #4]
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	605a      	str	r2, [r3, #4]
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	685a      	ldr	r2, [r3, #4]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	3308      	adds	r3, #8
 8007802:	429a      	cmp	r2, r3
 8007804:	d104      	bne.n	8007810 <vTaskSwitchContext+0x8c>
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	685a      	ldr	r2, [r3, #4]
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	605a      	str	r2, [r3, #4]
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	4a0c      	ldr	r2, [pc, #48]	@ (8007848 <vTaskSwitchContext+0xc4>)
 8007818:	6013      	str	r3, [r2, #0]
 800781a:	4a09      	ldr	r2, [pc, #36]	@ (8007840 <vTaskSwitchContext+0xbc>)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007820:	4b09      	ldr	r3, [pc, #36]	@ (8007848 <vTaskSwitchContext+0xc4>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3354      	adds	r3, #84	@ 0x54
 8007826:	4a09      	ldr	r2, [pc, #36]	@ (800784c <vTaskSwitchContext+0xc8>)
 8007828:	6013      	str	r3, [r2, #0]
}
 800782a:	bf00      	nop
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	20000eb8 	.word	0x20000eb8
 800783c:	20000ea4 	.word	0x20000ea4
 8007840:	20000e98 	.word	0x20000e98
 8007844:	200009c0 	.word	0x200009c0
 8007848:	200009bc 	.word	0x200009bc
 800784c:	20000020 	.word	0x20000020

08007850 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10b      	bne.n	8007878 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007864:	f383 8811 	msr	BASEPRI, r3
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	60fb      	str	r3, [r7, #12]
}
 8007872:	bf00      	nop
 8007874:	bf00      	nop
 8007876:	e7fd      	b.n	8007874 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007878:	4b07      	ldr	r3, [pc, #28]	@ (8007898 <vTaskPlaceOnEventList+0x48>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3318      	adds	r3, #24
 800787e:	4619      	mov	r1, r3
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f7fe fc2c 	bl	80060de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007886:	2101      	movs	r1, #1
 8007888:	6838      	ldr	r0, [r7, #0]
 800788a:	f000 fcb9 	bl	8008200 <prvAddCurrentTaskToDelayedList>
}
 800788e:	bf00      	nop
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	200009bc 	.word	0x200009bc

0800789c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10b      	bne.n	80078c6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	617b      	str	r3, [r7, #20]
}
 80078c0:	bf00      	nop
 80078c2:	bf00      	nop
 80078c4:	e7fd      	b.n	80078c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078c6:	4b0a      	ldr	r3, [pc, #40]	@ (80078f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	3318      	adds	r3, #24
 80078cc:	4619      	mov	r1, r3
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f7fe fbe1 	bl	8006096 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80078da:	f04f 33ff 	mov.w	r3, #4294967295
 80078de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80078e0:	6879      	ldr	r1, [r7, #4]
 80078e2:	68b8      	ldr	r0, [r7, #8]
 80078e4:	f000 fc8c 	bl	8008200 <prvAddCurrentTaskToDelayedList>
	}
 80078e8:	bf00      	nop
 80078ea:	3718      	adds	r7, #24
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	200009bc 	.word	0x200009bc

080078f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b086      	sub	sp, #24
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d10b      	bne.n	8007922 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800790a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	60fb      	str	r3, [r7, #12]
}
 800791c:	bf00      	nop
 800791e:	bf00      	nop
 8007920:	e7fd      	b.n	800791e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	3318      	adds	r3, #24
 8007926:	4618      	mov	r0, r3
 8007928:	f7fe fc12 	bl	8006150 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800792c:	4b1d      	ldr	r3, [pc, #116]	@ (80079a4 <xTaskRemoveFromEventList+0xb0>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d11d      	bne.n	8007970 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	3304      	adds	r3, #4
 8007938:	4618      	mov	r0, r3
 800793a:	f7fe fc09 	bl	8006150 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007942:	4b19      	ldr	r3, [pc, #100]	@ (80079a8 <xTaskRemoveFromEventList+0xb4>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	429a      	cmp	r2, r3
 8007948:	d903      	bls.n	8007952 <xTaskRemoveFromEventList+0x5e>
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800794e:	4a16      	ldr	r2, [pc, #88]	@ (80079a8 <xTaskRemoveFromEventList+0xb4>)
 8007950:	6013      	str	r3, [r2, #0]
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007956:	4613      	mov	r3, r2
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	4413      	add	r3, r2
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	4a13      	ldr	r2, [pc, #76]	@ (80079ac <xTaskRemoveFromEventList+0xb8>)
 8007960:	441a      	add	r2, r3
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	3304      	adds	r3, #4
 8007966:	4619      	mov	r1, r3
 8007968:	4610      	mov	r0, r2
 800796a:	f7fe fb94 	bl	8006096 <vListInsertEnd>
 800796e:	e005      	b.n	800797c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	3318      	adds	r3, #24
 8007974:	4619      	mov	r1, r3
 8007976:	480e      	ldr	r0, [pc, #56]	@ (80079b0 <xTaskRemoveFromEventList+0xbc>)
 8007978:	f7fe fb8d 	bl	8006096 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007980:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <xTaskRemoveFromEventList+0xc0>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007986:	429a      	cmp	r2, r3
 8007988:	d905      	bls.n	8007996 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800798a:	2301      	movs	r3, #1
 800798c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800798e:	4b0a      	ldr	r3, [pc, #40]	@ (80079b8 <xTaskRemoveFromEventList+0xc4>)
 8007990:	2201      	movs	r2, #1
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	e001      	b.n	800799a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007996:	2300      	movs	r3, #0
 8007998:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800799a:	697b      	ldr	r3, [r7, #20]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3718      	adds	r7, #24
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	20000eb8 	.word	0x20000eb8
 80079a8:	20000e98 	.word	0x20000e98
 80079ac:	200009c0 	.word	0x200009c0
 80079b0:	20000e50 	.word	0x20000e50
 80079b4:	200009bc 	.word	0x200009bc
 80079b8:	20000ea4 	.word	0x20000ea4

080079bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80079c4:	4b06      	ldr	r3, [pc, #24]	@ (80079e0 <vTaskInternalSetTimeOutState+0x24>)
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80079cc:	4b05      	ldr	r3, [pc, #20]	@ (80079e4 <vTaskInternalSetTimeOutState+0x28>)
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	605a      	str	r2, [r3, #4]
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr
 80079e0:	20000ea8 	.word	0x20000ea8
 80079e4:	20000e94 	.word	0x20000e94

080079e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b088      	sub	sp, #32
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10b      	bne.n	8007a10 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	f383 8811 	msr	BASEPRI, r3
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	f3bf 8f4f 	dsb	sy
 8007a08:	613b      	str	r3, [r7, #16]
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	e7fd      	b.n	8007a0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10b      	bne.n	8007a2e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	f383 8811 	msr	BASEPRI, r3
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f3bf 8f4f 	dsb	sy
 8007a26:	60fb      	str	r3, [r7, #12]
}
 8007a28:	bf00      	nop
 8007a2a:	bf00      	nop
 8007a2c:	e7fd      	b.n	8007a2a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007a2e:	f001 f8c3 	bl	8008bb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a32:	4b1d      	ldr	r3, [pc, #116]	@ (8007aa8 <xTaskCheckForTimeOut+0xc0>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	69ba      	ldr	r2, [r7, #24]
 8007a3e:	1ad3      	subs	r3, r2, r3
 8007a40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4a:	d102      	bne.n	8007a52 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	e023      	b.n	8007a9a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	4b15      	ldr	r3, [pc, #84]	@ (8007aac <xTaskCheckForTimeOut+0xc4>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d007      	beq.n	8007a6e <xTaskCheckForTimeOut+0x86>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d302      	bcc.n	8007a6e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	61fb      	str	r3, [r7, #28]
 8007a6c:	e015      	b.n	8007a9a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	697a      	ldr	r2, [r7, #20]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d20b      	bcs.n	8007a90 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	1ad2      	subs	r2, r2, r3
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff ff99 	bl	80079bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	e004      	b.n	8007a9a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a96:	2301      	movs	r3, #1
 8007a98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a9a:	f001 f8bf 	bl	8008c1c <vPortExitCritical>

	return xReturn;
 8007a9e:	69fb      	ldr	r3, [r7, #28]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3720      	adds	r7, #32
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	20000e94 	.word	0x20000e94
 8007aac:	20000ea8 	.word	0x20000ea8

08007ab0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007ab4:	4b03      	ldr	r3, [pc, #12]	@ (8007ac4 <vTaskMissedYield+0x14>)
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	601a      	str	r2, [r3, #0]
}
 8007aba:	bf00      	nop
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr
 8007ac4:	20000ea4 	.word	0x20000ea4

08007ac8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ad0:	f000 f852 	bl	8007b78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007ad4:	4b06      	ldr	r3, [pc, #24]	@ (8007af0 <prvIdleTask+0x28>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d9f9      	bls.n	8007ad0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007adc:	4b05      	ldr	r3, [pc, #20]	@ (8007af4 <prvIdleTask+0x2c>)
 8007ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	f3bf 8f4f 	dsb	sy
 8007ae8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007aec:	e7f0      	b.n	8007ad0 <prvIdleTask+0x8>
 8007aee:	bf00      	nop
 8007af0:	200009c0 	.word	0x200009c0
 8007af4:	e000ed04 	.word	0xe000ed04

08007af8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007afe:	2300      	movs	r3, #0
 8007b00:	607b      	str	r3, [r7, #4]
 8007b02:	e00c      	b.n	8007b1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	4613      	mov	r3, r2
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4413      	add	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	4a12      	ldr	r2, [pc, #72]	@ (8007b58 <prvInitialiseTaskLists+0x60>)
 8007b10:	4413      	add	r3, r2
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fe fa92 	bl	800603c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	607b      	str	r3, [r7, #4]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b37      	cmp	r3, #55	@ 0x37
 8007b22:	d9ef      	bls.n	8007b04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b24:	480d      	ldr	r0, [pc, #52]	@ (8007b5c <prvInitialiseTaskLists+0x64>)
 8007b26:	f7fe fa89 	bl	800603c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b2a:	480d      	ldr	r0, [pc, #52]	@ (8007b60 <prvInitialiseTaskLists+0x68>)
 8007b2c:	f7fe fa86 	bl	800603c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b30:	480c      	ldr	r0, [pc, #48]	@ (8007b64 <prvInitialiseTaskLists+0x6c>)
 8007b32:	f7fe fa83 	bl	800603c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b36:	480c      	ldr	r0, [pc, #48]	@ (8007b68 <prvInitialiseTaskLists+0x70>)
 8007b38:	f7fe fa80 	bl	800603c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b3c:	480b      	ldr	r0, [pc, #44]	@ (8007b6c <prvInitialiseTaskLists+0x74>)
 8007b3e:	f7fe fa7d 	bl	800603c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b42:	4b0b      	ldr	r3, [pc, #44]	@ (8007b70 <prvInitialiseTaskLists+0x78>)
 8007b44:	4a05      	ldr	r2, [pc, #20]	@ (8007b5c <prvInitialiseTaskLists+0x64>)
 8007b46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b48:	4b0a      	ldr	r3, [pc, #40]	@ (8007b74 <prvInitialiseTaskLists+0x7c>)
 8007b4a:	4a05      	ldr	r2, [pc, #20]	@ (8007b60 <prvInitialiseTaskLists+0x68>)
 8007b4c:	601a      	str	r2, [r3, #0]
}
 8007b4e:	bf00      	nop
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	200009c0 	.word	0x200009c0
 8007b5c:	20000e20 	.word	0x20000e20
 8007b60:	20000e34 	.word	0x20000e34
 8007b64:	20000e50 	.word	0x20000e50
 8007b68:	20000e64 	.word	0x20000e64
 8007b6c:	20000e7c 	.word	0x20000e7c
 8007b70:	20000e48 	.word	0x20000e48
 8007b74:	20000e4c 	.word	0x20000e4c

08007b78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b7e:	e019      	b.n	8007bb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b80:	f001 f81a 	bl	8008bb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b84:	4b10      	ldr	r3, [pc, #64]	@ (8007bc8 <prvCheckTasksWaitingTermination+0x50>)
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	3304      	adds	r3, #4
 8007b90:	4618      	mov	r0, r3
 8007b92:	f7fe fadd 	bl	8006150 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b96:	4b0d      	ldr	r3, [pc, #52]	@ (8007bcc <prvCheckTasksWaitingTermination+0x54>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	3b01      	subs	r3, #1
 8007b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8007bcc <prvCheckTasksWaitingTermination+0x54>)
 8007b9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x58>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x58>)
 8007ba8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007baa:	f001 f837 	bl	8008c1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f810 	bl	8007bd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bb4:	4b06      	ldr	r3, [pc, #24]	@ (8007bd0 <prvCheckTasksWaitingTermination+0x58>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e1      	bne.n	8007b80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20000e64 	.word	0x20000e64
 8007bcc:	20000e90 	.word	0x20000e90
 8007bd0:	20000e78 	.word	0x20000e78

08007bd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	3354      	adds	r3, #84	@ 0x54
 8007be0:	4618      	mov	r0, r3
 8007be2:	f001 fb23 	bl	800922c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d108      	bne.n	8007c02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f001 f9cf 	bl	8008f98 <vPortFree>
				vPortFree( pxTCB );
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f001 f9cc 	bl	8008f98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c00:	e019      	b.n	8007c36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007c08:	2b01      	cmp	r3, #1
 8007c0a:	d103      	bne.n	8007c14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f001 f9c3 	bl	8008f98 <vPortFree>
	}
 8007c12:	e010      	b.n	8007c36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007c1a:	2b02      	cmp	r3, #2
 8007c1c:	d00b      	beq.n	8007c36 <prvDeleteTCB+0x62>
	__asm volatile
 8007c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c22:	f383 8811 	msr	BASEPRI, r3
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	60fb      	str	r3, [r7, #12]
}
 8007c30:	bf00      	nop
 8007c32:	bf00      	nop
 8007c34:	e7fd      	b.n	8007c32 <prvDeleteTCB+0x5e>
	}
 8007c36:	bf00      	nop
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c46:	4b0c      	ldr	r3, [pc, #48]	@ (8007c78 <prvResetNextTaskUnblockTime+0x38>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d104      	bne.n	8007c5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c50:	4b0a      	ldr	r3, [pc, #40]	@ (8007c7c <prvResetNextTaskUnblockTime+0x3c>)
 8007c52:	f04f 32ff 	mov.w	r2, #4294967295
 8007c56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c58:	e008      	b.n	8007c6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c5a:	4b07      	ldr	r3, [pc, #28]	@ (8007c78 <prvResetNextTaskUnblockTime+0x38>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	4a04      	ldr	r2, [pc, #16]	@ (8007c7c <prvResetNextTaskUnblockTime+0x3c>)
 8007c6a:	6013      	str	r3, [r2, #0]
}
 8007c6c:	bf00      	nop
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr
 8007c78:	20000e48 	.word	0x20000e48
 8007c7c:	20000eb0 	.word	0x20000eb0

08007c80 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007c86:	4b05      	ldr	r3, [pc, #20]	@ (8007c9c <xTaskGetCurrentTaskHandle+0x1c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007c8c:	687b      	ldr	r3, [r7, #4]
	}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	370c      	adds	r7, #12
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	200009bc 	.word	0x200009bc

08007ca0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8007cd4 <xTaskGetSchedulerState+0x34>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d102      	bne.n	8007cb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	607b      	str	r3, [r7, #4]
 8007cb2:	e008      	b.n	8007cc6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cb4:	4b08      	ldr	r3, [pc, #32]	@ (8007cd8 <xTaskGetSchedulerState+0x38>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d102      	bne.n	8007cc2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	607b      	str	r3, [r7, #4]
 8007cc0:	e001      	b.n	8007cc6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007cc6:	687b      	ldr	r3, [r7, #4]
	}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	20000e9c 	.word	0x20000e9c
 8007cd8:	20000eb8 	.word	0x20000eb8

08007cdc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d051      	beq.n	8007d96 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8007da0 <xTaskPriorityInherit+0xc4>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d241      	bcs.n	8007d84 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	699b      	ldr	r3, [r3, #24]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	db06      	blt.n	8007d16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d08:	4b25      	ldr	r3, [pc, #148]	@ (8007da0 <xTaskPriorityInherit+0xc4>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d0e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	6959      	ldr	r1, [r3, #20]
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d1e:	4613      	mov	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4413      	add	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4a1f      	ldr	r2, [pc, #124]	@ (8007da4 <xTaskPriorityInherit+0xc8>)
 8007d28:	4413      	add	r3, r2
 8007d2a:	4299      	cmp	r1, r3
 8007d2c:	d122      	bne.n	8007d74 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	3304      	adds	r3, #4
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7fe fa0c 	bl	8006150 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d38:	4b19      	ldr	r3, [pc, #100]	@ (8007da0 <xTaskPriorityInherit+0xc4>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d46:	4b18      	ldr	r3, [pc, #96]	@ (8007da8 <xTaskPriorityInherit+0xcc>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d903      	bls.n	8007d56 <xTaskPriorityInherit+0x7a>
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d52:	4a15      	ldr	r2, [pc, #84]	@ (8007da8 <xTaskPriorityInherit+0xcc>)
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	4a10      	ldr	r2, [pc, #64]	@ (8007da4 <xTaskPriorityInherit+0xc8>)
 8007d64:	441a      	add	r2, r3
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	3304      	adds	r3, #4
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	4610      	mov	r0, r2
 8007d6e:	f7fe f992 	bl	8006096 <vListInsertEnd>
 8007d72:	e004      	b.n	8007d7e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d74:	4b0a      	ldr	r3, [pc, #40]	@ (8007da0 <xTaskPriorityInherit+0xc4>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	60fb      	str	r3, [r7, #12]
 8007d82:	e008      	b.n	8007d96 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d88:	4b05      	ldr	r3, [pc, #20]	@ (8007da0 <xTaskPriorityInherit+0xc4>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d201      	bcs.n	8007d96 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007d92:	2301      	movs	r3, #1
 8007d94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007d96:	68fb      	ldr	r3, [r7, #12]
	}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3710      	adds	r7, #16
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	200009bc 	.word	0x200009bc
 8007da4:	200009c0 	.word	0x200009c0
 8007da8:	20000e98 	.word	0x20000e98

08007dac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b086      	sub	sp, #24
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007db8:	2300      	movs	r3, #0
 8007dba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d058      	beq.n	8007e74 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8007e80 <xTaskPriorityDisinherit+0xd4>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d00b      	beq.n	8007de4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	60fb      	str	r3, [r7, #12]
}
 8007dde:	bf00      	nop
 8007de0:	bf00      	nop
 8007de2:	e7fd      	b.n	8007de0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10b      	bne.n	8007e04 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	60bb      	str	r3, [r7, #8]
}
 8007dfe:	bf00      	nop
 8007e00:	bf00      	nop
 8007e02:	e7fd      	b.n	8007e00 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e08:	1e5a      	subs	r2, r3, #1
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d02c      	beq.n	8007e74 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d128      	bne.n	8007e74 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	3304      	adds	r3, #4
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fe f992 	bl	8006150 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e44:	4b0f      	ldr	r3, [pc, #60]	@ (8007e84 <xTaskPriorityDisinherit+0xd8>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d903      	bls.n	8007e54 <xTaskPriorityDisinherit+0xa8>
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e50:	4a0c      	ldr	r2, [pc, #48]	@ (8007e84 <xTaskPriorityDisinherit+0xd8>)
 8007e52:	6013      	str	r3, [r2, #0]
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4a09      	ldr	r2, [pc, #36]	@ (8007e88 <xTaskPriorityDisinherit+0xdc>)
 8007e62:	441a      	add	r2, r3
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	3304      	adds	r3, #4
 8007e68:	4619      	mov	r1, r3
 8007e6a:	4610      	mov	r0, r2
 8007e6c:	f7fe f913 	bl	8006096 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007e70:	2301      	movs	r3, #1
 8007e72:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007e74:	697b      	ldr	r3, [r7, #20]
	}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3718      	adds	r7, #24
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	200009bc 	.word	0x200009bc
 8007e84:	20000e98 	.word	0x20000e98
 8007e88:	200009c0 	.word	0x200009c0

08007e8c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b088      	sub	sp, #32
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d06c      	beq.n	8007f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10b      	bne.n	8007ec4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	60fb      	str	r3, [r7, #12]
}
 8007ebe:	bf00      	nop
 8007ec0:	bf00      	nop
 8007ec2:	e7fd      	b.n	8007ec0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d902      	bls.n	8007ed4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	61fb      	str	r3, [r7, #28]
 8007ed2:	e002      	b.n	8007eda <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ed8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ede:	69fa      	ldr	r2, [r7, #28]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d04c      	beq.n	8007f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d147      	bne.n	8007f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007eee:	4b26      	ldr	r3, [pc, #152]	@ (8007f88 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	69ba      	ldr	r2, [r7, #24]
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	d10b      	bne.n	8007f10 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	f383 8811 	msr	BASEPRI, r3
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	60bb      	str	r3, [r7, #8]
}
 8007f0a:	bf00      	nop
 8007f0c:	bf00      	nop
 8007f0e:	e7fd      	b.n	8007f0c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f14:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	69fa      	ldr	r2, [r7, #28]
 8007f1a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	699b      	ldr	r3, [r3, #24]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	db04      	blt.n	8007f2e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	6959      	ldr	r1, [r3, #20]
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	4613      	mov	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	4413      	add	r3, r2
 8007f3a:	009b      	lsls	r3, r3, #2
 8007f3c:	4a13      	ldr	r2, [pc, #76]	@ (8007f8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007f3e:	4413      	add	r3, r2
 8007f40:	4299      	cmp	r1, r3
 8007f42:	d11c      	bne.n	8007f7e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	3304      	adds	r3, #4
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f7fe f901 	bl	8006150 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f52:	4b0f      	ldr	r3, [pc, #60]	@ (8007f90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d903      	bls.n	8007f62 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8007f90 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007f60:	6013      	str	r3, [r2, #0]
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f66:	4613      	mov	r3, r2
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	4413      	add	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4a07      	ldr	r2, [pc, #28]	@ (8007f8c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007f70:	441a      	add	r2, r3
 8007f72:	69bb      	ldr	r3, [r7, #24]
 8007f74:	3304      	adds	r3, #4
 8007f76:	4619      	mov	r1, r3
 8007f78:	4610      	mov	r0, r2
 8007f7a:	f7fe f88c 	bl	8006096 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f7e:	bf00      	nop
 8007f80:	3720      	adds	r7, #32
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	200009bc 	.word	0x200009bc
 8007f8c:	200009c0 	.word	0x200009c0
 8007f90:	20000e98 	.word	0x20000e98

08007f94 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007f94:	b480      	push	{r7}
 8007f96:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007f98:	4b07      	ldr	r3, [pc, #28]	@ (8007fb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d004      	beq.n	8007faa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007fa0:	4b05      	ldr	r3, [pc, #20]	@ (8007fb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007fa6:	3201      	adds	r2, #1
 8007fa8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007faa:	4b03      	ldr	r3, [pc, #12]	@ (8007fb8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007fac:	681b      	ldr	r3, [r3, #0]
	}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr
 8007fb8:	200009bc 	.word	0x200009bc

08007fbc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b086      	sub	sp, #24
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
 8007fc8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007fca:	f000 fdf5 	bl	8008bb8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007fce:	4b29      	ldr	r3, [pc, #164]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d01c      	beq.n	8008016 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007fdc:	4b25      	ldr	r3, [pc, #148]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	43d2      	mvns	r2, r2
 8007fe8:	400a      	ands	r2, r1
 8007fea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007fee:	4b21      	ldr	r3, [pc, #132]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00b      	beq.n	8008016 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ffe:	2101      	movs	r1, #1
 8008000:	6838      	ldr	r0, [r7, #0]
 8008002:	f000 f8fd 	bl	8008200 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008006:	4b1c      	ldr	r3, [pc, #112]	@ (8008078 <xTaskNotifyWait+0xbc>)
 8008008:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	f3bf 8f4f 	dsb	sy
 8008012:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008016:	f000 fe01 	bl	8008c1c <vPortExitCritical>

		taskENTER_CRITICAL();
 800801a:	f000 fdcd 	bl	8008bb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d005      	beq.n	8008030 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008024:	4b13      	ldr	r3, [pc, #76]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008030:	4b10      	ldr	r3, [pc, #64]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b02      	cmp	r3, #2
 800803c:	d002      	beq.n	8008044 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800803e:	2300      	movs	r3, #0
 8008040:	617b      	str	r3, [r7, #20]
 8008042:	e00a      	b.n	800805a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008044:	4b0b      	ldr	r3, [pc, #44]	@ (8008074 <xTaskNotifyWait+0xb8>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	43d2      	mvns	r2, r2
 8008050:	400a      	ands	r2, r1
 8008052:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008056:	2301      	movs	r3, #1
 8008058:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800805a:	4b06      	ldr	r3, [pc, #24]	@ (8008074 <xTaskNotifyWait+0xb8>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008064:	f000 fdda 	bl	8008c1c <vPortExitCritical>

		return xReturn;
 8008068:	697b      	ldr	r3, [r7, #20]
	}
 800806a:	4618      	mov	r0, r3
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	200009bc 	.word	0x200009bc
 8008078:	e000ed04 	.word	0xe000ed04

0800807c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800807c:	b580      	push	{r7, lr}
 800807e:	b08a      	sub	sp, #40	@ 0x28
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	603b      	str	r3, [r7, #0]
 8008088:	4613      	mov	r3, r2
 800808a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800808c:	2301      	movs	r3, #1
 800808e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d10b      	bne.n	80080ae <xTaskGenericNotify+0x32>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	61bb      	str	r3, [r7, #24]
}
 80080a8:	bf00      	nop
 80080aa:	bf00      	nop
 80080ac:	e7fd      	b.n	80080aa <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80080b2:	f000 fd81 	bl	8008bb8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d004      	beq.n	80080c6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80080bc:	6a3b      	ldr	r3, [r7, #32]
 80080be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80080cc:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80080ce:	6a3b      	ldr	r3, [r7, #32]
 80080d0:	2202      	movs	r2, #2
 80080d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80080d6:	79fb      	ldrb	r3, [r7, #7]
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d82e      	bhi.n	800813a <xTaskGenericNotify+0xbe>
 80080dc:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <xTaskGenericNotify+0x68>)
 80080de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e2:	bf00      	nop
 80080e4:	0800815f 	.word	0x0800815f
 80080e8:	080080f9 	.word	0x080080f9
 80080ec:	0800810b 	.word	0x0800810b
 80080f0:	0800811b 	.word	0x0800811b
 80080f4:	08008125 	.word	0x08008125
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	431a      	orrs	r2, r3
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008108:	e02c      	b.n	8008164 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008110:	1c5a      	adds	r2, r3, #1
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008118:	e024      	b.n	8008164 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008122:	e01f      	b.n	8008164 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008124:	7ffb      	ldrb	r3, [r7, #31]
 8008126:	2b02      	cmp	r3, #2
 8008128:	d004      	beq.n	8008134 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800812a:	6a3b      	ldr	r3, [r7, #32]
 800812c:	68ba      	ldr	r2, [r7, #8]
 800812e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008132:	e017      	b.n	8008164 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8008134:	2300      	movs	r3, #0
 8008136:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008138:	e014      	b.n	8008164 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008144:	d00d      	beq.n	8008162 <xTaskGenericNotify+0xe6>
	__asm volatile
 8008146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800814a:	f383 8811 	msr	BASEPRI, r3
 800814e:	f3bf 8f6f 	isb	sy
 8008152:	f3bf 8f4f 	dsb	sy
 8008156:	617b      	str	r3, [r7, #20]
}
 8008158:	bf00      	nop
 800815a:	bf00      	nop
 800815c:	e7fd      	b.n	800815a <xTaskGenericNotify+0xde>
					break;
 800815e:	bf00      	nop
 8008160:	e000      	b.n	8008164 <xTaskGenericNotify+0xe8>

					break;
 8008162:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008164:	7ffb      	ldrb	r3, [r7, #31]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d13b      	bne.n	80081e2 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800816a:	6a3b      	ldr	r3, [r7, #32]
 800816c:	3304      	adds	r3, #4
 800816e:	4618      	mov	r0, r3
 8008170:	f7fd ffee 	bl	8006150 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008178:	4b1d      	ldr	r3, [pc, #116]	@ (80081f0 <xTaskGenericNotify+0x174>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	429a      	cmp	r2, r3
 800817e:	d903      	bls.n	8008188 <xTaskGenericNotify+0x10c>
 8008180:	6a3b      	ldr	r3, [r7, #32]
 8008182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008184:	4a1a      	ldr	r2, [pc, #104]	@ (80081f0 <xTaskGenericNotify+0x174>)
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800818c:	4613      	mov	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4a17      	ldr	r2, [pc, #92]	@ (80081f4 <xTaskGenericNotify+0x178>)
 8008196:	441a      	add	r2, r3
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	3304      	adds	r3, #4
 800819c:	4619      	mov	r1, r3
 800819e:	4610      	mov	r0, r2
 80081a0:	f7fd ff79 	bl	8006096 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80081a4:	6a3b      	ldr	r3, [r7, #32]
 80081a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00b      	beq.n	80081c4 <xTaskGenericNotify+0x148>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	613b      	str	r3, [r7, #16]
}
 80081be:	bf00      	nop
 80081c0:	bf00      	nop
 80081c2:	e7fd      	b.n	80081c0 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081c8:	4b0b      	ldr	r3, [pc, #44]	@ (80081f8 <xTaskGenericNotify+0x17c>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d907      	bls.n	80081e2 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80081d2:	4b0a      	ldr	r3, [pc, #40]	@ (80081fc <xTaskGenericNotify+0x180>)
 80081d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081d8:	601a      	str	r2, [r3, #0]
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80081e2:	f000 fd1b 	bl	8008c1c <vPortExitCritical>

		return xReturn;
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3728      	adds	r7, #40	@ 0x28
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000e98 	.word	0x20000e98
 80081f4:	200009c0 	.word	0x200009c0
 80081f8:	200009bc 	.word	0x200009bc
 80081fc:	e000ed04 	.word	0xe000ed04

08008200 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800820a:	4b21      	ldr	r3, [pc, #132]	@ (8008290 <prvAddCurrentTaskToDelayedList+0x90>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008210:	4b20      	ldr	r3, [pc, #128]	@ (8008294 <prvAddCurrentTaskToDelayedList+0x94>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	3304      	adds	r3, #4
 8008216:	4618      	mov	r0, r3
 8008218:	f7fd ff9a 	bl	8006150 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008222:	d10a      	bne.n	800823a <prvAddCurrentTaskToDelayedList+0x3a>
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d007      	beq.n	800823a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800822a:	4b1a      	ldr	r3, [pc, #104]	@ (8008294 <prvAddCurrentTaskToDelayedList+0x94>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	3304      	adds	r3, #4
 8008230:	4619      	mov	r1, r3
 8008232:	4819      	ldr	r0, [pc, #100]	@ (8008298 <prvAddCurrentTaskToDelayedList+0x98>)
 8008234:	f7fd ff2f 	bl	8006096 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008238:	e026      	b.n	8008288 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4413      	add	r3, r2
 8008240:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008242:	4b14      	ldr	r3, [pc, #80]	@ (8008294 <prvAddCurrentTaskToDelayedList+0x94>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800824a:	68ba      	ldr	r2, [r7, #8]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	429a      	cmp	r2, r3
 8008250:	d209      	bcs.n	8008266 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008252:	4b12      	ldr	r3, [pc, #72]	@ (800829c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	4b0f      	ldr	r3, [pc, #60]	@ (8008294 <prvAddCurrentTaskToDelayedList+0x94>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3304      	adds	r3, #4
 800825c:	4619      	mov	r1, r3
 800825e:	4610      	mov	r0, r2
 8008260:	f7fd ff3d 	bl	80060de <vListInsert>
}
 8008264:	e010      	b.n	8008288 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008266:	4b0e      	ldr	r3, [pc, #56]	@ (80082a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	4b0a      	ldr	r3, [pc, #40]	@ (8008294 <prvAddCurrentTaskToDelayedList+0x94>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3304      	adds	r3, #4
 8008270:	4619      	mov	r1, r3
 8008272:	4610      	mov	r0, r2
 8008274:	f7fd ff33 	bl	80060de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008278:	4b0a      	ldr	r3, [pc, #40]	@ (80082a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	429a      	cmp	r2, r3
 8008280:	d202      	bcs.n	8008288 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008282:	4a08      	ldr	r2, [pc, #32]	@ (80082a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	6013      	str	r3, [r2, #0]
}
 8008288:	bf00      	nop
 800828a:	3710      	adds	r7, #16
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	20000e94 	.word	0x20000e94
 8008294:	200009bc 	.word	0x200009bc
 8008298:	20000e7c 	.word	0x20000e7c
 800829c:	20000e4c 	.word	0x20000e4c
 80082a0:	20000e48 	.word	0x20000e48
 80082a4:	20000eb0 	.word	0x20000eb0

080082a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08a      	sub	sp, #40	@ 0x28
 80082ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80082ae:	2300      	movs	r3, #0
 80082b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80082b2:	f000 fb13 	bl	80088dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80082b6:	4b1d      	ldr	r3, [pc, #116]	@ (800832c <xTimerCreateTimerTask+0x84>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d021      	beq.n	8008302 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80082be:	2300      	movs	r3, #0
 80082c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80082c2:	2300      	movs	r3, #0
 80082c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80082c6:	1d3a      	adds	r2, r7, #4
 80082c8:	f107 0108 	add.w	r1, r7, #8
 80082cc:	f107 030c 	add.w	r3, r7, #12
 80082d0:	4618      	mov	r0, r3
 80082d2:	f7fd fe99 	bl	8006008 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80082d6:	6879      	ldr	r1, [r7, #4]
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	68fa      	ldr	r2, [r7, #12]
 80082dc:	9202      	str	r2, [sp, #8]
 80082de:	9301      	str	r3, [sp, #4]
 80082e0:	2302      	movs	r3, #2
 80082e2:	9300      	str	r3, [sp, #0]
 80082e4:	2300      	movs	r3, #0
 80082e6:	460a      	mov	r2, r1
 80082e8:	4911      	ldr	r1, [pc, #68]	@ (8008330 <xTimerCreateTimerTask+0x88>)
 80082ea:	4812      	ldr	r0, [pc, #72]	@ (8008334 <xTimerCreateTimerTask+0x8c>)
 80082ec:	f7fe fe70 	bl	8006fd0 <xTaskCreateStatic>
 80082f0:	4603      	mov	r3, r0
 80082f2:	4a11      	ldr	r2, [pc, #68]	@ (8008338 <xTimerCreateTimerTask+0x90>)
 80082f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082f6:	4b10      	ldr	r3, [pc, #64]	@ (8008338 <xTimerCreateTimerTask+0x90>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d001      	beq.n	8008302 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082fe:	2301      	movs	r3, #1
 8008300:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10b      	bne.n	8008320 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	f383 8811 	msr	BASEPRI, r3
 8008310:	f3bf 8f6f 	isb	sy
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	613b      	str	r3, [r7, #16]
}
 800831a:	bf00      	nop
 800831c:	bf00      	nop
 800831e:	e7fd      	b.n	800831c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008320:	697b      	ldr	r3, [r7, #20]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	20000eec 	.word	0x20000eec
 8008330:	08009dfc 	.word	0x08009dfc
 8008334:	08008475 	.word	0x08008475
 8008338:	20000ef0 	.word	0x20000ef0

0800833c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b08a      	sub	sp, #40	@ 0x28
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
 8008348:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800834a:	2300      	movs	r3, #0
 800834c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10b      	bne.n	800836c <xTimerGenericCommand+0x30>
	__asm volatile
 8008354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008358:	f383 8811 	msr	BASEPRI, r3
 800835c:	f3bf 8f6f 	isb	sy
 8008360:	f3bf 8f4f 	dsb	sy
 8008364:	623b      	str	r3, [r7, #32]
}
 8008366:	bf00      	nop
 8008368:	bf00      	nop
 800836a:	e7fd      	b.n	8008368 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800836c:	4b19      	ldr	r3, [pc, #100]	@ (80083d4 <xTimerGenericCommand+0x98>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d02a      	beq.n	80083ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2b05      	cmp	r3, #5
 8008384:	dc18      	bgt.n	80083b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008386:	f7ff fc8b 	bl	8007ca0 <xTaskGetSchedulerState>
 800838a:	4603      	mov	r3, r0
 800838c:	2b02      	cmp	r3, #2
 800838e:	d109      	bne.n	80083a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008390:	4b10      	ldr	r3, [pc, #64]	@ (80083d4 <xTimerGenericCommand+0x98>)
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	f107 0110 	add.w	r1, r7, #16
 8008398:	2300      	movs	r3, #0
 800839a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800839c:	f7fe f900 	bl	80065a0 <xQueueGenericSend>
 80083a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80083a2:	e012      	b.n	80083ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80083a4:	4b0b      	ldr	r3, [pc, #44]	@ (80083d4 <xTimerGenericCommand+0x98>)
 80083a6:	6818      	ldr	r0, [r3, #0]
 80083a8:	f107 0110 	add.w	r1, r7, #16
 80083ac:	2300      	movs	r3, #0
 80083ae:	2200      	movs	r2, #0
 80083b0:	f7fe f8f6 	bl	80065a0 <xQueueGenericSend>
 80083b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80083b6:	e008      	b.n	80083ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80083b8:	4b06      	ldr	r3, [pc, #24]	@ (80083d4 <xTimerGenericCommand+0x98>)
 80083ba:	6818      	ldr	r0, [r3, #0]
 80083bc:	f107 0110 	add.w	r1, r7, #16
 80083c0:	2300      	movs	r3, #0
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	f7fe f9ee 	bl	80067a4 <xQueueGenericSendFromISR>
 80083c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80083ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3728      	adds	r7, #40	@ 0x28
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}
 80083d4:	20000eec 	.word	0x20000eec

080083d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af02      	add	r7, sp, #8
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083e2:	4b23      	ldr	r3, [pc, #140]	@ (8008470 <prvProcessExpiredTimer+0x98>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	3304      	adds	r3, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fd fead 	bl	8006150 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	2b00      	cmp	r3, #0
 8008402:	d023      	beq.n	800844c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	699a      	ldr	r2, [r3, #24]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	18d1      	adds	r1, r2, r3
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	6978      	ldr	r0, [r7, #20]
 8008412:	f000 f8d5 	bl	80085c0 <prvInsertTimerInActiveList>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d020      	beq.n	800845e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800841c:	2300      	movs	r3, #0
 800841e:	9300      	str	r3, [sp, #0]
 8008420:	2300      	movs	r3, #0
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	2100      	movs	r1, #0
 8008426:	6978      	ldr	r0, [r7, #20]
 8008428:	f7ff ff88 	bl	800833c <xTimerGenericCommand>
 800842c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d114      	bne.n	800845e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	60fb      	str	r3, [r7, #12]
}
 8008446:	bf00      	nop
 8008448:	bf00      	nop
 800844a:	e7fd      	b.n	8008448 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008452:	f023 0301 	bic.w	r3, r3, #1
 8008456:	b2da      	uxtb	r2, r3
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	6a1b      	ldr	r3, [r3, #32]
 8008462:	6978      	ldr	r0, [r7, #20]
 8008464:	4798      	blx	r3
}
 8008466:	bf00      	nop
 8008468:	3718      	adds	r7, #24
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	20000ee4 	.word	0x20000ee4

08008474 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800847c:	f107 0308 	add.w	r3, r7, #8
 8008480:	4618      	mov	r0, r3
 8008482:	f000 f859 	bl	8008538 <prvGetNextExpireTime>
 8008486:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	4619      	mov	r1, r3
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f000 f805 	bl	800849c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008492:	f000 f8d7 	bl	8008644 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008496:	bf00      	nop
 8008498:	e7f0      	b.n	800847c <prvTimerTask+0x8>
	...

0800849c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
 80084a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80084a6:	f7fe fff7 	bl	8007498 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084aa:	f107 0308 	add.w	r3, r7, #8
 80084ae:	4618      	mov	r0, r3
 80084b0:	f000 f866 	bl	8008580 <prvSampleTimeNow>
 80084b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d130      	bne.n	800851e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10a      	bne.n	80084d8 <prvProcessTimerOrBlockTask+0x3c>
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d806      	bhi.n	80084d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80084ca:	f7fe fff3 	bl	80074b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80084ce:	68f9      	ldr	r1, [r7, #12]
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff ff81 	bl	80083d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80084d6:	e024      	b.n	8008522 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d008      	beq.n	80084f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80084de:	4b13      	ldr	r3, [pc, #76]	@ (800852c <prvProcessTimerOrBlockTask+0x90>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d101      	bne.n	80084ec <prvProcessTimerOrBlockTask+0x50>
 80084e8:	2301      	movs	r3, #1
 80084ea:	e000      	b.n	80084ee <prvProcessTimerOrBlockTask+0x52>
 80084ec:	2300      	movs	r3, #0
 80084ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80084f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008530 <prvProcessTimerOrBlockTask+0x94>)
 80084f2:	6818      	ldr	r0, [r3, #0]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	683a      	ldr	r2, [r7, #0]
 80084fc:	4619      	mov	r1, r3
 80084fe:	f7fe fd33 	bl	8006f68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008502:	f7fe ffd7 	bl	80074b4 <xTaskResumeAll>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d10a      	bne.n	8008522 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800850c:	4b09      	ldr	r3, [pc, #36]	@ (8008534 <prvProcessTimerOrBlockTask+0x98>)
 800850e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008512:	601a      	str	r2, [r3, #0]
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	f3bf 8f6f 	isb	sy
}
 800851c:	e001      	b.n	8008522 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800851e:	f7fe ffc9 	bl	80074b4 <xTaskResumeAll>
}
 8008522:	bf00      	nop
 8008524:	3710      	adds	r7, #16
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	20000ee8 	.word	0x20000ee8
 8008530:	20000eec 	.word	0x20000eec
 8008534:	e000ed04 	.word	0xe000ed04

08008538 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008538:	b480      	push	{r7}
 800853a:	b085      	sub	sp, #20
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008540:	4b0e      	ldr	r3, [pc, #56]	@ (800857c <prvGetNextExpireTime+0x44>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d101      	bne.n	800854e <prvGetNextExpireTime+0x16>
 800854a:	2201      	movs	r2, #1
 800854c:	e000      	b.n	8008550 <prvGetNextExpireTime+0x18>
 800854e:	2200      	movs	r2, #0
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d105      	bne.n	8008568 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800855c:	4b07      	ldr	r3, [pc, #28]	@ (800857c <prvGetNextExpireTime+0x44>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	60fb      	str	r3, [r7, #12]
 8008566:	e001      	b.n	800856c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008568:	2300      	movs	r3, #0
 800856a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800856c:	68fb      	ldr	r3, [r7, #12]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3714      	adds	r7, #20
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
 800857a:	bf00      	nop
 800857c:	20000ee4 	.word	0x20000ee4

08008580 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008588:	f7ff f832 	bl	80075f0 <xTaskGetTickCount>
 800858c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800858e:	4b0b      	ldr	r3, [pc, #44]	@ (80085bc <prvSampleTimeNow+0x3c>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	429a      	cmp	r2, r3
 8008596:	d205      	bcs.n	80085a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008598:	f000 f93a 	bl	8008810 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	e002      	b.n	80085aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80085aa:	4a04      	ldr	r2, [pc, #16]	@ (80085bc <prvSampleTimeNow+0x3c>)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80085b0:	68fb      	ldr	r3, [r7, #12]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	20000ef4 	.word	0x20000ef4

080085c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b086      	sub	sp, #24
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	607a      	str	r2, [r7, #4]
 80085cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80085ce:	2300      	movs	r3, #0
 80085d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d812      	bhi.n	800860c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	1ad2      	subs	r2, r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	699b      	ldr	r3, [r3, #24]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d302      	bcc.n	80085fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80085f4:	2301      	movs	r3, #1
 80085f6:	617b      	str	r3, [r7, #20]
 80085f8:	e01b      	b.n	8008632 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80085fa:	4b10      	ldr	r3, [pc, #64]	@ (800863c <prvInsertTimerInActiveList+0x7c>)
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3304      	adds	r3, #4
 8008602:	4619      	mov	r1, r3
 8008604:	4610      	mov	r0, r2
 8008606:	f7fd fd6a 	bl	80060de <vListInsert>
 800860a:	e012      	b.n	8008632 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d206      	bcs.n	8008622 <prvInsertTimerInActiveList+0x62>
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d302      	bcc.n	8008622 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800861c:	2301      	movs	r3, #1
 800861e:	617b      	str	r3, [r7, #20]
 8008620:	e007      	b.n	8008632 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008622:	4b07      	ldr	r3, [pc, #28]	@ (8008640 <prvInsertTimerInActiveList+0x80>)
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	3304      	adds	r3, #4
 800862a:	4619      	mov	r1, r3
 800862c:	4610      	mov	r0, r2
 800862e:	f7fd fd56 	bl	80060de <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008632:	697b      	ldr	r3, [r7, #20]
}
 8008634:	4618      	mov	r0, r3
 8008636:	3718      	adds	r7, #24
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}
 800863c:	20000ee8 	.word	0x20000ee8
 8008640:	20000ee4 	.word	0x20000ee4

08008644 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b08e      	sub	sp, #56	@ 0x38
 8008648:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800864a:	e0ce      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2b00      	cmp	r3, #0
 8008650:	da19      	bge.n	8008686 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008652:	1d3b      	adds	r3, r7, #4
 8008654:	3304      	adds	r3, #4
 8008656:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d10b      	bne.n	8008676 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800865e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008662:	f383 8811 	msr	BASEPRI, r3
 8008666:	f3bf 8f6f 	isb	sy
 800866a:	f3bf 8f4f 	dsb	sy
 800866e:	61fb      	str	r3, [r7, #28]
}
 8008670:	bf00      	nop
 8008672:	bf00      	nop
 8008674:	e7fd      	b.n	8008672 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800867c:	6850      	ldr	r0, [r2, #4]
 800867e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008680:	6892      	ldr	r2, [r2, #8]
 8008682:	4611      	mov	r1, r2
 8008684:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	f2c0 80ae 	blt.w	80087ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d004      	beq.n	80086a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800869a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800869c:	3304      	adds	r3, #4
 800869e:	4618      	mov	r0, r3
 80086a0:	f7fd fd56 	bl	8006150 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80086a4:	463b      	mov	r3, r7
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff ff6a 	bl	8008580 <prvSampleTimeNow>
 80086ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2b09      	cmp	r3, #9
 80086b2:	f200 8097 	bhi.w	80087e4 <prvProcessReceivedCommands+0x1a0>
 80086b6:	a201      	add	r2, pc, #4	@ (adr r2, 80086bc <prvProcessReceivedCommands+0x78>)
 80086b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086bc:	080086e5 	.word	0x080086e5
 80086c0:	080086e5 	.word	0x080086e5
 80086c4:	080086e5 	.word	0x080086e5
 80086c8:	0800875b 	.word	0x0800875b
 80086cc:	0800876f 	.word	0x0800876f
 80086d0:	080087bb 	.word	0x080087bb
 80086d4:	080086e5 	.word	0x080086e5
 80086d8:	080086e5 	.word	0x080086e5
 80086dc:	0800875b 	.word	0x0800875b
 80086e0:	0800876f 	.word	0x0800876f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80086e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086ea:	f043 0301 	orr.w	r3, r3, #1
 80086ee:	b2da      	uxtb	r2, r3
 80086f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	18d1      	adds	r1, r2, r3
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008702:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008704:	f7ff ff5c 	bl	80085c0 <prvInsertTimerInActiveList>
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d06c      	beq.n	80087e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800870e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008710:	6a1b      	ldr	r3, [r3, #32]
 8008712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008714:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800871c:	f003 0304 	and.w	r3, r3, #4
 8008720:	2b00      	cmp	r3, #0
 8008722:	d061      	beq.n	80087e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008728:	699b      	ldr	r3, [r3, #24]
 800872a:	441a      	add	r2, r3
 800872c:	2300      	movs	r3, #0
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	2300      	movs	r3, #0
 8008732:	2100      	movs	r1, #0
 8008734:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008736:	f7ff fe01 	bl	800833c <xTimerGenericCommand>
 800873a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800873c:	6a3b      	ldr	r3, [r7, #32]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d152      	bne.n	80087e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008746:	f383 8811 	msr	BASEPRI, r3
 800874a:	f3bf 8f6f 	isb	sy
 800874e:	f3bf 8f4f 	dsb	sy
 8008752:	61bb      	str	r3, [r7, #24]
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop
 8008758:	e7fd      	b.n	8008756 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008760:	f023 0301 	bic.w	r3, r3, #1
 8008764:	b2da      	uxtb	r2, r3
 8008766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008768:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800876c:	e03d      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800876e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008774:	f043 0301 	orr.w	r3, r3, #1
 8008778:	b2da      	uxtb	r2, r3
 800877a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800877c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008784:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008788:	699b      	ldr	r3, [r3, #24]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10b      	bne.n	80087a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	617b      	str	r3, [r7, #20]
}
 80087a0:	bf00      	nop
 80087a2:	bf00      	nop
 80087a4:	e7fd      	b.n	80087a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80087a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a8:	699a      	ldr	r2, [r3, #24]
 80087aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ac:	18d1      	adds	r1, r2, r3
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087b4:	f7ff ff04 	bl	80085c0 <prvInsertTimerInActiveList>
					break;
 80087b8:	e017      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80087ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087c0:	f003 0302 	and.w	r3, r3, #2
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d103      	bne.n	80087d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80087c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80087ca:	f000 fbe5 	bl	8008f98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80087ce:	e00c      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087d6:	f023 0301 	bic.w	r3, r3, #1
 80087da:	b2da      	uxtb	r2, r3
 80087dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80087e2:	e002      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80087e4:	bf00      	nop
 80087e6:	e000      	b.n	80087ea <prvProcessReceivedCommands+0x1a6>
					break;
 80087e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087ea:	4b08      	ldr	r3, [pc, #32]	@ (800880c <prvProcessReceivedCommands+0x1c8>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	1d39      	adds	r1, r7, #4
 80087f0:	2200      	movs	r2, #0
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7fe f874 	bl	80068e0 <xQueueReceive>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f47f af26 	bne.w	800864c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008800:	bf00      	nop
 8008802:	bf00      	nop
 8008804:	3730      	adds	r7, #48	@ 0x30
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	20000eec 	.word	0x20000eec

08008810 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b088      	sub	sp, #32
 8008814:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008816:	e049      	b.n	80088ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008818:	4b2e      	ldr	r3, [pc, #184]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68db      	ldr	r3, [r3, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008822:	4b2c      	ldr	r3, [pc, #176]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68db      	ldr	r3, [r3, #12]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	3304      	adds	r3, #4
 8008830:	4618      	mov	r0, r3
 8008832:	f7fd fc8d 	bl	8006150 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	68f8      	ldr	r0, [r7, #12]
 800883c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008844:	f003 0304 	and.w	r3, r3, #4
 8008848:	2b00      	cmp	r3, #0
 800884a:	d02f      	beq.n	80088ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	693a      	ldr	r2, [r7, #16]
 8008852:	4413      	add	r3, r2
 8008854:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008856:	68ba      	ldr	r2, [r7, #8]
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	429a      	cmp	r2, r3
 800885c:	d90e      	bls.n	800887c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	68fa      	ldr	r2, [r7, #12]
 8008868:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800886a:	4b1a      	ldr	r3, [pc, #104]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	3304      	adds	r3, #4
 8008872:	4619      	mov	r1, r3
 8008874:	4610      	mov	r0, r2
 8008876:	f7fd fc32 	bl	80060de <vListInsert>
 800887a:	e017      	b.n	80088ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800887c:	2300      	movs	r3, #0
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	2300      	movs	r3, #0
 8008882:	693a      	ldr	r2, [r7, #16]
 8008884:	2100      	movs	r1, #0
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f7ff fd58 	bl	800833c <xTimerGenericCommand>
 800888c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10b      	bne.n	80088ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	603b      	str	r3, [r7, #0]
}
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088ac:	4b09      	ldr	r3, [pc, #36]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1b0      	bne.n	8008818 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80088b6:	4b07      	ldr	r3, [pc, #28]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80088bc:	4b06      	ldr	r3, [pc, #24]	@ (80088d8 <prvSwitchTimerLists+0xc8>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a04      	ldr	r2, [pc, #16]	@ (80088d4 <prvSwitchTimerLists+0xc4>)
 80088c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80088c4:	4a04      	ldr	r2, [pc, #16]	@ (80088d8 <prvSwitchTimerLists+0xc8>)
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	6013      	str	r3, [r2, #0]
}
 80088ca:	bf00      	nop
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	20000ee4 	.word	0x20000ee4
 80088d8:	20000ee8 	.word	0x20000ee8

080088dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b082      	sub	sp, #8
 80088e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80088e2:	f000 f969 	bl	8008bb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80088e6:	4b15      	ldr	r3, [pc, #84]	@ (800893c <prvCheckForValidListAndQueue+0x60>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d120      	bne.n	8008930 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80088ee:	4814      	ldr	r0, [pc, #80]	@ (8008940 <prvCheckForValidListAndQueue+0x64>)
 80088f0:	f7fd fba4 	bl	800603c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80088f4:	4813      	ldr	r0, [pc, #76]	@ (8008944 <prvCheckForValidListAndQueue+0x68>)
 80088f6:	f7fd fba1 	bl	800603c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80088fa:	4b13      	ldr	r3, [pc, #76]	@ (8008948 <prvCheckForValidListAndQueue+0x6c>)
 80088fc:	4a10      	ldr	r2, [pc, #64]	@ (8008940 <prvCheckForValidListAndQueue+0x64>)
 80088fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008900:	4b12      	ldr	r3, [pc, #72]	@ (800894c <prvCheckForValidListAndQueue+0x70>)
 8008902:	4a10      	ldr	r2, [pc, #64]	@ (8008944 <prvCheckForValidListAndQueue+0x68>)
 8008904:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008906:	2300      	movs	r3, #0
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	4b11      	ldr	r3, [pc, #68]	@ (8008950 <prvCheckForValidListAndQueue+0x74>)
 800890c:	4a11      	ldr	r2, [pc, #68]	@ (8008954 <prvCheckForValidListAndQueue+0x78>)
 800890e:	2110      	movs	r1, #16
 8008910:	200a      	movs	r0, #10
 8008912:	f7fd fcb1 	bl	8006278 <xQueueGenericCreateStatic>
 8008916:	4603      	mov	r3, r0
 8008918:	4a08      	ldr	r2, [pc, #32]	@ (800893c <prvCheckForValidListAndQueue+0x60>)
 800891a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800891c:	4b07      	ldr	r3, [pc, #28]	@ (800893c <prvCheckForValidListAndQueue+0x60>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d005      	beq.n	8008930 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008924:	4b05      	ldr	r3, [pc, #20]	@ (800893c <prvCheckForValidListAndQueue+0x60>)
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	490b      	ldr	r1, [pc, #44]	@ (8008958 <prvCheckForValidListAndQueue+0x7c>)
 800892a:	4618      	mov	r0, r3
 800892c:	f7fe faf2 	bl	8006f14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008930:	f000 f974 	bl	8008c1c <vPortExitCritical>
}
 8008934:	bf00      	nop
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	20000eec 	.word	0x20000eec
 8008940:	20000ebc 	.word	0x20000ebc
 8008944:	20000ed0 	.word	0x20000ed0
 8008948:	20000ee4 	.word	0x20000ee4
 800894c:	20000ee8 	.word	0x20000ee8
 8008950:	20000f98 	.word	0x20000f98
 8008954:	20000ef8 	.word	0x20000ef8
 8008958:	08009e04 	.word	0x08009e04

0800895c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800895c:	b480      	push	{r7}
 800895e:	b085      	sub	sp, #20
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3b04      	subs	r3, #4
 800896c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008974:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	3b04      	subs	r3, #4
 800897a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f023 0201 	bic.w	r2, r3, #1
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	3b04      	subs	r3, #4
 800898a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800898c:	4a0c      	ldr	r2, [pc, #48]	@ (80089c0 <pxPortInitialiseStack+0x64>)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	3b14      	subs	r3, #20
 8008996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	3b04      	subs	r3, #4
 80089a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f06f 0202 	mvn.w	r2, #2
 80089aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	3b20      	subs	r3, #32
 80089b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80089b2:	68fb      	ldr	r3, [r7, #12]
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3714      	adds	r7, #20
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	080089c5 	.word	0x080089c5

080089c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80089ca:	2300      	movs	r3, #0
 80089cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80089ce:	4b13      	ldr	r3, [pc, #76]	@ (8008a1c <prvTaskExitError+0x58>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d6:	d00b      	beq.n	80089f0 <prvTaskExitError+0x2c>
	__asm volatile
 80089d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089dc:	f383 8811 	msr	BASEPRI, r3
 80089e0:	f3bf 8f6f 	isb	sy
 80089e4:	f3bf 8f4f 	dsb	sy
 80089e8:	60fb      	str	r3, [r7, #12]
}
 80089ea:	bf00      	nop
 80089ec:	bf00      	nop
 80089ee:	e7fd      	b.n	80089ec <prvTaskExitError+0x28>
	__asm volatile
 80089f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f4:	f383 8811 	msr	BASEPRI, r3
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	f3bf 8f4f 	dsb	sy
 8008a00:	60bb      	str	r3, [r7, #8]
}
 8008a02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a04:	bf00      	nop
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d0fc      	beq.n	8008a06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a0c:	bf00      	nop
 8008a0e:	bf00      	nop
 8008a10:	3714      	adds	r7, #20
 8008a12:	46bd      	mov	sp, r7
 8008a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop
 8008a1c:	2000001c 	.word	0x2000001c

08008a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008a20:	4b07      	ldr	r3, [pc, #28]	@ (8008a40 <pxCurrentTCBConst2>)
 8008a22:	6819      	ldr	r1, [r3, #0]
 8008a24:	6808      	ldr	r0, [r1, #0]
 8008a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a2a:	f380 8809 	msr	PSP, r0
 8008a2e:	f3bf 8f6f 	isb	sy
 8008a32:	f04f 0000 	mov.w	r0, #0
 8008a36:	f380 8811 	msr	BASEPRI, r0
 8008a3a:	4770      	bx	lr
 8008a3c:	f3af 8000 	nop.w

08008a40 <pxCurrentTCBConst2>:
 8008a40:	200009bc 	.word	0x200009bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a44:	bf00      	nop
 8008a46:	bf00      	nop

08008a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008a48:	4808      	ldr	r0, [pc, #32]	@ (8008a6c <prvPortStartFirstTask+0x24>)
 8008a4a:	6800      	ldr	r0, [r0, #0]
 8008a4c:	6800      	ldr	r0, [r0, #0]
 8008a4e:	f380 8808 	msr	MSP, r0
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	f380 8814 	msr	CONTROL, r0
 8008a5a:	b662      	cpsie	i
 8008a5c:	b661      	cpsie	f
 8008a5e:	f3bf 8f4f 	dsb	sy
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	df00      	svc	0
 8008a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a6a:	bf00      	nop
 8008a6c:	e000ed08 	.word	0xe000ed08

08008a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008a76:	4b47      	ldr	r3, [pc, #284]	@ (8008b94 <xPortStartScheduler+0x124>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a47      	ldr	r2, [pc, #284]	@ (8008b98 <xPortStartScheduler+0x128>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d10b      	bne.n	8008a98 <xPortStartScheduler+0x28>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	60fb      	str	r3, [r7, #12]
}
 8008a92:	bf00      	nop
 8008a94:	bf00      	nop
 8008a96:	e7fd      	b.n	8008a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008a98:	4b3e      	ldr	r3, [pc, #248]	@ (8008b94 <xPortStartScheduler+0x124>)
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a3f      	ldr	r2, [pc, #252]	@ (8008b9c <xPortStartScheduler+0x12c>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d10b      	bne.n	8008aba <xPortStartScheduler+0x4a>
	__asm volatile
 8008aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa6:	f383 8811 	msr	BASEPRI, r3
 8008aaa:	f3bf 8f6f 	isb	sy
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	613b      	str	r3, [r7, #16]
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	e7fd      	b.n	8008ab6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008aba:	4b39      	ldr	r3, [pc, #228]	@ (8008ba0 <xPortStartScheduler+0x130>)
 8008abc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	22ff      	movs	r2, #255	@ 0xff
 8008aca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	b2db      	uxtb	r3, r3
 8008ad2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008ad4:	78fb      	ldrb	r3, [r7, #3]
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008adc:	b2da      	uxtb	r2, r3
 8008ade:	4b31      	ldr	r3, [pc, #196]	@ (8008ba4 <xPortStartScheduler+0x134>)
 8008ae0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008ae2:	4b31      	ldr	r3, [pc, #196]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008ae4:	2207      	movs	r2, #7
 8008ae6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ae8:	e009      	b.n	8008afe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008aea:	4b2f      	ldr	r3, [pc, #188]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	3b01      	subs	r3, #1
 8008af0:	4a2d      	ldr	r2, [pc, #180]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008af2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008af4:	78fb      	ldrb	r3, [r7, #3]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	005b      	lsls	r3, r3, #1
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008afe:	78fb      	ldrb	r3, [r7, #3]
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b06:	2b80      	cmp	r3, #128	@ 0x80
 8008b08:	d0ef      	beq.n	8008aea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b0a:	4b27      	ldr	r3, [pc, #156]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f1c3 0307 	rsb	r3, r3, #7
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	d00b      	beq.n	8008b2e <xPortStartScheduler+0xbe>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	60bb      	str	r3, [r7, #8]
}
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	e7fd      	b.n	8008b2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	021b      	lsls	r3, r3, #8
 8008b34:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008b38:	4b1b      	ldr	r3, [pc, #108]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b40:	4a19      	ldr	r2, [pc, #100]	@ (8008ba8 <xPortStartScheduler+0x138>)
 8008b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	b2da      	uxtb	r2, r3
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b4c:	4b17      	ldr	r3, [pc, #92]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a16      	ldr	r2, [pc, #88]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b58:	4b14      	ldr	r3, [pc, #80]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a13      	ldr	r2, [pc, #76]	@ (8008bac <xPortStartScheduler+0x13c>)
 8008b5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b64:	f000 f8da 	bl	8008d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b68:	4b11      	ldr	r3, [pc, #68]	@ (8008bb0 <xPortStartScheduler+0x140>)
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008b6e:	f000 f8f9 	bl	8008d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b72:	4b10      	ldr	r3, [pc, #64]	@ (8008bb4 <xPortStartScheduler+0x144>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a0f      	ldr	r2, [pc, #60]	@ (8008bb4 <xPortStartScheduler+0x144>)
 8008b78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008b7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b7e:	f7ff ff63 	bl	8008a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b82:	f7fe fdff 	bl	8007784 <vTaskSwitchContext>
	prvTaskExitError();
 8008b86:	f7ff ff1d 	bl	80089c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3718      	adds	r7, #24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}
 8008b94:	e000ed00 	.word	0xe000ed00
 8008b98:	410fc271 	.word	0x410fc271
 8008b9c:	410fc270 	.word	0x410fc270
 8008ba0:	e000e400 	.word	0xe000e400
 8008ba4:	20000fe8 	.word	0x20000fe8
 8008ba8:	20000fec 	.word	0x20000fec
 8008bac:	e000ed20 	.word	0xe000ed20
 8008bb0:	2000001c 	.word	0x2000001c
 8008bb4:	e000ef34 	.word	0xe000ef34

08008bb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc2:	f383 8811 	msr	BASEPRI, r3
 8008bc6:	f3bf 8f6f 	isb	sy
 8008bca:	f3bf 8f4f 	dsb	sy
 8008bce:	607b      	str	r3, [r7, #4]
}
 8008bd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008bd2:	4b10      	ldr	r3, [pc, #64]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8008c14 <vPortEnterCritical+0x5c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d110      	bne.n	8008c06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008be4:	4b0c      	ldr	r3, [pc, #48]	@ (8008c18 <vPortEnterCritical+0x60>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <vPortEnterCritical+0x4e>
	__asm volatile
 8008bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf2:	f383 8811 	msr	BASEPRI, r3
 8008bf6:	f3bf 8f6f 	isb	sy
 8008bfa:	f3bf 8f4f 	dsb	sy
 8008bfe:	603b      	str	r3, [r7, #0]
}
 8008c00:	bf00      	nop
 8008c02:	bf00      	nop
 8008c04:	e7fd      	b.n	8008c02 <vPortEnterCritical+0x4a>
	}
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	2000001c 	.word	0x2000001c
 8008c18:	e000ed04 	.word	0xe000ed04

08008c1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c22:	4b12      	ldr	r3, [pc, #72]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10b      	bne.n	8008c42 <vPortExitCritical+0x26>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	607b      	str	r3, [r7, #4]
}
 8008c3c:	bf00      	nop
 8008c3e:	bf00      	nop
 8008c40:	e7fd      	b.n	8008c3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c42:	4b0a      	ldr	r3, [pc, #40]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	4a08      	ldr	r2, [pc, #32]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c4c:	4b07      	ldr	r3, [pc, #28]	@ (8008c6c <vPortExitCritical+0x50>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d105      	bne.n	8008c60 <vPortExitCritical+0x44>
 8008c54:	2300      	movs	r3, #0
 8008c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	f383 8811 	msr	BASEPRI, r3
}
 8008c5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	2000001c 	.word	0x2000001c

08008c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c70:	f3ef 8009 	mrs	r0, PSP
 8008c74:	f3bf 8f6f 	isb	sy
 8008c78:	4b15      	ldr	r3, [pc, #84]	@ (8008cd0 <pxCurrentTCBConst>)
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	f01e 0f10 	tst.w	lr, #16
 8008c80:	bf08      	it	eq
 8008c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8a:	6010      	str	r0, [r2, #0]
 8008c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c94:	f380 8811 	msr	BASEPRI, r0
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f7fe fd70 	bl	8007784 <vTaskSwitchContext>
 8008ca4:	f04f 0000 	mov.w	r0, #0
 8008ca8:	f380 8811 	msr	BASEPRI, r0
 8008cac:	bc09      	pop	{r0, r3}
 8008cae:	6819      	ldr	r1, [r3, #0]
 8008cb0:	6808      	ldr	r0, [r1, #0]
 8008cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb6:	f01e 0f10 	tst.w	lr, #16
 8008cba:	bf08      	it	eq
 8008cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008cc0:	f380 8809 	msr	PSP, r0
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	f3af 8000 	nop.w

08008cd0 <pxCurrentTCBConst>:
 8008cd0:	200009bc 	.word	0x200009bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop

08008cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8008cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce2:	f383 8811 	msr	BASEPRI, r3
 8008ce6:	f3bf 8f6f 	isb	sy
 8008cea:	f3bf 8f4f 	dsb	sy
 8008cee:	607b      	str	r3, [r7, #4]
}
 8008cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cf2:	f7fe fc8d 	bl	8007610 <xTaskIncrementTick>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d003      	beq.n	8008d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cfc:	4b06      	ldr	r3, [pc, #24]	@ (8008d18 <xPortSysTickHandler+0x40>)
 8008cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	2300      	movs	r3, #0
 8008d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	f383 8811 	msr	BASEPRI, r3
}
 8008d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d10:	bf00      	nop
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}
 8008d18:	e000ed04 	.word	0xe000ed04

08008d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008d20:	4b0b      	ldr	r3, [pc, #44]	@ (8008d50 <vPortSetupTimerInterrupt+0x34>)
 8008d22:	2200      	movs	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008d26:	4b0b      	ldr	r3, [pc, #44]	@ (8008d54 <vPortSetupTimerInterrupt+0x38>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d58 <vPortSetupTimerInterrupt+0x3c>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a0a      	ldr	r2, [pc, #40]	@ (8008d5c <vPortSetupTimerInterrupt+0x40>)
 8008d32:	fba2 2303 	umull	r2, r3, r2, r3
 8008d36:	099b      	lsrs	r3, r3, #6
 8008d38:	4a09      	ldr	r2, [pc, #36]	@ (8008d60 <vPortSetupTimerInterrupt+0x44>)
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008d3e:	4b04      	ldr	r3, [pc, #16]	@ (8008d50 <vPortSetupTimerInterrupt+0x34>)
 8008d40:	2207      	movs	r2, #7
 8008d42:	601a      	str	r2, [r3, #0]
}
 8008d44:	bf00      	nop
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	e000e010 	.word	0xe000e010
 8008d54:	e000e018 	.word	0xe000e018
 8008d58:	20000000 	.word	0x20000000
 8008d5c:	10624dd3 	.word	0x10624dd3
 8008d60:	e000e014 	.word	0xe000e014

08008d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008d64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008d74 <vPortEnableVFP+0x10>
 8008d68:	6801      	ldr	r1, [r0, #0]
 8008d6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008d6e:	6001      	str	r1, [r0, #0]
 8008d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d72:	bf00      	nop
 8008d74:	e000ed88 	.word	0xe000ed88

08008d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d7e:	f3ef 8305 	mrs	r3, IPSR
 8008d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2b0f      	cmp	r3, #15
 8008d88:	d915      	bls.n	8008db6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d8a:	4a18      	ldr	r2, [pc, #96]	@ (8008dec <vPortValidateInterruptPriority+0x74>)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d94:	4b16      	ldr	r3, [pc, #88]	@ (8008df0 <vPortValidateInterruptPriority+0x78>)
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	7afa      	ldrb	r2, [r7, #11]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d20b      	bcs.n	8008db6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	607b      	str	r3, [r7, #4]
}
 8008db0:	bf00      	nop
 8008db2:	bf00      	nop
 8008db4:	e7fd      	b.n	8008db2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008db6:	4b0f      	ldr	r3, [pc, #60]	@ (8008df4 <vPortValidateInterruptPriority+0x7c>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8008df8 <vPortValidateInterruptPriority+0x80>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d90b      	bls.n	8008dde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dca:	f383 8811 	msr	BASEPRI, r3
 8008dce:	f3bf 8f6f 	isb	sy
 8008dd2:	f3bf 8f4f 	dsb	sy
 8008dd6:	603b      	str	r3, [r7, #0]
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	e7fd      	b.n	8008dda <vPortValidateInterruptPriority+0x62>
	}
 8008dde:	bf00      	nop
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	e000e3f0 	.word	0xe000e3f0
 8008df0:	20000fe8 	.word	0x20000fe8
 8008df4:	e000ed0c 	.word	0xe000ed0c
 8008df8:	20000fec 	.word	0x20000fec

08008dfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b08a      	sub	sp, #40	@ 0x28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e04:	2300      	movs	r3, #0
 8008e06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e08:	f7fe fb46 	bl	8007498 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008f80 <pvPortMalloc+0x184>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d101      	bne.n	8008e18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e14:	f000 f924 	bl	8009060 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e18:	4b5a      	ldr	r3, [pc, #360]	@ (8008f84 <pvPortMalloc+0x188>)
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	4013      	ands	r3, r2
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f040 8095 	bne.w	8008f50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d01e      	beq.n	8008e6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008e2c:	2208      	movs	r2, #8
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4413      	add	r3, r2
 8008e32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f003 0307 	and.w	r3, r3, #7
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d015      	beq.n	8008e6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f023 0307 	bic.w	r3, r3, #7
 8008e44:	3308      	adds	r3, #8
 8008e46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d00b      	beq.n	8008e6a <pvPortMalloc+0x6e>
	__asm volatile
 8008e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e56:	f383 8811 	msr	BASEPRI, r3
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	617b      	str	r3, [r7, #20]
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	e7fd      	b.n	8008e66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d06f      	beq.n	8008f50 <pvPortMalloc+0x154>
 8008e70:	4b45      	ldr	r3, [pc, #276]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d86a      	bhi.n	8008f50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e7a:	4b44      	ldr	r3, [pc, #272]	@ (8008f8c <pvPortMalloc+0x190>)
 8008e7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e7e:	4b43      	ldr	r3, [pc, #268]	@ (8008f8c <pvPortMalloc+0x190>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e84:	e004      	b.n	8008e90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d903      	bls.n	8008ea2 <pvPortMalloc+0xa6>
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d1f1      	bne.n	8008e86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008ea2:	4b37      	ldr	r3, [pc, #220]	@ (8008f80 <pvPortMalloc+0x184>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d051      	beq.n	8008f50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2208      	movs	r2, #8
 8008eb2:	4413      	add	r3, r2
 8008eb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	6a3b      	ldr	r3, [r7, #32]
 8008ebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	1ad2      	subs	r2, r2, r3
 8008ec6:	2308      	movs	r3, #8
 8008ec8:	005b      	lsls	r3, r3, #1
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d920      	bls.n	8008f10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	f003 0307 	and.w	r3, r3, #7
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00b      	beq.n	8008ef8 <pvPortMalloc+0xfc>
	__asm volatile
 8008ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	613b      	str	r3, [r7, #16]
}
 8008ef2:	bf00      	nop
 8008ef4:	bf00      	nop
 8008ef6:	e7fd      	b.n	8008ef4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	69bb      	ldr	r3, [r7, #24]
 8008f02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f0a:	69b8      	ldr	r0, [r7, #24]
 8008f0c:	f000 f90a 	bl	8009124 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f10:	4b1d      	ldr	r3, [pc, #116]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	1ad3      	subs	r3, r2, r3
 8008f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	4b1b      	ldr	r3, [pc, #108]	@ (8008f90 <pvPortMalloc+0x194>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d203      	bcs.n	8008f32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008f2a:	4b17      	ldr	r3, [pc, #92]	@ (8008f88 <pvPortMalloc+0x18c>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a18      	ldr	r2, [pc, #96]	@ (8008f90 <pvPortMalloc+0x194>)
 8008f30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	4b13      	ldr	r3, [pc, #76]	@ (8008f84 <pvPortMalloc+0x188>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	431a      	orrs	r2, r3
 8008f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f42:	2200      	movs	r2, #0
 8008f44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f46:	4b13      	ldr	r3, [pc, #76]	@ (8008f94 <pvPortMalloc+0x198>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	4a11      	ldr	r2, [pc, #68]	@ (8008f94 <pvPortMalloc+0x198>)
 8008f4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f50:	f7fe fab0 	bl	80074b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	f003 0307 	and.w	r3, r3, #7
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00b      	beq.n	8008f76 <pvPortMalloc+0x17a>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	60fb      	str	r3, [r7, #12]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <pvPortMalloc+0x176>
	return pvReturn;
 8008f76:	69fb      	ldr	r3, [r7, #28]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3728      	adds	r7, #40	@ 0x28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	20004bf8 	.word	0x20004bf8
 8008f84:	20004c0c 	.word	0x20004c0c
 8008f88:	20004bfc 	.word	0x20004bfc
 8008f8c:	20004bf0 	.word	0x20004bf0
 8008f90:	20004c00 	.word	0x20004c00
 8008f94:	20004c04 	.word	0x20004c04

08008f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d04f      	beq.n	800904a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008faa:	2308      	movs	r3, #8
 8008fac:	425b      	negs	r3, r3
 8008fae:	697a      	ldr	r2, [r7, #20]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	4b25      	ldr	r3, [pc, #148]	@ (8009054 <vPortFree+0xbc>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10b      	bne.n	8008fde <vPortFree+0x46>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	60fb      	str	r3, [r7, #12]
}
 8008fd8:	bf00      	nop
 8008fda:	bf00      	nop
 8008fdc:	e7fd      	b.n	8008fda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d00b      	beq.n	8008ffe <vPortFree+0x66>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	60bb      	str	r3, [r7, #8]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	4b14      	ldr	r3, [pc, #80]	@ (8009054 <vPortFree+0xbc>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4013      	ands	r3, r2
 8009008:	2b00      	cmp	r3, #0
 800900a:	d01e      	beq.n	800904a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d11a      	bne.n	800904a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	685a      	ldr	r2, [r3, #4]
 8009018:	4b0e      	ldr	r3, [pc, #56]	@ (8009054 <vPortFree+0xbc>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	43db      	mvns	r3, r3
 800901e:	401a      	ands	r2, r3
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009024:	f7fe fa38 	bl	8007498 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	4b0a      	ldr	r3, [pc, #40]	@ (8009058 <vPortFree+0xc0>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4413      	add	r3, r2
 8009032:	4a09      	ldr	r2, [pc, #36]	@ (8009058 <vPortFree+0xc0>)
 8009034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009036:	6938      	ldr	r0, [r7, #16]
 8009038:	f000 f874 	bl	8009124 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800903c:	4b07      	ldr	r3, [pc, #28]	@ (800905c <vPortFree+0xc4>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	3301      	adds	r3, #1
 8009042:	4a06      	ldr	r2, [pc, #24]	@ (800905c <vPortFree+0xc4>)
 8009044:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009046:	f7fe fa35 	bl	80074b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800904a:	bf00      	nop
 800904c:	3718      	adds	r7, #24
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	20004c0c 	.word	0x20004c0c
 8009058:	20004bfc 	.word	0x20004bfc
 800905c:	20004c08 	.word	0x20004c08

08009060 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009060:	b480      	push	{r7}
 8009062:	b085      	sub	sp, #20
 8009064:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009066:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800906a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800906c:	4b27      	ldr	r3, [pc, #156]	@ (800910c <prvHeapInit+0xac>)
 800906e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00c      	beq.n	8009094 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	3307      	adds	r3, #7
 800907e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f023 0307 	bic.w	r3, r3, #7
 8009086:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	4a1f      	ldr	r2, [pc, #124]	@ (800910c <prvHeapInit+0xac>)
 8009090:	4413      	add	r3, r2
 8009092:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009098:	4a1d      	ldr	r2, [pc, #116]	@ (8009110 <prvHeapInit+0xb0>)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800909e:	4b1c      	ldr	r3, [pc, #112]	@ (8009110 <prvHeapInit+0xb0>)
 80090a0:	2200      	movs	r2, #0
 80090a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68ba      	ldr	r2, [r7, #8]
 80090a8:	4413      	add	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80090ac:	2208      	movs	r2, #8
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	1a9b      	subs	r3, r3, r2
 80090b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f023 0307 	bic.w	r3, r3, #7
 80090ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4a15      	ldr	r2, [pc, #84]	@ (8009114 <prvHeapInit+0xb4>)
 80090c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80090c2:	4b14      	ldr	r3, [pc, #80]	@ (8009114 <prvHeapInit+0xb4>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	2200      	movs	r2, #0
 80090c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80090ca:	4b12      	ldr	r3, [pc, #72]	@ (8009114 <prvHeapInit+0xb4>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2200      	movs	r2, #0
 80090d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	1ad2      	subs	r2, r2, r3
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <prvHeapInit+0xb4>)
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	4a0a      	ldr	r2, [pc, #40]	@ (8009118 <prvHeapInit+0xb8>)
 80090ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	4a09      	ldr	r2, [pc, #36]	@ (800911c <prvHeapInit+0xbc>)
 80090f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090f8:	4b09      	ldr	r3, [pc, #36]	@ (8009120 <prvHeapInit+0xc0>)
 80090fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090fe:	601a      	str	r2, [r3, #0]
}
 8009100:	bf00      	nop
 8009102:	3714      	adds	r7, #20
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr
 800910c:	20000ff0 	.word	0x20000ff0
 8009110:	20004bf0 	.word	0x20004bf0
 8009114:	20004bf8 	.word	0x20004bf8
 8009118:	20004c00 	.word	0x20004c00
 800911c:	20004bfc 	.word	0x20004bfc
 8009120:	20004c0c 	.word	0x20004c0c

08009124 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800912c:	4b28      	ldr	r3, [pc, #160]	@ (80091d0 <prvInsertBlockIntoFreeList+0xac>)
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	e002      	b.n	8009138 <prvInsertBlockIntoFreeList+0x14>
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	429a      	cmp	r2, r3
 8009140:	d8f7      	bhi.n	8009132 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	4413      	add	r3, r2
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	429a      	cmp	r2, r3
 8009152:	d108      	bne.n	8009166 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	685a      	ldr	r2, [r3, #4]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	441a      	add	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	441a      	add	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	429a      	cmp	r2, r3
 8009178:	d118      	bne.n	80091ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	4b15      	ldr	r3, [pc, #84]	@ (80091d4 <prvInsertBlockIntoFreeList+0xb0>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	429a      	cmp	r2, r3
 8009184:	d00d      	beq.n	80091a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	685a      	ldr	r2, [r3, #4]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	441a      	add	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	e008      	b.n	80091b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80091a2:	4b0c      	ldr	r3, [pc, #48]	@ (80091d4 <prvInsertBlockIntoFreeList+0xb0>)
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	e003      	b.n	80091b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d002      	beq.n	80091c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	20004bf0 	.word	0x20004bf0
 80091d4:	20004bf8 	.word	0x20004bf8

080091d8 <siprintf>:
 80091d8:	b40e      	push	{r1, r2, r3}
 80091da:	b510      	push	{r4, lr}
 80091dc:	b09d      	sub	sp, #116	@ 0x74
 80091de:	ab1f      	add	r3, sp, #124	@ 0x7c
 80091e0:	9002      	str	r0, [sp, #8]
 80091e2:	9006      	str	r0, [sp, #24]
 80091e4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80091e8:	480a      	ldr	r0, [pc, #40]	@ (8009214 <siprintf+0x3c>)
 80091ea:	9107      	str	r1, [sp, #28]
 80091ec:	9104      	str	r1, [sp, #16]
 80091ee:	490a      	ldr	r1, [pc, #40]	@ (8009218 <siprintf+0x40>)
 80091f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f4:	9105      	str	r1, [sp, #20]
 80091f6:	2400      	movs	r4, #0
 80091f8:	a902      	add	r1, sp, #8
 80091fa:	6800      	ldr	r0, [r0, #0]
 80091fc:	9301      	str	r3, [sp, #4]
 80091fe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009200:	f000 fa08 	bl	8009614 <_svfiprintf_r>
 8009204:	9b02      	ldr	r3, [sp, #8]
 8009206:	701c      	strb	r4, [r3, #0]
 8009208:	b01d      	add	sp, #116	@ 0x74
 800920a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800920e:	b003      	add	sp, #12
 8009210:	4770      	bx	lr
 8009212:	bf00      	nop
 8009214:	20000020 	.word	0x20000020
 8009218:	ffff0208 	.word	0xffff0208

0800921c <memset>:
 800921c:	4402      	add	r2, r0
 800921e:	4603      	mov	r3, r0
 8009220:	4293      	cmp	r3, r2
 8009222:	d100      	bne.n	8009226 <memset+0xa>
 8009224:	4770      	bx	lr
 8009226:	f803 1b01 	strb.w	r1, [r3], #1
 800922a:	e7f9      	b.n	8009220 <memset+0x4>

0800922c <_reclaim_reent>:
 800922c:	4b2d      	ldr	r3, [pc, #180]	@ (80092e4 <_reclaim_reent+0xb8>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4283      	cmp	r3, r0
 8009232:	b570      	push	{r4, r5, r6, lr}
 8009234:	4604      	mov	r4, r0
 8009236:	d053      	beq.n	80092e0 <_reclaim_reent+0xb4>
 8009238:	69c3      	ldr	r3, [r0, #28]
 800923a:	b31b      	cbz	r3, 8009284 <_reclaim_reent+0x58>
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	b163      	cbz	r3, 800925a <_reclaim_reent+0x2e>
 8009240:	2500      	movs	r5, #0
 8009242:	69e3      	ldr	r3, [r4, #28]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	5959      	ldr	r1, [r3, r5]
 8009248:	b9b1      	cbnz	r1, 8009278 <_reclaim_reent+0x4c>
 800924a:	3504      	adds	r5, #4
 800924c:	2d80      	cmp	r5, #128	@ 0x80
 800924e:	d1f8      	bne.n	8009242 <_reclaim_reent+0x16>
 8009250:	69e3      	ldr	r3, [r4, #28]
 8009252:	4620      	mov	r0, r4
 8009254:	68d9      	ldr	r1, [r3, #12]
 8009256:	f000 f889 	bl	800936c <_free_r>
 800925a:	69e3      	ldr	r3, [r4, #28]
 800925c:	6819      	ldr	r1, [r3, #0]
 800925e:	b111      	cbz	r1, 8009266 <_reclaim_reent+0x3a>
 8009260:	4620      	mov	r0, r4
 8009262:	f000 f883 	bl	800936c <_free_r>
 8009266:	69e3      	ldr	r3, [r4, #28]
 8009268:	689d      	ldr	r5, [r3, #8]
 800926a:	b15d      	cbz	r5, 8009284 <_reclaim_reent+0x58>
 800926c:	4629      	mov	r1, r5
 800926e:	4620      	mov	r0, r4
 8009270:	682d      	ldr	r5, [r5, #0]
 8009272:	f000 f87b 	bl	800936c <_free_r>
 8009276:	e7f8      	b.n	800926a <_reclaim_reent+0x3e>
 8009278:	680e      	ldr	r6, [r1, #0]
 800927a:	4620      	mov	r0, r4
 800927c:	f000 f876 	bl	800936c <_free_r>
 8009280:	4631      	mov	r1, r6
 8009282:	e7e1      	b.n	8009248 <_reclaim_reent+0x1c>
 8009284:	6961      	ldr	r1, [r4, #20]
 8009286:	b111      	cbz	r1, 800928e <_reclaim_reent+0x62>
 8009288:	4620      	mov	r0, r4
 800928a:	f000 f86f 	bl	800936c <_free_r>
 800928e:	69e1      	ldr	r1, [r4, #28]
 8009290:	b111      	cbz	r1, 8009298 <_reclaim_reent+0x6c>
 8009292:	4620      	mov	r0, r4
 8009294:	f000 f86a 	bl	800936c <_free_r>
 8009298:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800929a:	b111      	cbz	r1, 80092a2 <_reclaim_reent+0x76>
 800929c:	4620      	mov	r0, r4
 800929e:	f000 f865 	bl	800936c <_free_r>
 80092a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092a4:	b111      	cbz	r1, 80092ac <_reclaim_reent+0x80>
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 f860 	bl	800936c <_free_r>
 80092ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80092ae:	b111      	cbz	r1, 80092b6 <_reclaim_reent+0x8a>
 80092b0:	4620      	mov	r0, r4
 80092b2:	f000 f85b 	bl	800936c <_free_r>
 80092b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80092b8:	b111      	cbz	r1, 80092c0 <_reclaim_reent+0x94>
 80092ba:	4620      	mov	r0, r4
 80092bc:	f000 f856 	bl	800936c <_free_r>
 80092c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80092c2:	b111      	cbz	r1, 80092ca <_reclaim_reent+0x9e>
 80092c4:	4620      	mov	r0, r4
 80092c6:	f000 f851 	bl	800936c <_free_r>
 80092ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80092cc:	b111      	cbz	r1, 80092d4 <_reclaim_reent+0xa8>
 80092ce:	4620      	mov	r0, r4
 80092d0:	f000 f84c 	bl	800936c <_free_r>
 80092d4:	6a23      	ldr	r3, [r4, #32]
 80092d6:	b11b      	cbz	r3, 80092e0 <_reclaim_reent+0xb4>
 80092d8:	4620      	mov	r0, r4
 80092da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092de:	4718      	bx	r3
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
 80092e2:	bf00      	nop
 80092e4:	20000020 	.word	0x20000020

080092e8 <__errno>:
 80092e8:	4b01      	ldr	r3, [pc, #4]	@ (80092f0 <__errno+0x8>)
 80092ea:	6818      	ldr	r0, [r3, #0]
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	20000020 	.word	0x20000020

080092f4 <__libc_init_array>:
 80092f4:	b570      	push	{r4, r5, r6, lr}
 80092f6:	4d0d      	ldr	r5, [pc, #52]	@ (800932c <__libc_init_array+0x38>)
 80092f8:	4c0d      	ldr	r4, [pc, #52]	@ (8009330 <__libc_init_array+0x3c>)
 80092fa:	1b64      	subs	r4, r4, r5
 80092fc:	10a4      	asrs	r4, r4, #2
 80092fe:	2600      	movs	r6, #0
 8009300:	42a6      	cmp	r6, r4
 8009302:	d109      	bne.n	8009318 <__libc_init_array+0x24>
 8009304:	4d0b      	ldr	r5, [pc, #44]	@ (8009334 <__libc_init_array+0x40>)
 8009306:	4c0c      	ldr	r4, [pc, #48]	@ (8009338 <__libc_init_array+0x44>)
 8009308:	f000 fc6c 	bl	8009be4 <_init>
 800930c:	1b64      	subs	r4, r4, r5
 800930e:	10a4      	asrs	r4, r4, #2
 8009310:	2600      	movs	r6, #0
 8009312:	42a6      	cmp	r6, r4
 8009314:	d105      	bne.n	8009322 <__libc_init_array+0x2e>
 8009316:	bd70      	pop	{r4, r5, r6, pc}
 8009318:	f855 3b04 	ldr.w	r3, [r5], #4
 800931c:	4798      	blx	r3
 800931e:	3601      	adds	r6, #1
 8009320:	e7ee      	b.n	8009300 <__libc_init_array+0xc>
 8009322:	f855 3b04 	ldr.w	r3, [r5], #4
 8009326:	4798      	blx	r3
 8009328:	3601      	adds	r6, #1
 800932a:	e7f2      	b.n	8009312 <__libc_init_array+0x1e>
 800932c:	08009fb8 	.word	0x08009fb8
 8009330:	08009fb8 	.word	0x08009fb8
 8009334:	08009fb8 	.word	0x08009fb8
 8009338:	08009fbc 	.word	0x08009fbc

0800933c <__retarget_lock_acquire_recursive>:
 800933c:	4770      	bx	lr

0800933e <__retarget_lock_release_recursive>:
 800933e:	4770      	bx	lr

08009340 <strcpy>:
 8009340:	4603      	mov	r3, r0
 8009342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009346:	f803 2b01 	strb.w	r2, [r3], #1
 800934a:	2a00      	cmp	r2, #0
 800934c:	d1f9      	bne.n	8009342 <strcpy+0x2>
 800934e:	4770      	bx	lr

08009350 <memcpy>:
 8009350:	440a      	add	r2, r1
 8009352:	4291      	cmp	r1, r2
 8009354:	f100 33ff 	add.w	r3, r0, #4294967295
 8009358:	d100      	bne.n	800935c <memcpy+0xc>
 800935a:	4770      	bx	lr
 800935c:	b510      	push	{r4, lr}
 800935e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009362:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009366:	4291      	cmp	r1, r2
 8009368:	d1f9      	bne.n	800935e <memcpy+0xe>
 800936a:	bd10      	pop	{r4, pc}

0800936c <_free_r>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4605      	mov	r5, r0
 8009370:	2900      	cmp	r1, #0
 8009372:	d041      	beq.n	80093f8 <_free_r+0x8c>
 8009374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009378:	1f0c      	subs	r4, r1, #4
 800937a:	2b00      	cmp	r3, #0
 800937c:	bfb8      	it	lt
 800937e:	18e4      	addlt	r4, r4, r3
 8009380:	f000 f8e0 	bl	8009544 <__malloc_lock>
 8009384:	4a1d      	ldr	r2, [pc, #116]	@ (80093fc <_free_r+0x90>)
 8009386:	6813      	ldr	r3, [r2, #0]
 8009388:	b933      	cbnz	r3, 8009398 <_free_r+0x2c>
 800938a:	6063      	str	r3, [r4, #4]
 800938c:	6014      	str	r4, [r2, #0]
 800938e:	4628      	mov	r0, r5
 8009390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009394:	f000 b8dc 	b.w	8009550 <__malloc_unlock>
 8009398:	42a3      	cmp	r3, r4
 800939a:	d908      	bls.n	80093ae <_free_r+0x42>
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	1821      	adds	r1, r4, r0
 80093a0:	428b      	cmp	r3, r1
 80093a2:	bf01      	itttt	eq
 80093a4:	6819      	ldreq	r1, [r3, #0]
 80093a6:	685b      	ldreq	r3, [r3, #4]
 80093a8:	1809      	addeq	r1, r1, r0
 80093aa:	6021      	streq	r1, [r4, #0]
 80093ac:	e7ed      	b.n	800938a <_free_r+0x1e>
 80093ae:	461a      	mov	r2, r3
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	b10b      	cbz	r3, 80093b8 <_free_r+0x4c>
 80093b4:	42a3      	cmp	r3, r4
 80093b6:	d9fa      	bls.n	80093ae <_free_r+0x42>
 80093b8:	6811      	ldr	r1, [r2, #0]
 80093ba:	1850      	adds	r0, r2, r1
 80093bc:	42a0      	cmp	r0, r4
 80093be:	d10b      	bne.n	80093d8 <_free_r+0x6c>
 80093c0:	6820      	ldr	r0, [r4, #0]
 80093c2:	4401      	add	r1, r0
 80093c4:	1850      	adds	r0, r2, r1
 80093c6:	4283      	cmp	r3, r0
 80093c8:	6011      	str	r1, [r2, #0]
 80093ca:	d1e0      	bne.n	800938e <_free_r+0x22>
 80093cc:	6818      	ldr	r0, [r3, #0]
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	6053      	str	r3, [r2, #4]
 80093d2:	4408      	add	r0, r1
 80093d4:	6010      	str	r0, [r2, #0]
 80093d6:	e7da      	b.n	800938e <_free_r+0x22>
 80093d8:	d902      	bls.n	80093e0 <_free_r+0x74>
 80093da:	230c      	movs	r3, #12
 80093dc:	602b      	str	r3, [r5, #0]
 80093de:	e7d6      	b.n	800938e <_free_r+0x22>
 80093e0:	6820      	ldr	r0, [r4, #0]
 80093e2:	1821      	adds	r1, r4, r0
 80093e4:	428b      	cmp	r3, r1
 80093e6:	bf04      	itt	eq
 80093e8:	6819      	ldreq	r1, [r3, #0]
 80093ea:	685b      	ldreq	r3, [r3, #4]
 80093ec:	6063      	str	r3, [r4, #4]
 80093ee:	bf04      	itt	eq
 80093f0:	1809      	addeq	r1, r1, r0
 80093f2:	6021      	streq	r1, [r4, #0]
 80093f4:	6054      	str	r4, [r2, #4]
 80093f6:	e7ca      	b.n	800938e <_free_r+0x22>
 80093f8:	bd38      	pop	{r3, r4, r5, pc}
 80093fa:	bf00      	nop
 80093fc:	20004d54 	.word	0x20004d54

08009400 <sbrk_aligned>:
 8009400:	b570      	push	{r4, r5, r6, lr}
 8009402:	4e0f      	ldr	r6, [pc, #60]	@ (8009440 <sbrk_aligned+0x40>)
 8009404:	460c      	mov	r4, r1
 8009406:	6831      	ldr	r1, [r6, #0]
 8009408:	4605      	mov	r5, r0
 800940a:	b911      	cbnz	r1, 8009412 <sbrk_aligned+0x12>
 800940c:	f000 fba4 	bl	8009b58 <_sbrk_r>
 8009410:	6030      	str	r0, [r6, #0]
 8009412:	4621      	mov	r1, r4
 8009414:	4628      	mov	r0, r5
 8009416:	f000 fb9f 	bl	8009b58 <_sbrk_r>
 800941a:	1c43      	adds	r3, r0, #1
 800941c:	d103      	bne.n	8009426 <sbrk_aligned+0x26>
 800941e:	f04f 34ff 	mov.w	r4, #4294967295
 8009422:	4620      	mov	r0, r4
 8009424:	bd70      	pop	{r4, r5, r6, pc}
 8009426:	1cc4      	adds	r4, r0, #3
 8009428:	f024 0403 	bic.w	r4, r4, #3
 800942c:	42a0      	cmp	r0, r4
 800942e:	d0f8      	beq.n	8009422 <sbrk_aligned+0x22>
 8009430:	1a21      	subs	r1, r4, r0
 8009432:	4628      	mov	r0, r5
 8009434:	f000 fb90 	bl	8009b58 <_sbrk_r>
 8009438:	3001      	adds	r0, #1
 800943a:	d1f2      	bne.n	8009422 <sbrk_aligned+0x22>
 800943c:	e7ef      	b.n	800941e <sbrk_aligned+0x1e>
 800943e:	bf00      	nop
 8009440:	20004d50 	.word	0x20004d50

08009444 <_malloc_r>:
 8009444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009448:	1ccd      	adds	r5, r1, #3
 800944a:	f025 0503 	bic.w	r5, r5, #3
 800944e:	3508      	adds	r5, #8
 8009450:	2d0c      	cmp	r5, #12
 8009452:	bf38      	it	cc
 8009454:	250c      	movcc	r5, #12
 8009456:	2d00      	cmp	r5, #0
 8009458:	4606      	mov	r6, r0
 800945a:	db01      	blt.n	8009460 <_malloc_r+0x1c>
 800945c:	42a9      	cmp	r1, r5
 800945e:	d904      	bls.n	800946a <_malloc_r+0x26>
 8009460:	230c      	movs	r3, #12
 8009462:	6033      	str	r3, [r6, #0]
 8009464:	2000      	movs	r0, #0
 8009466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800946a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009540 <_malloc_r+0xfc>
 800946e:	f000 f869 	bl	8009544 <__malloc_lock>
 8009472:	f8d8 3000 	ldr.w	r3, [r8]
 8009476:	461c      	mov	r4, r3
 8009478:	bb44      	cbnz	r4, 80094cc <_malloc_r+0x88>
 800947a:	4629      	mov	r1, r5
 800947c:	4630      	mov	r0, r6
 800947e:	f7ff ffbf 	bl	8009400 <sbrk_aligned>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	4604      	mov	r4, r0
 8009486:	d158      	bne.n	800953a <_malloc_r+0xf6>
 8009488:	f8d8 4000 	ldr.w	r4, [r8]
 800948c:	4627      	mov	r7, r4
 800948e:	2f00      	cmp	r7, #0
 8009490:	d143      	bne.n	800951a <_malloc_r+0xd6>
 8009492:	2c00      	cmp	r4, #0
 8009494:	d04b      	beq.n	800952e <_malloc_r+0xea>
 8009496:	6823      	ldr	r3, [r4, #0]
 8009498:	4639      	mov	r1, r7
 800949a:	4630      	mov	r0, r6
 800949c:	eb04 0903 	add.w	r9, r4, r3
 80094a0:	f000 fb5a 	bl	8009b58 <_sbrk_r>
 80094a4:	4581      	cmp	r9, r0
 80094a6:	d142      	bne.n	800952e <_malloc_r+0xea>
 80094a8:	6821      	ldr	r1, [r4, #0]
 80094aa:	1a6d      	subs	r5, r5, r1
 80094ac:	4629      	mov	r1, r5
 80094ae:	4630      	mov	r0, r6
 80094b0:	f7ff ffa6 	bl	8009400 <sbrk_aligned>
 80094b4:	3001      	adds	r0, #1
 80094b6:	d03a      	beq.n	800952e <_malloc_r+0xea>
 80094b8:	6823      	ldr	r3, [r4, #0]
 80094ba:	442b      	add	r3, r5
 80094bc:	6023      	str	r3, [r4, #0]
 80094be:	f8d8 3000 	ldr.w	r3, [r8]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	bb62      	cbnz	r2, 8009520 <_malloc_r+0xdc>
 80094c6:	f8c8 7000 	str.w	r7, [r8]
 80094ca:	e00f      	b.n	80094ec <_malloc_r+0xa8>
 80094cc:	6822      	ldr	r2, [r4, #0]
 80094ce:	1b52      	subs	r2, r2, r5
 80094d0:	d420      	bmi.n	8009514 <_malloc_r+0xd0>
 80094d2:	2a0b      	cmp	r2, #11
 80094d4:	d917      	bls.n	8009506 <_malloc_r+0xc2>
 80094d6:	1961      	adds	r1, r4, r5
 80094d8:	42a3      	cmp	r3, r4
 80094da:	6025      	str	r5, [r4, #0]
 80094dc:	bf18      	it	ne
 80094de:	6059      	strne	r1, [r3, #4]
 80094e0:	6863      	ldr	r3, [r4, #4]
 80094e2:	bf08      	it	eq
 80094e4:	f8c8 1000 	streq.w	r1, [r8]
 80094e8:	5162      	str	r2, [r4, r5]
 80094ea:	604b      	str	r3, [r1, #4]
 80094ec:	4630      	mov	r0, r6
 80094ee:	f000 f82f 	bl	8009550 <__malloc_unlock>
 80094f2:	f104 000b 	add.w	r0, r4, #11
 80094f6:	1d23      	adds	r3, r4, #4
 80094f8:	f020 0007 	bic.w	r0, r0, #7
 80094fc:	1ac2      	subs	r2, r0, r3
 80094fe:	bf1c      	itt	ne
 8009500:	1a1b      	subne	r3, r3, r0
 8009502:	50a3      	strne	r3, [r4, r2]
 8009504:	e7af      	b.n	8009466 <_malloc_r+0x22>
 8009506:	6862      	ldr	r2, [r4, #4]
 8009508:	42a3      	cmp	r3, r4
 800950a:	bf0c      	ite	eq
 800950c:	f8c8 2000 	streq.w	r2, [r8]
 8009510:	605a      	strne	r2, [r3, #4]
 8009512:	e7eb      	b.n	80094ec <_malloc_r+0xa8>
 8009514:	4623      	mov	r3, r4
 8009516:	6864      	ldr	r4, [r4, #4]
 8009518:	e7ae      	b.n	8009478 <_malloc_r+0x34>
 800951a:	463c      	mov	r4, r7
 800951c:	687f      	ldr	r7, [r7, #4]
 800951e:	e7b6      	b.n	800948e <_malloc_r+0x4a>
 8009520:	461a      	mov	r2, r3
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	42a3      	cmp	r3, r4
 8009526:	d1fb      	bne.n	8009520 <_malloc_r+0xdc>
 8009528:	2300      	movs	r3, #0
 800952a:	6053      	str	r3, [r2, #4]
 800952c:	e7de      	b.n	80094ec <_malloc_r+0xa8>
 800952e:	230c      	movs	r3, #12
 8009530:	6033      	str	r3, [r6, #0]
 8009532:	4630      	mov	r0, r6
 8009534:	f000 f80c 	bl	8009550 <__malloc_unlock>
 8009538:	e794      	b.n	8009464 <_malloc_r+0x20>
 800953a:	6005      	str	r5, [r0, #0]
 800953c:	e7d6      	b.n	80094ec <_malloc_r+0xa8>
 800953e:	bf00      	nop
 8009540:	20004d54 	.word	0x20004d54

08009544 <__malloc_lock>:
 8009544:	4801      	ldr	r0, [pc, #4]	@ (800954c <__malloc_lock+0x8>)
 8009546:	f7ff bef9 	b.w	800933c <__retarget_lock_acquire_recursive>
 800954a:	bf00      	nop
 800954c:	20004d4c 	.word	0x20004d4c

08009550 <__malloc_unlock>:
 8009550:	4801      	ldr	r0, [pc, #4]	@ (8009558 <__malloc_unlock+0x8>)
 8009552:	f7ff bef4 	b.w	800933e <__retarget_lock_release_recursive>
 8009556:	bf00      	nop
 8009558:	20004d4c 	.word	0x20004d4c

0800955c <__ssputs_r>:
 800955c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009560:	688e      	ldr	r6, [r1, #8]
 8009562:	461f      	mov	r7, r3
 8009564:	42be      	cmp	r6, r7
 8009566:	680b      	ldr	r3, [r1, #0]
 8009568:	4682      	mov	sl, r0
 800956a:	460c      	mov	r4, r1
 800956c:	4690      	mov	r8, r2
 800956e:	d82d      	bhi.n	80095cc <__ssputs_r+0x70>
 8009570:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009574:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009578:	d026      	beq.n	80095c8 <__ssputs_r+0x6c>
 800957a:	6965      	ldr	r5, [r4, #20]
 800957c:	6909      	ldr	r1, [r1, #16]
 800957e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009582:	eba3 0901 	sub.w	r9, r3, r1
 8009586:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800958a:	1c7b      	adds	r3, r7, #1
 800958c:	444b      	add	r3, r9
 800958e:	106d      	asrs	r5, r5, #1
 8009590:	429d      	cmp	r5, r3
 8009592:	bf38      	it	cc
 8009594:	461d      	movcc	r5, r3
 8009596:	0553      	lsls	r3, r2, #21
 8009598:	d527      	bpl.n	80095ea <__ssputs_r+0x8e>
 800959a:	4629      	mov	r1, r5
 800959c:	f7ff ff52 	bl	8009444 <_malloc_r>
 80095a0:	4606      	mov	r6, r0
 80095a2:	b360      	cbz	r0, 80095fe <__ssputs_r+0xa2>
 80095a4:	6921      	ldr	r1, [r4, #16]
 80095a6:	464a      	mov	r2, r9
 80095a8:	f7ff fed2 	bl	8009350 <memcpy>
 80095ac:	89a3      	ldrh	r3, [r4, #12]
 80095ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095b6:	81a3      	strh	r3, [r4, #12]
 80095b8:	6126      	str	r6, [r4, #16]
 80095ba:	6165      	str	r5, [r4, #20]
 80095bc:	444e      	add	r6, r9
 80095be:	eba5 0509 	sub.w	r5, r5, r9
 80095c2:	6026      	str	r6, [r4, #0]
 80095c4:	60a5      	str	r5, [r4, #8]
 80095c6:	463e      	mov	r6, r7
 80095c8:	42be      	cmp	r6, r7
 80095ca:	d900      	bls.n	80095ce <__ssputs_r+0x72>
 80095cc:	463e      	mov	r6, r7
 80095ce:	6820      	ldr	r0, [r4, #0]
 80095d0:	4632      	mov	r2, r6
 80095d2:	4641      	mov	r1, r8
 80095d4:	f000 faa6 	bl	8009b24 <memmove>
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	1b9b      	subs	r3, r3, r6
 80095dc:	60a3      	str	r3, [r4, #8]
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	4433      	add	r3, r6
 80095e2:	6023      	str	r3, [r4, #0]
 80095e4:	2000      	movs	r0, #0
 80095e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ea:	462a      	mov	r2, r5
 80095ec:	f000 fac4 	bl	8009b78 <_realloc_r>
 80095f0:	4606      	mov	r6, r0
 80095f2:	2800      	cmp	r0, #0
 80095f4:	d1e0      	bne.n	80095b8 <__ssputs_r+0x5c>
 80095f6:	6921      	ldr	r1, [r4, #16]
 80095f8:	4650      	mov	r0, sl
 80095fa:	f7ff feb7 	bl	800936c <_free_r>
 80095fe:	230c      	movs	r3, #12
 8009600:	f8ca 3000 	str.w	r3, [sl]
 8009604:	89a3      	ldrh	r3, [r4, #12]
 8009606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800960a:	81a3      	strh	r3, [r4, #12]
 800960c:	f04f 30ff 	mov.w	r0, #4294967295
 8009610:	e7e9      	b.n	80095e6 <__ssputs_r+0x8a>
	...

08009614 <_svfiprintf_r>:
 8009614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009618:	4698      	mov	r8, r3
 800961a:	898b      	ldrh	r3, [r1, #12]
 800961c:	061b      	lsls	r3, r3, #24
 800961e:	b09d      	sub	sp, #116	@ 0x74
 8009620:	4607      	mov	r7, r0
 8009622:	460d      	mov	r5, r1
 8009624:	4614      	mov	r4, r2
 8009626:	d510      	bpl.n	800964a <_svfiprintf_r+0x36>
 8009628:	690b      	ldr	r3, [r1, #16]
 800962a:	b973      	cbnz	r3, 800964a <_svfiprintf_r+0x36>
 800962c:	2140      	movs	r1, #64	@ 0x40
 800962e:	f7ff ff09 	bl	8009444 <_malloc_r>
 8009632:	6028      	str	r0, [r5, #0]
 8009634:	6128      	str	r0, [r5, #16]
 8009636:	b930      	cbnz	r0, 8009646 <_svfiprintf_r+0x32>
 8009638:	230c      	movs	r3, #12
 800963a:	603b      	str	r3, [r7, #0]
 800963c:	f04f 30ff 	mov.w	r0, #4294967295
 8009640:	b01d      	add	sp, #116	@ 0x74
 8009642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009646:	2340      	movs	r3, #64	@ 0x40
 8009648:	616b      	str	r3, [r5, #20]
 800964a:	2300      	movs	r3, #0
 800964c:	9309      	str	r3, [sp, #36]	@ 0x24
 800964e:	2320      	movs	r3, #32
 8009650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009654:	f8cd 800c 	str.w	r8, [sp, #12]
 8009658:	2330      	movs	r3, #48	@ 0x30
 800965a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097f8 <_svfiprintf_r+0x1e4>
 800965e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009662:	f04f 0901 	mov.w	r9, #1
 8009666:	4623      	mov	r3, r4
 8009668:	469a      	mov	sl, r3
 800966a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800966e:	b10a      	cbz	r2, 8009674 <_svfiprintf_r+0x60>
 8009670:	2a25      	cmp	r2, #37	@ 0x25
 8009672:	d1f9      	bne.n	8009668 <_svfiprintf_r+0x54>
 8009674:	ebba 0b04 	subs.w	fp, sl, r4
 8009678:	d00b      	beq.n	8009692 <_svfiprintf_r+0x7e>
 800967a:	465b      	mov	r3, fp
 800967c:	4622      	mov	r2, r4
 800967e:	4629      	mov	r1, r5
 8009680:	4638      	mov	r0, r7
 8009682:	f7ff ff6b 	bl	800955c <__ssputs_r>
 8009686:	3001      	adds	r0, #1
 8009688:	f000 80a7 	beq.w	80097da <_svfiprintf_r+0x1c6>
 800968c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800968e:	445a      	add	r2, fp
 8009690:	9209      	str	r2, [sp, #36]	@ 0x24
 8009692:	f89a 3000 	ldrb.w	r3, [sl]
 8009696:	2b00      	cmp	r3, #0
 8009698:	f000 809f 	beq.w	80097da <_svfiprintf_r+0x1c6>
 800969c:	2300      	movs	r3, #0
 800969e:	f04f 32ff 	mov.w	r2, #4294967295
 80096a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096a6:	f10a 0a01 	add.w	sl, sl, #1
 80096aa:	9304      	str	r3, [sp, #16]
 80096ac:	9307      	str	r3, [sp, #28]
 80096ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80096b4:	4654      	mov	r4, sl
 80096b6:	2205      	movs	r2, #5
 80096b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096bc:	484e      	ldr	r0, [pc, #312]	@ (80097f8 <_svfiprintf_r+0x1e4>)
 80096be:	f7f6 fdbf 	bl	8000240 <memchr>
 80096c2:	9a04      	ldr	r2, [sp, #16]
 80096c4:	b9d8      	cbnz	r0, 80096fe <_svfiprintf_r+0xea>
 80096c6:	06d0      	lsls	r0, r2, #27
 80096c8:	bf44      	itt	mi
 80096ca:	2320      	movmi	r3, #32
 80096cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096d0:	0711      	lsls	r1, r2, #28
 80096d2:	bf44      	itt	mi
 80096d4:	232b      	movmi	r3, #43	@ 0x2b
 80096d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096da:	f89a 3000 	ldrb.w	r3, [sl]
 80096de:	2b2a      	cmp	r3, #42	@ 0x2a
 80096e0:	d015      	beq.n	800970e <_svfiprintf_r+0xfa>
 80096e2:	9a07      	ldr	r2, [sp, #28]
 80096e4:	4654      	mov	r4, sl
 80096e6:	2000      	movs	r0, #0
 80096e8:	f04f 0c0a 	mov.w	ip, #10
 80096ec:	4621      	mov	r1, r4
 80096ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096f2:	3b30      	subs	r3, #48	@ 0x30
 80096f4:	2b09      	cmp	r3, #9
 80096f6:	d94b      	bls.n	8009790 <_svfiprintf_r+0x17c>
 80096f8:	b1b0      	cbz	r0, 8009728 <_svfiprintf_r+0x114>
 80096fa:	9207      	str	r2, [sp, #28]
 80096fc:	e014      	b.n	8009728 <_svfiprintf_r+0x114>
 80096fe:	eba0 0308 	sub.w	r3, r0, r8
 8009702:	fa09 f303 	lsl.w	r3, r9, r3
 8009706:	4313      	orrs	r3, r2
 8009708:	9304      	str	r3, [sp, #16]
 800970a:	46a2      	mov	sl, r4
 800970c:	e7d2      	b.n	80096b4 <_svfiprintf_r+0xa0>
 800970e:	9b03      	ldr	r3, [sp, #12]
 8009710:	1d19      	adds	r1, r3, #4
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	9103      	str	r1, [sp, #12]
 8009716:	2b00      	cmp	r3, #0
 8009718:	bfbb      	ittet	lt
 800971a:	425b      	neglt	r3, r3
 800971c:	f042 0202 	orrlt.w	r2, r2, #2
 8009720:	9307      	strge	r3, [sp, #28]
 8009722:	9307      	strlt	r3, [sp, #28]
 8009724:	bfb8      	it	lt
 8009726:	9204      	strlt	r2, [sp, #16]
 8009728:	7823      	ldrb	r3, [r4, #0]
 800972a:	2b2e      	cmp	r3, #46	@ 0x2e
 800972c:	d10a      	bne.n	8009744 <_svfiprintf_r+0x130>
 800972e:	7863      	ldrb	r3, [r4, #1]
 8009730:	2b2a      	cmp	r3, #42	@ 0x2a
 8009732:	d132      	bne.n	800979a <_svfiprintf_r+0x186>
 8009734:	9b03      	ldr	r3, [sp, #12]
 8009736:	1d1a      	adds	r2, r3, #4
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	9203      	str	r2, [sp, #12]
 800973c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009740:	3402      	adds	r4, #2
 8009742:	9305      	str	r3, [sp, #20]
 8009744:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009808 <_svfiprintf_r+0x1f4>
 8009748:	7821      	ldrb	r1, [r4, #0]
 800974a:	2203      	movs	r2, #3
 800974c:	4650      	mov	r0, sl
 800974e:	f7f6 fd77 	bl	8000240 <memchr>
 8009752:	b138      	cbz	r0, 8009764 <_svfiprintf_r+0x150>
 8009754:	9b04      	ldr	r3, [sp, #16]
 8009756:	eba0 000a 	sub.w	r0, r0, sl
 800975a:	2240      	movs	r2, #64	@ 0x40
 800975c:	4082      	lsls	r2, r0
 800975e:	4313      	orrs	r3, r2
 8009760:	3401      	adds	r4, #1
 8009762:	9304      	str	r3, [sp, #16]
 8009764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009768:	4824      	ldr	r0, [pc, #144]	@ (80097fc <_svfiprintf_r+0x1e8>)
 800976a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800976e:	2206      	movs	r2, #6
 8009770:	f7f6 fd66 	bl	8000240 <memchr>
 8009774:	2800      	cmp	r0, #0
 8009776:	d036      	beq.n	80097e6 <_svfiprintf_r+0x1d2>
 8009778:	4b21      	ldr	r3, [pc, #132]	@ (8009800 <_svfiprintf_r+0x1ec>)
 800977a:	bb1b      	cbnz	r3, 80097c4 <_svfiprintf_r+0x1b0>
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	3307      	adds	r3, #7
 8009780:	f023 0307 	bic.w	r3, r3, #7
 8009784:	3308      	adds	r3, #8
 8009786:	9303      	str	r3, [sp, #12]
 8009788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800978a:	4433      	add	r3, r6
 800978c:	9309      	str	r3, [sp, #36]	@ 0x24
 800978e:	e76a      	b.n	8009666 <_svfiprintf_r+0x52>
 8009790:	fb0c 3202 	mla	r2, ip, r2, r3
 8009794:	460c      	mov	r4, r1
 8009796:	2001      	movs	r0, #1
 8009798:	e7a8      	b.n	80096ec <_svfiprintf_r+0xd8>
 800979a:	2300      	movs	r3, #0
 800979c:	3401      	adds	r4, #1
 800979e:	9305      	str	r3, [sp, #20]
 80097a0:	4619      	mov	r1, r3
 80097a2:	f04f 0c0a 	mov.w	ip, #10
 80097a6:	4620      	mov	r0, r4
 80097a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097ac:	3a30      	subs	r2, #48	@ 0x30
 80097ae:	2a09      	cmp	r2, #9
 80097b0:	d903      	bls.n	80097ba <_svfiprintf_r+0x1a6>
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d0c6      	beq.n	8009744 <_svfiprintf_r+0x130>
 80097b6:	9105      	str	r1, [sp, #20]
 80097b8:	e7c4      	b.n	8009744 <_svfiprintf_r+0x130>
 80097ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80097be:	4604      	mov	r4, r0
 80097c0:	2301      	movs	r3, #1
 80097c2:	e7f0      	b.n	80097a6 <_svfiprintf_r+0x192>
 80097c4:	ab03      	add	r3, sp, #12
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	462a      	mov	r2, r5
 80097ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009804 <_svfiprintf_r+0x1f0>)
 80097cc:	a904      	add	r1, sp, #16
 80097ce:	4638      	mov	r0, r7
 80097d0:	f3af 8000 	nop.w
 80097d4:	1c42      	adds	r2, r0, #1
 80097d6:	4606      	mov	r6, r0
 80097d8:	d1d6      	bne.n	8009788 <_svfiprintf_r+0x174>
 80097da:	89ab      	ldrh	r3, [r5, #12]
 80097dc:	065b      	lsls	r3, r3, #25
 80097de:	f53f af2d 	bmi.w	800963c <_svfiprintf_r+0x28>
 80097e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097e4:	e72c      	b.n	8009640 <_svfiprintf_r+0x2c>
 80097e6:	ab03      	add	r3, sp, #12
 80097e8:	9300      	str	r3, [sp, #0]
 80097ea:	462a      	mov	r2, r5
 80097ec:	4b05      	ldr	r3, [pc, #20]	@ (8009804 <_svfiprintf_r+0x1f0>)
 80097ee:	a904      	add	r1, sp, #16
 80097f0:	4638      	mov	r0, r7
 80097f2:	f000 f879 	bl	80098e8 <_printf_i>
 80097f6:	e7ed      	b.n	80097d4 <_svfiprintf_r+0x1c0>
 80097f8:	08009f7c 	.word	0x08009f7c
 80097fc:	08009f86 	.word	0x08009f86
 8009800:	00000000 	.word	0x00000000
 8009804:	0800955d 	.word	0x0800955d
 8009808:	08009f82 	.word	0x08009f82

0800980c <_printf_common>:
 800980c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009810:	4616      	mov	r6, r2
 8009812:	4698      	mov	r8, r3
 8009814:	688a      	ldr	r2, [r1, #8]
 8009816:	690b      	ldr	r3, [r1, #16]
 8009818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800981c:	4293      	cmp	r3, r2
 800981e:	bfb8      	it	lt
 8009820:	4613      	movlt	r3, r2
 8009822:	6033      	str	r3, [r6, #0]
 8009824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009828:	4607      	mov	r7, r0
 800982a:	460c      	mov	r4, r1
 800982c:	b10a      	cbz	r2, 8009832 <_printf_common+0x26>
 800982e:	3301      	adds	r3, #1
 8009830:	6033      	str	r3, [r6, #0]
 8009832:	6823      	ldr	r3, [r4, #0]
 8009834:	0699      	lsls	r1, r3, #26
 8009836:	bf42      	ittt	mi
 8009838:	6833      	ldrmi	r3, [r6, #0]
 800983a:	3302      	addmi	r3, #2
 800983c:	6033      	strmi	r3, [r6, #0]
 800983e:	6825      	ldr	r5, [r4, #0]
 8009840:	f015 0506 	ands.w	r5, r5, #6
 8009844:	d106      	bne.n	8009854 <_printf_common+0x48>
 8009846:	f104 0a19 	add.w	sl, r4, #25
 800984a:	68e3      	ldr	r3, [r4, #12]
 800984c:	6832      	ldr	r2, [r6, #0]
 800984e:	1a9b      	subs	r3, r3, r2
 8009850:	42ab      	cmp	r3, r5
 8009852:	dc26      	bgt.n	80098a2 <_printf_common+0x96>
 8009854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009858:	6822      	ldr	r2, [r4, #0]
 800985a:	3b00      	subs	r3, #0
 800985c:	bf18      	it	ne
 800985e:	2301      	movne	r3, #1
 8009860:	0692      	lsls	r2, r2, #26
 8009862:	d42b      	bmi.n	80098bc <_printf_common+0xb0>
 8009864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009868:	4641      	mov	r1, r8
 800986a:	4638      	mov	r0, r7
 800986c:	47c8      	blx	r9
 800986e:	3001      	adds	r0, #1
 8009870:	d01e      	beq.n	80098b0 <_printf_common+0xa4>
 8009872:	6823      	ldr	r3, [r4, #0]
 8009874:	6922      	ldr	r2, [r4, #16]
 8009876:	f003 0306 	and.w	r3, r3, #6
 800987a:	2b04      	cmp	r3, #4
 800987c:	bf02      	ittt	eq
 800987e:	68e5      	ldreq	r5, [r4, #12]
 8009880:	6833      	ldreq	r3, [r6, #0]
 8009882:	1aed      	subeq	r5, r5, r3
 8009884:	68a3      	ldr	r3, [r4, #8]
 8009886:	bf0c      	ite	eq
 8009888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800988c:	2500      	movne	r5, #0
 800988e:	4293      	cmp	r3, r2
 8009890:	bfc4      	itt	gt
 8009892:	1a9b      	subgt	r3, r3, r2
 8009894:	18ed      	addgt	r5, r5, r3
 8009896:	2600      	movs	r6, #0
 8009898:	341a      	adds	r4, #26
 800989a:	42b5      	cmp	r5, r6
 800989c:	d11a      	bne.n	80098d4 <_printf_common+0xc8>
 800989e:	2000      	movs	r0, #0
 80098a0:	e008      	b.n	80098b4 <_printf_common+0xa8>
 80098a2:	2301      	movs	r3, #1
 80098a4:	4652      	mov	r2, sl
 80098a6:	4641      	mov	r1, r8
 80098a8:	4638      	mov	r0, r7
 80098aa:	47c8      	blx	r9
 80098ac:	3001      	adds	r0, #1
 80098ae:	d103      	bne.n	80098b8 <_printf_common+0xac>
 80098b0:	f04f 30ff 	mov.w	r0, #4294967295
 80098b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098b8:	3501      	adds	r5, #1
 80098ba:	e7c6      	b.n	800984a <_printf_common+0x3e>
 80098bc:	18e1      	adds	r1, r4, r3
 80098be:	1c5a      	adds	r2, r3, #1
 80098c0:	2030      	movs	r0, #48	@ 0x30
 80098c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098c6:	4422      	add	r2, r4
 80098c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098d0:	3302      	adds	r3, #2
 80098d2:	e7c7      	b.n	8009864 <_printf_common+0x58>
 80098d4:	2301      	movs	r3, #1
 80098d6:	4622      	mov	r2, r4
 80098d8:	4641      	mov	r1, r8
 80098da:	4638      	mov	r0, r7
 80098dc:	47c8      	blx	r9
 80098de:	3001      	adds	r0, #1
 80098e0:	d0e6      	beq.n	80098b0 <_printf_common+0xa4>
 80098e2:	3601      	adds	r6, #1
 80098e4:	e7d9      	b.n	800989a <_printf_common+0x8e>
	...

080098e8 <_printf_i>:
 80098e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098ec:	7e0f      	ldrb	r7, [r1, #24]
 80098ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098f0:	2f78      	cmp	r7, #120	@ 0x78
 80098f2:	4691      	mov	r9, r2
 80098f4:	4680      	mov	r8, r0
 80098f6:	460c      	mov	r4, r1
 80098f8:	469a      	mov	sl, r3
 80098fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098fe:	d807      	bhi.n	8009910 <_printf_i+0x28>
 8009900:	2f62      	cmp	r7, #98	@ 0x62
 8009902:	d80a      	bhi.n	800991a <_printf_i+0x32>
 8009904:	2f00      	cmp	r7, #0
 8009906:	f000 80d1 	beq.w	8009aac <_printf_i+0x1c4>
 800990a:	2f58      	cmp	r7, #88	@ 0x58
 800990c:	f000 80b8 	beq.w	8009a80 <_printf_i+0x198>
 8009910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009918:	e03a      	b.n	8009990 <_printf_i+0xa8>
 800991a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800991e:	2b15      	cmp	r3, #21
 8009920:	d8f6      	bhi.n	8009910 <_printf_i+0x28>
 8009922:	a101      	add	r1, pc, #4	@ (adr r1, 8009928 <_printf_i+0x40>)
 8009924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009928:	08009981 	.word	0x08009981
 800992c:	08009995 	.word	0x08009995
 8009930:	08009911 	.word	0x08009911
 8009934:	08009911 	.word	0x08009911
 8009938:	08009911 	.word	0x08009911
 800993c:	08009911 	.word	0x08009911
 8009940:	08009995 	.word	0x08009995
 8009944:	08009911 	.word	0x08009911
 8009948:	08009911 	.word	0x08009911
 800994c:	08009911 	.word	0x08009911
 8009950:	08009911 	.word	0x08009911
 8009954:	08009a93 	.word	0x08009a93
 8009958:	080099bf 	.word	0x080099bf
 800995c:	08009a4d 	.word	0x08009a4d
 8009960:	08009911 	.word	0x08009911
 8009964:	08009911 	.word	0x08009911
 8009968:	08009ab5 	.word	0x08009ab5
 800996c:	08009911 	.word	0x08009911
 8009970:	080099bf 	.word	0x080099bf
 8009974:	08009911 	.word	0x08009911
 8009978:	08009911 	.word	0x08009911
 800997c:	08009a55 	.word	0x08009a55
 8009980:	6833      	ldr	r3, [r6, #0]
 8009982:	1d1a      	adds	r2, r3, #4
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	6032      	str	r2, [r6, #0]
 8009988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800998c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009990:	2301      	movs	r3, #1
 8009992:	e09c      	b.n	8009ace <_printf_i+0x1e6>
 8009994:	6833      	ldr	r3, [r6, #0]
 8009996:	6820      	ldr	r0, [r4, #0]
 8009998:	1d19      	adds	r1, r3, #4
 800999a:	6031      	str	r1, [r6, #0]
 800999c:	0606      	lsls	r6, r0, #24
 800999e:	d501      	bpl.n	80099a4 <_printf_i+0xbc>
 80099a0:	681d      	ldr	r5, [r3, #0]
 80099a2:	e003      	b.n	80099ac <_printf_i+0xc4>
 80099a4:	0645      	lsls	r5, r0, #25
 80099a6:	d5fb      	bpl.n	80099a0 <_printf_i+0xb8>
 80099a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099ac:	2d00      	cmp	r5, #0
 80099ae:	da03      	bge.n	80099b8 <_printf_i+0xd0>
 80099b0:	232d      	movs	r3, #45	@ 0x2d
 80099b2:	426d      	negs	r5, r5
 80099b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099b8:	4858      	ldr	r0, [pc, #352]	@ (8009b1c <_printf_i+0x234>)
 80099ba:	230a      	movs	r3, #10
 80099bc:	e011      	b.n	80099e2 <_printf_i+0xfa>
 80099be:	6821      	ldr	r1, [r4, #0]
 80099c0:	6833      	ldr	r3, [r6, #0]
 80099c2:	0608      	lsls	r0, r1, #24
 80099c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80099c8:	d402      	bmi.n	80099d0 <_printf_i+0xe8>
 80099ca:	0649      	lsls	r1, r1, #25
 80099cc:	bf48      	it	mi
 80099ce:	b2ad      	uxthmi	r5, r5
 80099d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80099d2:	4852      	ldr	r0, [pc, #328]	@ (8009b1c <_printf_i+0x234>)
 80099d4:	6033      	str	r3, [r6, #0]
 80099d6:	bf14      	ite	ne
 80099d8:	230a      	movne	r3, #10
 80099da:	2308      	moveq	r3, #8
 80099dc:	2100      	movs	r1, #0
 80099de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099e2:	6866      	ldr	r6, [r4, #4]
 80099e4:	60a6      	str	r6, [r4, #8]
 80099e6:	2e00      	cmp	r6, #0
 80099e8:	db05      	blt.n	80099f6 <_printf_i+0x10e>
 80099ea:	6821      	ldr	r1, [r4, #0]
 80099ec:	432e      	orrs	r6, r5
 80099ee:	f021 0104 	bic.w	r1, r1, #4
 80099f2:	6021      	str	r1, [r4, #0]
 80099f4:	d04b      	beq.n	8009a8e <_printf_i+0x1a6>
 80099f6:	4616      	mov	r6, r2
 80099f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80099fc:	fb03 5711 	mls	r7, r3, r1, r5
 8009a00:	5dc7      	ldrb	r7, [r0, r7]
 8009a02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a06:	462f      	mov	r7, r5
 8009a08:	42bb      	cmp	r3, r7
 8009a0a:	460d      	mov	r5, r1
 8009a0c:	d9f4      	bls.n	80099f8 <_printf_i+0x110>
 8009a0e:	2b08      	cmp	r3, #8
 8009a10:	d10b      	bne.n	8009a2a <_printf_i+0x142>
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	07df      	lsls	r7, r3, #31
 8009a16:	d508      	bpl.n	8009a2a <_printf_i+0x142>
 8009a18:	6923      	ldr	r3, [r4, #16]
 8009a1a:	6861      	ldr	r1, [r4, #4]
 8009a1c:	4299      	cmp	r1, r3
 8009a1e:	bfde      	ittt	le
 8009a20:	2330      	movle	r3, #48	@ 0x30
 8009a22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009a2a:	1b92      	subs	r2, r2, r6
 8009a2c:	6122      	str	r2, [r4, #16]
 8009a2e:	f8cd a000 	str.w	sl, [sp]
 8009a32:	464b      	mov	r3, r9
 8009a34:	aa03      	add	r2, sp, #12
 8009a36:	4621      	mov	r1, r4
 8009a38:	4640      	mov	r0, r8
 8009a3a:	f7ff fee7 	bl	800980c <_printf_common>
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d14a      	bne.n	8009ad8 <_printf_i+0x1f0>
 8009a42:	f04f 30ff 	mov.w	r0, #4294967295
 8009a46:	b004      	add	sp, #16
 8009a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a4c:	6823      	ldr	r3, [r4, #0]
 8009a4e:	f043 0320 	orr.w	r3, r3, #32
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	4832      	ldr	r0, [pc, #200]	@ (8009b20 <_printf_i+0x238>)
 8009a56:	2778      	movs	r7, #120	@ 0x78
 8009a58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	6831      	ldr	r1, [r6, #0]
 8009a60:	061f      	lsls	r7, r3, #24
 8009a62:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a66:	d402      	bmi.n	8009a6e <_printf_i+0x186>
 8009a68:	065f      	lsls	r7, r3, #25
 8009a6a:	bf48      	it	mi
 8009a6c:	b2ad      	uxthmi	r5, r5
 8009a6e:	6031      	str	r1, [r6, #0]
 8009a70:	07d9      	lsls	r1, r3, #31
 8009a72:	bf44      	itt	mi
 8009a74:	f043 0320 	orrmi.w	r3, r3, #32
 8009a78:	6023      	strmi	r3, [r4, #0]
 8009a7a:	b11d      	cbz	r5, 8009a84 <_printf_i+0x19c>
 8009a7c:	2310      	movs	r3, #16
 8009a7e:	e7ad      	b.n	80099dc <_printf_i+0xf4>
 8009a80:	4826      	ldr	r0, [pc, #152]	@ (8009b1c <_printf_i+0x234>)
 8009a82:	e7e9      	b.n	8009a58 <_printf_i+0x170>
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	f023 0320 	bic.w	r3, r3, #32
 8009a8a:	6023      	str	r3, [r4, #0]
 8009a8c:	e7f6      	b.n	8009a7c <_printf_i+0x194>
 8009a8e:	4616      	mov	r6, r2
 8009a90:	e7bd      	b.n	8009a0e <_printf_i+0x126>
 8009a92:	6833      	ldr	r3, [r6, #0]
 8009a94:	6825      	ldr	r5, [r4, #0]
 8009a96:	6961      	ldr	r1, [r4, #20]
 8009a98:	1d18      	adds	r0, r3, #4
 8009a9a:	6030      	str	r0, [r6, #0]
 8009a9c:	062e      	lsls	r6, r5, #24
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	d501      	bpl.n	8009aa6 <_printf_i+0x1be>
 8009aa2:	6019      	str	r1, [r3, #0]
 8009aa4:	e002      	b.n	8009aac <_printf_i+0x1c4>
 8009aa6:	0668      	lsls	r0, r5, #25
 8009aa8:	d5fb      	bpl.n	8009aa2 <_printf_i+0x1ba>
 8009aaa:	8019      	strh	r1, [r3, #0]
 8009aac:	2300      	movs	r3, #0
 8009aae:	6123      	str	r3, [r4, #16]
 8009ab0:	4616      	mov	r6, r2
 8009ab2:	e7bc      	b.n	8009a2e <_printf_i+0x146>
 8009ab4:	6833      	ldr	r3, [r6, #0]
 8009ab6:	1d1a      	adds	r2, r3, #4
 8009ab8:	6032      	str	r2, [r6, #0]
 8009aba:	681e      	ldr	r6, [r3, #0]
 8009abc:	6862      	ldr	r2, [r4, #4]
 8009abe:	2100      	movs	r1, #0
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7f6 fbbd 	bl	8000240 <memchr>
 8009ac6:	b108      	cbz	r0, 8009acc <_printf_i+0x1e4>
 8009ac8:	1b80      	subs	r0, r0, r6
 8009aca:	6060      	str	r0, [r4, #4]
 8009acc:	6863      	ldr	r3, [r4, #4]
 8009ace:	6123      	str	r3, [r4, #16]
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ad6:	e7aa      	b.n	8009a2e <_printf_i+0x146>
 8009ad8:	6923      	ldr	r3, [r4, #16]
 8009ada:	4632      	mov	r2, r6
 8009adc:	4649      	mov	r1, r9
 8009ade:	4640      	mov	r0, r8
 8009ae0:	47d0      	blx	sl
 8009ae2:	3001      	adds	r0, #1
 8009ae4:	d0ad      	beq.n	8009a42 <_printf_i+0x15a>
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	079b      	lsls	r3, r3, #30
 8009aea:	d413      	bmi.n	8009b14 <_printf_i+0x22c>
 8009aec:	68e0      	ldr	r0, [r4, #12]
 8009aee:	9b03      	ldr	r3, [sp, #12]
 8009af0:	4298      	cmp	r0, r3
 8009af2:	bfb8      	it	lt
 8009af4:	4618      	movlt	r0, r3
 8009af6:	e7a6      	b.n	8009a46 <_printf_i+0x15e>
 8009af8:	2301      	movs	r3, #1
 8009afa:	4632      	mov	r2, r6
 8009afc:	4649      	mov	r1, r9
 8009afe:	4640      	mov	r0, r8
 8009b00:	47d0      	blx	sl
 8009b02:	3001      	adds	r0, #1
 8009b04:	d09d      	beq.n	8009a42 <_printf_i+0x15a>
 8009b06:	3501      	adds	r5, #1
 8009b08:	68e3      	ldr	r3, [r4, #12]
 8009b0a:	9903      	ldr	r1, [sp, #12]
 8009b0c:	1a5b      	subs	r3, r3, r1
 8009b0e:	42ab      	cmp	r3, r5
 8009b10:	dcf2      	bgt.n	8009af8 <_printf_i+0x210>
 8009b12:	e7eb      	b.n	8009aec <_printf_i+0x204>
 8009b14:	2500      	movs	r5, #0
 8009b16:	f104 0619 	add.w	r6, r4, #25
 8009b1a:	e7f5      	b.n	8009b08 <_printf_i+0x220>
 8009b1c:	08009f8d 	.word	0x08009f8d
 8009b20:	08009f9e 	.word	0x08009f9e

08009b24 <memmove>:
 8009b24:	4288      	cmp	r0, r1
 8009b26:	b510      	push	{r4, lr}
 8009b28:	eb01 0402 	add.w	r4, r1, r2
 8009b2c:	d902      	bls.n	8009b34 <memmove+0x10>
 8009b2e:	4284      	cmp	r4, r0
 8009b30:	4623      	mov	r3, r4
 8009b32:	d807      	bhi.n	8009b44 <memmove+0x20>
 8009b34:	1e43      	subs	r3, r0, #1
 8009b36:	42a1      	cmp	r1, r4
 8009b38:	d008      	beq.n	8009b4c <memmove+0x28>
 8009b3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b42:	e7f8      	b.n	8009b36 <memmove+0x12>
 8009b44:	4402      	add	r2, r0
 8009b46:	4601      	mov	r1, r0
 8009b48:	428a      	cmp	r2, r1
 8009b4a:	d100      	bne.n	8009b4e <memmove+0x2a>
 8009b4c:	bd10      	pop	{r4, pc}
 8009b4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b56:	e7f7      	b.n	8009b48 <memmove+0x24>

08009b58 <_sbrk_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4d06      	ldr	r5, [pc, #24]	@ (8009b74 <_sbrk_r+0x1c>)
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	4604      	mov	r4, r0
 8009b60:	4608      	mov	r0, r1
 8009b62:	602b      	str	r3, [r5, #0]
 8009b64:	f7f7 fffc 	bl	8001b60 <_sbrk>
 8009b68:	1c43      	adds	r3, r0, #1
 8009b6a:	d102      	bne.n	8009b72 <_sbrk_r+0x1a>
 8009b6c:	682b      	ldr	r3, [r5, #0]
 8009b6e:	b103      	cbz	r3, 8009b72 <_sbrk_r+0x1a>
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	bd38      	pop	{r3, r4, r5, pc}
 8009b74:	20004d48 	.word	0x20004d48

08009b78 <_realloc_r>:
 8009b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b7c:	4607      	mov	r7, r0
 8009b7e:	4614      	mov	r4, r2
 8009b80:	460d      	mov	r5, r1
 8009b82:	b921      	cbnz	r1, 8009b8e <_realloc_r+0x16>
 8009b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b88:	4611      	mov	r1, r2
 8009b8a:	f7ff bc5b 	b.w	8009444 <_malloc_r>
 8009b8e:	b92a      	cbnz	r2, 8009b9c <_realloc_r+0x24>
 8009b90:	f7ff fbec 	bl	800936c <_free_r>
 8009b94:	4625      	mov	r5, r4
 8009b96:	4628      	mov	r0, r5
 8009b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b9c:	f000 f81a 	bl	8009bd4 <_malloc_usable_size_r>
 8009ba0:	4284      	cmp	r4, r0
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	d802      	bhi.n	8009bac <_realloc_r+0x34>
 8009ba6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009baa:	d8f4      	bhi.n	8009b96 <_realloc_r+0x1e>
 8009bac:	4621      	mov	r1, r4
 8009bae:	4638      	mov	r0, r7
 8009bb0:	f7ff fc48 	bl	8009444 <_malloc_r>
 8009bb4:	4680      	mov	r8, r0
 8009bb6:	b908      	cbnz	r0, 8009bbc <_realloc_r+0x44>
 8009bb8:	4645      	mov	r5, r8
 8009bba:	e7ec      	b.n	8009b96 <_realloc_r+0x1e>
 8009bbc:	42b4      	cmp	r4, r6
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	bf28      	it	cs
 8009bc4:	4632      	movcs	r2, r6
 8009bc6:	f7ff fbc3 	bl	8009350 <memcpy>
 8009bca:	4629      	mov	r1, r5
 8009bcc:	4638      	mov	r0, r7
 8009bce:	f7ff fbcd 	bl	800936c <_free_r>
 8009bd2:	e7f1      	b.n	8009bb8 <_realloc_r+0x40>

08009bd4 <_malloc_usable_size_r>:
 8009bd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bd8:	1f18      	subs	r0, r3, #4
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	bfbc      	itt	lt
 8009bde:	580b      	ldrlt	r3, [r1, r0]
 8009be0:	18c0      	addlt	r0, r0, r3
 8009be2:	4770      	bx	lr

08009be4 <_init>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	bf00      	nop
 8009be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bea:	bc08      	pop	{r3}
 8009bec:	469e      	mov	lr, r3
 8009bee:	4770      	bx	lr

08009bf0 <_fini>:
 8009bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bf2:	bf00      	nop
 8009bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf6:	bc08      	pop	{r3}
 8009bf8:	469e      	mov	lr, r3
 8009bfa:	4770      	bx	lr
