// Seed: 1971160869
module module_0 (
    input supply1 id_0
);
  wire id_2;
  wire id_3 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    output wand id_10,
    output tri0 id_11,
    input wire id_12,
    input supply0 id_13
    , id_16,
    input uwire id_14
);
  wire id_17;
  xor (id_4, id_3, id_13, id_17, id_14, id_5, id_8, id_12, id_16);
  module_0(
      id_6
  );
endmodule
