
LETRERO_RGB_20LEDS_2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000956c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  08009624  08009624  0000a624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009950  08009950  0000b010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009950  08009950  0000b010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009950  08009950  0000b010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009950  08009950  0000a950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009954  08009954  0000a954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08009958  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  20000010  08009968  0000b010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08009968  0000b508  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000de6c  00000000  00000000  0000b038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002239  00000000  00000000  00018ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  0001b0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b53  00000000  00000000  0001bf70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016125  00000000  00000000  0001cac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001137b  00000000  00000000  00032be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e9e5  00000000  00000000  00043f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2948  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038b4  00000000  00000000  000d298c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000d6240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800960c 	.word	0x0800960c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	0800960c 	.word	0x0800960c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <__aeabi_f2uiz>:
 80003ec:	219e      	movs	r1, #158	@ 0x9e
 80003ee:	b510      	push	{r4, lr}
 80003f0:	05c9      	lsls	r1, r1, #23
 80003f2:	1c04      	adds	r4, r0, #0
 80003f4:	f002 fafa 	bl	80029ec <__aeabi_fcmpge>
 80003f8:	2800      	cmp	r0, #0
 80003fa:	d103      	bne.n	8000404 <__aeabi_f2uiz+0x18>
 80003fc:	1c20      	adds	r0, r4, #0
 80003fe:	f000 fed3 	bl	80011a8 <__aeabi_f2iz>
 8000402:	bd10      	pop	{r4, pc}
 8000404:	219e      	movs	r1, #158	@ 0x9e
 8000406:	1c20      	adds	r0, r4, #0
 8000408:	05c9      	lsls	r1, r1, #23
 800040a:	f000 fc69 	bl	8000ce0 <__aeabi_fsub>
 800040e:	f000 fecb 	bl	80011a8 <__aeabi_f2iz>
 8000412:	2380      	movs	r3, #128	@ 0x80
 8000414:	061b      	lsls	r3, r3, #24
 8000416:	469c      	mov	ip, r3
 8000418:	4460      	add	r0, ip
 800041a:	e7f2      	b.n	8000402 <__aeabi_f2uiz+0x16>

0800041c <__aeabi_fadd>:
 800041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800041e:	024b      	lsls	r3, r1, #9
 8000420:	0a5a      	lsrs	r2, r3, #9
 8000422:	4694      	mov	ip, r2
 8000424:	004a      	lsls	r2, r1, #1
 8000426:	0fc9      	lsrs	r1, r1, #31
 8000428:	46ce      	mov	lr, r9
 800042a:	4647      	mov	r7, r8
 800042c:	4689      	mov	r9, r1
 800042e:	0045      	lsls	r5, r0, #1
 8000430:	0246      	lsls	r6, r0, #9
 8000432:	0e2d      	lsrs	r5, r5, #24
 8000434:	0e12      	lsrs	r2, r2, #24
 8000436:	b580      	push	{r7, lr}
 8000438:	0999      	lsrs	r1, r3, #6
 800043a:	0a77      	lsrs	r7, r6, #9
 800043c:	0fc4      	lsrs	r4, r0, #31
 800043e:	09b6      	lsrs	r6, r6, #6
 8000440:	1aab      	subs	r3, r5, r2
 8000442:	454c      	cmp	r4, r9
 8000444:	d020      	beq.n	8000488 <__aeabi_fadd+0x6c>
 8000446:	2b00      	cmp	r3, #0
 8000448:	dd0c      	ble.n	8000464 <__aeabi_fadd+0x48>
 800044a:	2a00      	cmp	r2, #0
 800044c:	d134      	bne.n	80004b8 <__aeabi_fadd+0x9c>
 800044e:	2900      	cmp	r1, #0
 8000450:	d02a      	beq.n	80004a8 <__aeabi_fadd+0x8c>
 8000452:	1e5a      	subs	r2, r3, #1
 8000454:	2b01      	cmp	r3, #1
 8000456:	d100      	bne.n	800045a <__aeabi_fadd+0x3e>
 8000458:	e08f      	b.n	800057a <__aeabi_fadd+0x15e>
 800045a:	2bff      	cmp	r3, #255	@ 0xff
 800045c:	d100      	bne.n	8000460 <__aeabi_fadd+0x44>
 800045e:	e0cd      	b.n	80005fc <__aeabi_fadd+0x1e0>
 8000460:	0013      	movs	r3, r2
 8000462:	e02f      	b.n	80004c4 <__aeabi_fadd+0xa8>
 8000464:	2b00      	cmp	r3, #0
 8000466:	d060      	beq.n	800052a <__aeabi_fadd+0x10e>
 8000468:	1b53      	subs	r3, r2, r5
 800046a:	2d00      	cmp	r5, #0
 800046c:	d000      	beq.n	8000470 <__aeabi_fadd+0x54>
 800046e:	e0ee      	b.n	800064e <__aeabi_fadd+0x232>
 8000470:	2e00      	cmp	r6, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_fadd+0x5a>
 8000474:	e13e      	b.n	80006f4 <__aeabi_fadd+0x2d8>
 8000476:	1e5c      	subs	r4, r3, #1
 8000478:	2b01      	cmp	r3, #1
 800047a:	d100      	bne.n	800047e <__aeabi_fadd+0x62>
 800047c:	e16b      	b.n	8000756 <__aeabi_fadd+0x33a>
 800047e:	2bff      	cmp	r3, #255	@ 0xff
 8000480:	d100      	bne.n	8000484 <__aeabi_fadd+0x68>
 8000482:	e0b9      	b.n	80005f8 <__aeabi_fadd+0x1dc>
 8000484:	0023      	movs	r3, r4
 8000486:	e0e7      	b.n	8000658 <__aeabi_fadd+0x23c>
 8000488:	2b00      	cmp	r3, #0
 800048a:	dc00      	bgt.n	800048e <__aeabi_fadd+0x72>
 800048c:	e0a4      	b.n	80005d8 <__aeabi_fadd+0x1bc>
 800048e:	2a00      	cmp	r2, #0
 8000490:	d069      	beq.n	8000566 <__aeabi_fadd+0x14a>
 8000492:	2dff      	cmp	r5, #255	@ 0xff
 8000494:	d100      	bne.n	8000498 <__aeabi_fadd+0x7c>
 8000496:	e0b1      	b.n	80005fc <__aeabi_fadd+0x1e0>
 8000498:	2280      	movs	r2, #128	@ 0x80
 800049a:	04d2      	lsls	r2, r2, #19
 800049c:	4311      	orrs	r1, r2
 800049e:	2b1b      	cmp	r3, #27
 80004a0:	dc00      	bgt.n	80004a4 <__aeabi_fadd+0x88>
 80004a2:	e0e9      	b.n	8000678 <__aeabi_fadd+0x25c>
 80004a4:	002b      	movs	r3, r5
 80004a6:	3605      	adds	r6, #5
 80004a8:	08f7      	lsrs	r7, r6, #3
 80004aa:	2bff      	cmp	r3, #255	@ 0xff
 80004ac:	d100      	bne.n	80004b0 <__aeabi_fadd+0x94>
 80004ae:	e0a5      	b.n	80005fc <__aeabi_fadd+0x1e0>
 80004b0:	027a      	lsls	r2, r7, #9
 80004b2:	0a52      	lsrs	r2, r2, #9
 80004b4:	b2d8      	uxtb	r0, r3
 80004b6:	e030      	b.n	800051a <__aeabi_fadd+0xfe>
 80004b8:	2dff      	cmp	r5, #255	@ 0xff
 80004ba:	d100      	bne.n	80004be <__aeabi_fadd+0xa2>
 80004bc:	e09e      	b.n	80005fc <__aeabi_fadd+0x1e0>
 80004be:	2280      	movs	r2, #128	@ 0x80
 80004c0:	04d2      	lsls	r2, r2, #19
 80004c2:	4311      	orrs	r1, r2
 80004c4:	2001      	movs	r0, #1
 80004c6:	2b1b      	cmp	r3, #27
 80004c8:	dc08      	bgt.n	80004dc <__aeabi_fadd+0xc0>
 80004ca:	0008      	movs	r0, r1
 80004cc:	2220      	movs	r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	1ad3      	subs	r3, r2, r3
 80004d2:	4099      	lsls	r1, r3
 80004d4:	000b      	movs	r3, r1
 80004d6:	1e5a      	subs	r2, r3, #1
 80004d8:	4193      	sbcs	r3, r2
 80004da:	4318      	orrs	r0, r3
 80004dc:	1a36      	subs	r6, r6, r0
 80004de:	0173      	lsls	r3, r6, #5
 80004e0:	d400      	bmi.n	80004e4 <__aeabi_fadd+0xc8>
 80004e2:	e071      	b.n	80005c8 <__aeabi_fadd+0x1ac>
 80004e4:	01b6      	lsls	r6, r6, #6
 80004e6:	09b7      	lsrs	r7, r6, #6
 80004e8:	0038      	movs	r0, r7
 80004ea:	f002 fa89 	bl	8002a00 <__clzsi2>
 80004ee:	003b      	movs	r3, r7
 80004f0:	3805      	subs	r0, #5
 80004f2:	4083      	lsls	r3, r0
 80004f4:	4285      	cmp	r5, r0
 80004f6:	dd4d      	ble.n	8000594 <__aeabi_fadd+0x178>
 80004f8:	4eb4      	ldr	r6, [pc, #720]	@ (80007cc <__aeabi_fadd+0x3b0>)
 80004fa:	1a2d      	subs	r5, r5, r0
 80004fc:	401e      	ands	r6, r3
 80004fe:	075a      	lsls	r2, r3, #29
 8000500:	d068      	beq.n	80005d4 <__aeabi_fadd+0x1b8>
 8000502:	220f      	movs	r2, #15
 8000504:	4013      	ands	r3, r2
 8000506:	2b04      	cmp	r3, #4
 8000508:	d064      	beq.n	80005d4 <__aeabi_fadd+0x1b8>
 800050a:	3604      	adds	r6, #4
 800050c:	0173      	lsls	r3, r6, #5
 800050e:	d561      	bpl.n	80005d4 <__aeabi_fadd+0x1b8>
 8000510:	1c68      	adds	r0, r5, #1
 8000512:	2dfe      	cmp	r5, #254	@ 0xfe
 8000514:	d154      	bne.n	80005c0 <__aeabi_fadd+0x1a4>
 8000516:	20ff      	movs	r0, #255	@ 0xff
 8000518:	2200      	movs	r2, #0
 800051a:	05c0      	lsls	r0, r0, #23
 800051c:	4310      	orrs	r0, r2
 800051e:	07e4      	lsls	r4, r4, #31
 8000520:	4320      	orrs	r0, r4
 8000522:	bcc0      	pop	{r6, r7}
 8000524:	46b9      	mov	r9, r7
 8000526:	46b0      	mov	r8, r6
 8000528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800052a:	22fe      	movs	r2, #254	@ 0xfe
 800052c:	4690      	mov	r8, r2
 800052e:	1c68      	adds	r0, r5, #1
 8000530:	0002      	movs	r2, r0
 8000532:	4640      	mov	r0, r8
 8000534:	4210      	tst	r0, r2
 8000536:	d16b      	bne.n	8000610 <__aeabi_fadd+0x1f4>
 8000538:	2d00      	cmp	r5, #0
 800053a:	d000      	beq.n	800053e <__aeabi_fadd+0x122>
 800053c:	e0dd      	b.n	80006fa <__aeabi_fadd+0x2de>
 800053e:	2e00      	cmp	r6, #0
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x128>
 8000542:	e102      	b.n	800074a <__aeabi_fadd+0x32e>
 8000544:	2900      	cmp	r1, #0
 8000546:	d0b3      	beq.n	80004b0 <__aeabi_fadd+0x94>
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	1a77      	subs	r7, r6, r1
 800054c:	04d2      	lsls	r2, r2, #19
 800054e:	4217      	tst	r7, r2
 8000550:	d100      	bne.n	8000554 <__aeabi_fadd+0x138>
 8000552:	e136      	b.n	80007c2 <__aeabi_fadd+0x3a6>
 8000554:	464c      	mov	r4, r9
 8000556:	1b8e      	subs	r6, r1, r6
 8000558:	d061      	beq.n	800061e <__aeabi_fadd+0x202>
 800055a:	2001      	movs	r0, #1
 800055c:	4216      	tst	r6, r2
 800055e:	d130      	bne.n	80005c2 <__aeabi_fadd+0x1a6>
 8000560:	2300      	movs	r3, #0
 8000562:	08f7      	lsrs	r7, r6, #3
 8000564:	e7a4      	b.n	80004b0 <__aeabi_fadd+0x94>
 8000566:	2900      	cmp	r1, #0
 8000568:	d09e      	beq.n	80004a8 <__aeabi_fadd+0x8c>
 800056a:	1e5a      	subs	r2, r3, #1
 800056c:	2b01      	cmp	r3, #1
 800056e:	d100      	bne.n	8000572 <__aeabi_fadd+0x156>
 8000570:	e0ca      	b.n	8000708 <__aeabi_fadd+0x2ec>
 8000572:	2bff      	cmp	r3, #255	@ 0xff
 8000574:	d042      	beq.n	80005fc <__aeabi_fadd+0x1e0>
 8000576:	0013      	movs	r3, r2
 8000578:	e791      	b.n	800049e <__aeabi_fadd+0x82>
 800057a:	1a71      	subs	r1, r6, r1
 800057c:	014b      	lsls	r3, r1, #5
 800057e:	d400      	bmi.n	8000582 <__aeabi_fadd+0x166>
 8000580:	e0d1      	b.n	8000726 <__aeabi_fadd+0x30a>
 8000582:	018f      	lsls	r7, r1, #6
 8000584:	09bf      	lsrs	r7, r7, #6
 8000586:	0038      	movs	r0, r7
 8000588:	f002 fa3a 	bl	8002a00 <__clzsi2>
 800058c:	003b      	movs	r3, r7
 800058e:	3805      	subs	r0, #5
 8000590:	4083      	lsls	r3, r0
 8000592:	2501      	movs	r5, #1
 8000594:	2220      	movs	r2, #32
 8000596:	1b40      	subs	r0, r0, r5
 8000598:	3001      	adds	r0, #1
 800059a:	1a12      	subs	r2, r2, r0
 800059c:	001e      	movs	r6, r3
 800059e:	4093      	lsls	r3, r2
 80005a0:	40c6      	lsrs	r6, r0
 80005a2:	1e5a      	subs	r2, r3, #1
 80005a4:	4193      	sbcs	r3, r2
 80005a6:	431e      	orrs	r6, r3
 80005a8:	d039      	beq.n	800061e <__aeabi_fadd+0x202>
 80005aa:	0773      	lsls	r3, r6, #29
 80005ac:	d100      	bne.n	80005b0 <__aeabi_fadd+0x194>
 80005ae:	e11b      	b.n	80007e8 <__aeabi_fadd+0x3cc>
 80005b0:	230f      	movs	r3, #15
 80005b2:	2500      	movs	r5, #0
 80005b4:	4033      	ands	r3, r6
 80005b6:	2b04      	cmp	r3, #4
 80005b8:	d1a7      	bne.n	800050a <__aeabi_fadd+0xee>
 80005ba:	2001      	movs	r0, #1
 80005bc:	0172      	lsls	r2, r6, #5
 80005be:	d57c      	bpl.n	80006ba <__aeabi_fadd+0x29e>
 80005c0:	b2c0      	uxtb	r0, r0
 80005c2:	01b2      	lsls	r2, r6, #6
 80005c4:	0a52      	lsrs	r2, r2, #9
 80005c6:	e7a8      	b.n	800051a <__aeabi_fadd+0xfe>
 80005c8:	0773      	lsls	r3, r6, #29
 80005ca:	d003      	beq.n	80005d4 <__aeabi_fadd+0x1b8>
 80005cc:	230f      	movs	r3, #15
 80005ce:	4033      	ands	r3, r6
 80005d0:	2b04      	cmp	r3, #4
 80005d2:	d19a      	bne.n	800050a <__aeabi_fadd+0xee>
 80005d4:	002b      	movs	r3, r5
 80005d6:	e767      	b.n	80004a8 <__aeabi_fadd+0x8c>
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d023      	beq.n	8000624 <__aeabi_fadd+0x208>
 80005dc:	1b53      	subs	r3, r2, r5
 80005de:	2d00      	cmp	r5, #0
 80005e0:	d17b      	bne.n	80006da <__aeabi_fadd+0x2be>
 80005e2:	2e00      	cmp	r6, #0
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x1cc>
 80005e6:	e086      	b.n	80006f6 <__aeabi_fadd+0x2da>
 80005e8:	1e5d      	subs	r5, r3, #1
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d100      	bne.n	80005f0 <__aeabi_fadd+0x1d4>
 80005ee:	e08b      	b.n	8000708 <__aeabi_fadd+0x2ec>
 80005f0:	2bff      	cmp	r3, #255	@ 0xff
 80005f2:	d002      	beq.n	80005fa <__aeabi_fadd+0x1de>
 80005f4:	002b      	movs	r3, r5
 80005f6:	e075      	b.n	80006e4 <__aeabi_fadd+0x2c8>
 80005f8:	464c      	mov	r4, r9
 80005fa:	4667      	mov	r7, ip
 80005fc:	2f00      	cmp	r7, #0
 80005fe:	d100      	bne.n	8000602 <__aeabi_fadd+0x1e6>
 8000600:	e789      	b.n	8000516 <__aeabi_fadd+0xfa>
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	03d2      	lsls	r2, r2, #15
 8000606:	433a      	orrs	r2, r7
 8000608:	0252      	lsls	r2, r2, #9
 800060a:	20ff      	movs	r0, #255	@ 0xff
 800060c:	0a52      	lsrs	r2, r2, #9
 800060e:	e784      	b.n	800051a <__aeabi_fadd+0xfe>
 8000610:	1a77      	subs	r7, r6, r1
 8000612:	017b      	lsls	r3, r7, #5
 8000614:	d46b      	bmi.n	80006ee <__aeabi_fadd+0x2d2>
 8000616:	2f00      	cmp	r7, #0
 8000618:	d000      	beq.n	800061c <__aeabi_fadd+0x200>
 800061a:	e765      	b.n	80004e8 <__aeabi_fadd+0xcc>
 800061c:	2400      	movs	r4, #0
 800061e:	2000      	movs	r0, #0
 8000620:	2200      	movs	r2, #0
 8000622:	e77a      	b.n	800051a <__aeabi_fadd+0xfe>
 8000624:	22fe      	movs	r2, #254	@ 0xfe
 8000626:	1c6b      	adds	r3, r5, #1
 8000628:	421a      	tst	r2, r3
 800062a:	d149      	bne.n	80006c0 <__aeabi_fadd+0x2a4>
 800062c:	2d00      	cmp	r5, #0
 800062e:	d000      	beq.n	8000632 <__aeabi_fadd+0x216>
 8000630:	e09f      	b.n	8000772 <__aeabi_fadd+0x356>
 8000632:	2e00      	cmp	r6, #0
 8000634:	d100      	bne.n	8000638 <__aeabi_fadd+0x21c>
 8000636:	e0ba      	b.n	80007ae <__aeabi_fadd+0x392>
 8000638:	2900      	cmp	r1, #0
 800063a:	d100      	bne.n	800063e <__aeabi_fadd+0x222>
 800063c:	e0cf      	b.n	80007de <__aeabi_fadd+0x3c2>
 800063e:	1872      	adds	r2, r6, r1
 8000640:	0153      	lsls	r3, r2, #5
 8000642:	d400      	bmi.n	8000646 <__aeabi_fadd+0x22a>
 8000644:	e0cd      	b.n	80007e2 <__aeabi_fadd+0x3c6>
 8000646:	0192      	lsls	r2, r2, #6
 8000648:	2001      	movs	r0, #1
 800064a:	0a52      	lsrs	r2, r2, #9
 800064c:	e765      	b.n	800051a <__aeabi_fadd+0xfe>
 800064e:	2aff      	cmp	r2, #255	@ 0xff
 8000650:	d0d2      	beq.n	80005f8 <__aeabi_fadd+0x1dc>
 8000652:	2080      	movs	r0, #128	@ 0x80
 8000654:	04c0      	lsls	r0, r0, #19
 8000656:	4306      	orrs	r6, r0
 8000658:	2001      	movs	r0, #1
 800065a:	2b1b      	cmp	r3, #27
 800065c:	dc08      	bgt.n	8000670 <__aeabi_fadd+0x254>
 800065e:	0030      	movs	r0, r6
 8000660:	2420      	movs	r4, #32
 8000662:	40d8      	lsrs	r0, r3
 8000664:	1ae3      	subs	r3, r4, r3
 8000666:	409e      	lsls	r6, r3
 8000668:	0033      	movs	r3, r6
 800066a:	1e5c      	subs	r4, r3, #1
 800066c:	41a3      	sbcs	r3, r4
 800066e:	4318      	orrs	r0, r3
 8000670:	464c      	mov	r4, r9
 8000672:	0015      	movs	r5, r2
 8000674:	1a0e      	subs	r6, r1, r0
 8000676:	e732      	b.n	80004de <__aeabi_fadd+0xc2>
 8000678:	0008      	movs	r0, r1
 800067a:	2220      	movs	r2, #32
 800067c:	40d8      	lsrs	r0, r3
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	4099      	lsls	r1, r3
 8000682:	000b      	movs	r3, r1
 8000684:	1e5a      	subs	r2, r3, #1
 8000686:	4193      	sbcs	r3, r2
 8000688:	4303      	orrs	r3, r0
 800068a:	18f6      	adds	r6, r6, r3
 800068c:	0173      	lsls	r3, r6, #5
 800068e:	d59b      	bpl.n	80005c8 <__aeabi_fadd+0x1ac>
 8000690:	3501      	adds	r5, #1
 8000692:	2dff      	cmp	r5, #255	@ 0xff
 8000694:	d100      	bne.n	8000698 <__aeabi_fadd+0x27c>
 8000696:	e73e      	b.n	8000516 <__aeabi_fadd+0xfa>
 8000698:	2301      	movs	r3, #1
 800069a:	494d      	ldr	r1, [pc, #308]	@ (80007d0 <__aeabi_fadd+0x3b4>)
 800069c:	0872      	lsrs	r2, r6, #1
 800069e:	4033      	ands	r3, r6
 80006a0:	400a      	ands	r2, r1
 80006a2:	431a      	orrs	r2, r3
 80006a4:	0016      	movs	r6, r2
 80006a6:	0753      	lsls	r3, r2, #29
 80006a8:	d004      	beq.n	80006b4 <__aeabi_fadd+0x298>
 80006aa:	230f      	movs	r3, #15
 80006ac:	4013      	ands	r3, r2
 80006ae:	2b04      	cmp	r3, #4
 80006b0:	d000      	beq.n	80006b4 <__aeabi_fadd+0x298>
 80006b2:	e72a      	b.n	800050a <__aeabi_fadd+0xee>
 80006b4:	0173      	lsls	r3, r6, #5
 80006b6:	d500      	bpl.n	80006ba <__aeabi_fadd+0x29e>
 80006b8:	e72a      	b.n	8000510 <__aeabi_fadd+0xf4>
 80006ba:	002b      	movs	r3, r5
 80006bc:	08f7      	lsrs	r7, r6, #3
 80006be:	e6f7      	b.n	80004b0 <__aeabi_fadd+0x94>
 80006c0:	2bff      	cmp	r3, #255	@ 0xff
 80006c2:	d100      	bne.n	80006c6 <__aeabi_fadd+0x2aa>
 80006c4:	e727      	b.n	8000516 <__aeabi_fadd+0xfa>
 80006c6:	1871      	adds	r1, r6, r1
 80006c8:	0849      	lsrs	r1, r1, #1
 80006ca:	074a      	lsls	r2, r1, #29
 80006cc:	d02f      	beq.n	800072e <__aeabi_fadd+0x312>
 80006ce:	220f      	movs	r2, #15
 80006d0:	400a      	ands	r2, r1
 80006d2:	2a04      	cmp	r2, #4
 80006d4:	d02b      	beq.n	800072e <__aeabi_fadd+0x312>
 80006d6:	1d0e      	adds	r6, r1, #4
 80006d8:	e6e6      	b.n	80004a8 <__aeabi_fadd+0x8c>
 80006da:	2aff      	cmp	r2, #255	@ 0xff
 80006dc:	d08d      	beq.n	80005fa <__aeabi_fadd+0x1de>
 80006de:	2080      	movs	r0, #128	@ 0x80
 80006e0:	04c0      	lsls	r0, r0, #19
 80006e2:	4306      	orrs	r6, r0
 80006e4:	2b1b      	cmp	r3, #27
 80006e6:	dd24      	ble.n	8000732 <__aeabi_fadd+0x316>
 80006e8:	0013      	movs	r3, r2
 80006ea:	1d4e      	adds	r6, r1, #5
 80006ec:	e6dc      	b.n	80004a8 <__aeabi_fadd+0x8c>
 80006ee:	464c      	mov	r4, r9
 80006f0:	1b8f      	subs	r7, r1, r6
 80006f2:	e6f9      	b.n	80004e8 <__aeabi_fadd+0xcc>
 80006f4:	464c      	mov	r4, r9
 80006f6:	000e      	movs	r6, r1
 80006f8:	e6d6      	b.n	80004a8 <__aeabi_fadd+0x8c>
 80006fa:	2e00      	cmp	r6, #0
 80006fc:	d149      	bne.n	8000792 <__aeabi_fadd+0x376>
 80006fe:	2900      	cmp	r1, #0
 8000700:	d068      	beq.n	80007d4 <__aeabi_fadd+0x3b8>
 8000702:	4667      	mov	r7, ip
 8000704:	464c      	mov	r4, r9
 8000706:	e77c      	b.n	8000602 <__aeabi_fadd+0x1e6>
 8000708:	1870      	adds	r0, r6, r1
 800070a:	0143      	lsls	r3, r0, #5
 800070c:	d574      	bpl.n	80007f8 <__aeabi_fadd+0x3dc>
 800070e:	4930      	ldr	r1, [pc, #192]	@ (80007d0 <__aeabi_fadd+0x3b4>)
 8000710:	0840      	lsrs	r0, r0, #1
 8000712:	4001      	ands	r1, r0
 8000714:	0743      	lsls	r3, r0, #29
 8000716:	d009      	beq.n	800072c <__aeabi_fadd+0x310>
 8000718:	230f      	movs	r3, #15
 800071a:	4003      	ands	r3, r0
 800071c:	2b04      	cmp	r3, #4
 800071e:	d005      	beq.n	800072c <__aeabi_fadd+0x310>
 8000720:	2302      	movs	r3, #2
 8000722:	1d0e      	adds	r6, r1, #4
 8000724:	e6c0      	b.n	80004a8 <__aeabi_fadd+0x8c>
 8000726:	2301      	movs	r3, #1
 8000728:	08cf      	lsrs	r7, r1, #3
 800072a:	e6c1      	b.n	80004b0 <__aeabi_fadd+0x94>
 800072c:	2302      	movs	r3, #2
 800072e:	08cf      	lsrs	r7, r1, #3
 8000730:	e6be      	b.n	80004b0 <__aeabi_fadd+0x94>
 8000732:	2520      	movs	r5, #32
 8000734:	0030      	movs	r0, r6
 8000736:	40d8      	lsrs	r0, r3
 8000738:	1aeb      	subs	r3, r5, r3
 800073a:	409e      	lsls	r6, r3
 800073c:	0033      	movs	r3, r6
 800073e:	1e5d      	subs	r5, r3, #1
 8000740:	41ab      	sbcs	r3, r5
 8000742:	4303      	orrs	r3, r0
 8000744:	0015      	movs	r5, r2
 8000746:	185e      	adds	r6, r3, r1
 8000748:	e7a0      	b.n	800068c <__aeabi_fadd+0x270>
 800074a:	2900      	cmp	r1, #0
 800074c:	d100      	bne.n	8000750 <__aeabi_fadd+0x334>
 800074e:	e765      	b.n	800061c <__aeabi_fadd+0x200>
 8000750:	464c      	mov	r4, r9
 8000752:	4667      	mov	r7, ip
 8000754:	e6ac      	b.n	80004b0 <__aeabi_fadd+0x94>
 8000756:	1b8f      	subs	r7, r1, r6
 8000758:	017b      	lsls	r3, r7, #5
 800075a:	d52e      	bpl.n	80007ba <__aeabi_fadd+0x39e>
 800075c:	01bf      	lsls	r7, r7, #6
 800075e:	09bf      	lsrs	r7, r7, #6
 8000760:	0038      	movs	r0, r7
 8000762:	f002 f94d 	bl	8002a00 <__clzsi2>
 8000766:	003b      	movs	r3, r7
 8000768:	3805      	subs	r0, #5
 800076a:	4083      	lsls	r3, r0
 800076c:	464c      	mov	r4, r9
 800076e:	3501      	adds	r5, #1
 8000770:	e710      	b.n	8000594 <__aeabi_fadd+0x178>
 8000772:	2e00      	cmp	r6, #0
 8000774:	d100      	bne.n	8000778 <__aeabi_fadd+0x35c>
 8000776:	e740      	b.n	80005fa <__aeabi_fadd+0x1de>
 8000778:	2900      	cmp	r1, #0
 800077a:	d100      	bne.n	800077e <__aeabi_fadd+0x362>
 800077c:	e741      	b.n	8000602 <__aeabi_fadd+0x1e6>
 800077e:	2380      	movs	r3, #128	@ 0x80
 8000780:	03db      	lsls	r3, r3, #15
 8000782:	429f      	cmp	r7, r3
 8000784:	d200      	bcs.n	8000788 <__aeabi_fadd+0x36c>
 8000786:	e73c      	b.n	8000602 <__aeabi_fadd+0x1e6>
 8000788:	459c      	cmp	ip, r3
 800078a:	d300      	bcc.n	800078e <__aeabi_fadd+0x372>
 800078c:	e739      	b.n	8000602 <__aeabi_fadd+0x1e6>
 800078e:	4667      	mov	r7, ip
 8000790:	e737      	b.n	8000602 <__aeabi_fadd+0x1e6>
 8000792:	2900      	cmp	r1, #0
 8000794:	d100      	bne.n	8000798 <__aeabi_fadd+0x37c>
 8000796:	e734      	b.n	8000602 <__aeabi_fadd+0x1e6>
 8000798:	2380      	movs	r3, #128	@ 0x80
 800079a:	03db      	lsls	r3, r3, #15
 800079c:	429f      	cmp	r7, r3
 800079e:	d200      	bcs.n	80007a2 <__aeabi_fadd+0x386>
 80007a0:	e72f      	b.n	8000602 <__aeabi_fadd+0x1e6>
 80007a2:	459c      	cmp	ip, r3
 80007a4:	d300      	bcc.n	80007a8 <__aeabi_fadd+0x38c>
 80007a6:	e72c      	b.n	8000602 <__aeabi_fadd+0x1e6>
 80007a8:	464c      	mov	r4, r9
 80007aa:	4667      	mov	r7, ip
 80007ac:	e729      	b.n	8000602 <__aeabi_fadd+0x1e6>
 80007ae:	2900      	cmp	r1, #0
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x398>
 80007b2:	e734      	b.n	800061e <__aeabi_fadd+0x202>
 80007b4:	2300      	movs	r3, #0
 80007b6:	08cf      	lsrs	r7, r1, #3
 80007b8:	e67a      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007ba:	464c      	mov	r4, r9
 80007bc:	2301      	movs	r3, #1
 80007be:	08ff      	lsrs	r7, r7, #3
 80007c0:	e676      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007c2:	2f00      	cmp	r7, #0
 80007c4:	d100      	bne.n	80007c8 <__aeabi_fadd+0x3ac>
 80007c6:	e729      	b.n	800061c <__aeabi_fadd+0x200>
 80007c8:	08ff      	lsrs	r7, r7, #3
 80007ca:	e671      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007cc:	fbffffff 	.word	0xfbffffff
 80007d0:	7dffffff 	.word	0x7dffffff
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	2400      	movs	r4, #0
 80007d8:	20ff      	movs	r0, #255	@ 0xff
 80007da:	03d2      	lsls	r2, r2, #15
 80007dc:	e69d      	b.n	800051a <__aeabi_fadd+0xfe>
 80007de:	2300      	movs	r3, #0
 80007e0:	e666      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007e2:	2300      	movs	r3, #0
 80007e4:	08d7      	lsrs	r7, r2, #3
 80007e6:	e663      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007e8:	2001      	movs	r0, #1
 80007ea:	0172      	lsls	r2, r6, #5
 80007ec:	d500      	bpl.n	80007f0 <__aeabi_fadd+0x3d4>
 80007ee:	e6e7      	b.n	80005c0 <__aeabi_fadd+0x1a4>
 80007f0:	0031      	movs	r1, r6
 80007f2:	2300      	movs	r3, #0
 80007f4:	08cf      	lsrs	r7, r1, #3
 80007f6:	e65b      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007f8:	2301      	movs	r3, #1
 80007fa:	08c7      	lsrs	r7, r0, #3
 80007fc:	e658      	b.n	80004b0 <__aeabi_fadd+0x94>
 80007fe:	46c0      	nop			@ (mov r8, r8)

08000800 <__aeabi_fdiv>:
 8000800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000802:	4646      	mov	r6, r8
 8000804:	464f      	mov	r7, r9
 8000806:	46d6      	mov	lr, sl
 8000808:	0245      	lsls	r5, r0, #9
 800080a:	b5c0      	push	{r6, r7, lr}
 800080c:	0fc3      	lsrs	r3, r0, #31
 800080e:	0047      	lsls	r7, r0, #1
 8000810:	4698      	mov	r8, r3
 8000812:	1c0e      	adds	r6, r1, #0
 8000814:	0a6d      	lsrs	r5, r5, #9
 8000816:	0e3f      	lsrs	r7, r7, #24
 8000818:	d05b      	beq.n	80008d2 <__aeabi_fdiv+0xd2>
 800081a:	2fff      	cmp	r7, #255	@ 0xff
 800081c:	d021      	beq.n	8000862 <__aeabi_fdiv+0x62>
 800081e:	2380      	movs	r3, #128	@ 0x80
 8000820:	00ed      	lsls	r5, r5, #3
 8000822:	04db      	lsls	r3, r3, #19
 8000824:	431d      	orrs	r5, r3
 8000826:	2300      	movs	r3, #0
 8000828:	4699      	mov	r9, r3
 800082a:	469a      	mov	sl, r3
 800082c:	3f7f      	subs	r7, #127	@ 0x7f
 800082e:	0274      	lsls	r4, r6, #9
 8000830:	0073      	lsls	r3, r6, #1
 8000832:	0a64      	lsrs	r4, r4, #9
 8000834:	0e1b      	lsrs	r3, r3, #24
 8000836:	0ff6      	lsrs	r6, r6, #31
 8000838:	2b00      	cmp	r3, #0
 800083a:	d020      	beq.n	800087e <__aeabi_fdiv+0x7e>
 800083c:	2bff      	cmp	r3, #255	@ 0xff
 800083e:	d043      	beq.n	80008c8 <__aeabi_fdiv+0xc8>
 8000840:	2280      	movs	r2, #128	@ 0x80
 8000842:	2000      	movs	r0, #0
 8000844:	00e4      	lsls	r4, r4, #3
 8000846:	04d2      	lsls	r2, r2, #19
 8000848:	4314      	orrs	r4, r2
 800084a:	3b7f      	subs	r3, #127	@ 0x7f
 800084c:	4642      	mov	r2, r8
 800084e:	1aff      	subs	r7, r7, r3
 8000850:	464b      	mov	r3, r9
 8000852:	4072      	eors	r2, r6
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d900      	bls.n	800085a <__aeabi_fdiv+0x5a>
 8000858:	e09d      	b.n	8000996 <__aeabi_fdiv+0x196>
 800085a:	4971      	ldr	r1, [pc, #452]	@ (8000a20 <__aeabi_fdiv+0x220>)
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	58cb      	ldr	r3, [r1, r3]
 8000860:	469f      	mov	pc, r3
 8000862:	2d00      	cmp	r5, #0
 8000864:	d15a      	bne.n	800091c <__aeabi_fdiv+0x11c>
 8000866:	2308      	movs	r3, #8
 8000868:	4699      	mov	r9, r3
 800086a:	3b06      	subs	r3, #6
 800086c:	0274      	lsls	r4, r6, #9
 800086e:	469a      	mov	sl, r3
 8000870:	0073      	lsls	r3, r6, #1
 8000872:	27ff      	movs	r7, #255	@ 0xff
 8000874:	0a64      	lsrs	r4, r4, #9
 8000876:	0e1b      	lsrs	r3, r3, #24
 8000878:	0ff6      	lsrs	r6, r6, #31
 800087a:	2b00      	cmp	r3, #0
 800087c:	d1de      	bne.n	800083c <__aeabi_fdiv+0x3c>
 800087e:	2c00      	cmp	r4, #0
 8000880:	d13b      	bne.n	80008fa <__aeabi_fdiv+0xfa>
 8000882:	2301      	movs	r3, #1
 8000884:	4642      	mov	r2, r8
 8000886:	4649      	mov	r1, r9
 8000888:	4072      	eors	r2, r6
 800088a:	4319      	orrs	r1, r3
 800088c:	290e      	cmp	r1, #14
 800088e:	d818      	bhi.n	80008c2 <__aeabi_fdiv+0xc2>
 8000890:	4864      	ldr	r0, [pc, #400]	@ (8000a24 <__aeabi_fdiv+0x224>)
 8000892:	0089      	lsls	r1, r1, #2
 8000894:	5841      	ldr	r1, [r0, r1]
 8000896:	468f      	mov	pc, r1
 8000898:	4653      	mov	r3, sl
 800089a:	2b02      	cmp	r3, #2
 800089c:	d100      	bne.n	80008a0 <__aeabi_fdiv+0xa0>
 800089e:	e0b8      	b.n	8000a12 <__aeabi_fdiv+0x212>
 80008a0:	2b03      	cmp	r3, #3
 80008a2:	d06e      	beq.n	8000982 <__aeabi_fdiv+0x182>
 80008a4:	4642      	mov	r2, r8
 80008a6:	002c      	movs	r4, r5
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d140      	bne.n	800092e <__aeabi_fdiv+0x12e>
 80008ac:	2000      	movs	r0, #0
 80008ae:	2400      	movs	r4, #0
 80008b0:	05c0      	lsls	r0, r0, #23
 80008b2:	4320      	orrs	r0, r4
 80008b4:	07d2      	lsls	r2, r2, #31
 80008b6:	4310      	orrs	r0, r2
 80008b8:	bce0      	pop	{r5, r6, r7}
 80008ba:	46ba      	mov	sl, r7
 80008bc:	46b1      	mov	r9, r6
 80008be:	46a8      	mov	r8, r5
 80008c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008c2:	20ff      	movs	r0, #255	@ 0xff
 80008c4:	2400      	movs	r4, #0
 80008c6:	e7f3      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	d120      	bne.n	800090e <__aeabi_fdiv+0x10e>
 80008cc:	2302      	movs	r3, #2
 80008ce:	3fff      	subs	r7, #255	@ 0xff
 80008d0:	e7d8      	b.n	8000884 <__aeabi_fdiv+0x84>
 80008d2:	2d00      	cmp	r5, #0
 80008d4:	d105      	bne.n	80008e2 <__aeabi_fdiv+0xe2>
 80008d6:	2304      	movs	r3, #4
 80008d8:	4699      	mov	r9, r3
 80008da:	3b03      	subs	r3, #3
 80008dc:	2700      	movs	r7, #0
 80008de:	469a      	mov	sl, r3
 80008e0:	e7a5      	b.n	800082e <__aeabi_fdiv+0x2e>
 80008e2:	0028      	movs	r0, r5
 80008e4:	f002 f88c 	bl	8002a00 <__clzsi2>
 80008e8:	2776      	movs	r7, #118	@ 0x76
 80008ea:	1f43      	subs	r3, r0, #5
 80008ec:	409d      	lsls	r5, r3
 80008ee:	2300      	movs	r3, #0
 80008f0:	427f      	negs	r7, r7
 80008f2:	4699      	mov	r9, r3
 80008f4:	469a      	mov	sl, r3
 80008f6:	1a3f      	subs	r7, r7, r0
 80008f8:	e799      	b.n	800082e <__aeabi_fdiv+0x2e>
 80008fa:	0020      	movs	r0, r4
 80008fc:	f002 f880 	bl	8002a00 <__clzsi2>
 8000900:	1f43      	subs	r3, r0, #5
 8000902:	409c      	lsls	r4, r3
 8000904:	2376      	movs	r3, #118	@ 0x76
 8000906:	425b      	negs	r3, r3
 8000908:	1a1b      	subs	r3, r3, r0
 800090a:	2000      	movs	r0, #0
 800090c:	e79e      	b.n	800084c <__aeabi_fdiv+0x4c>
 800090e:	2303      	movs	r3, #3
 8000910:	464a      	mov	r2, r9
 8000912:	431a      	orrs	r2, r3
 8000914:	4691      	mov	r9, r2
 8000916:	2003      	movs	r0, #3
 8000918:	33fc      	adds	r3, #252	@ 0xfc
 800091a:	e797      	b.n	800084c <__aeabi_fdiv+0x4c>
 800091c:	230c      	movs	r3, #12
 800091e:	4699      	mov	r9, r3
 8000920:	3b09      	subs	r3, #9
 8000922:	27ff      	movs	r7, #255	@ 0xff
 8000924:	469a      	mov	sl, r3
 8000926:	e782      	b.n	800082e <__aeabi_fdiv+0x2e>
 8000928:	2803      	cmp	r0, #3
 800092a:	d02c      	beq.n	8000986 <__aeabi_fdiv+0x186>
 800092c:	0032      	movs	r2, r6
 800092e:	0038      	movs	r0, r7
 8000930:	307f      	adds	r0, #127	@ 0x7f
 8000932:	2800      	cmp	r0, #0
 8000934:	dd47      	ble.n	80009c6 <__aeabi_fdiv+0x1c6>
 8000936:	0763      	lsls	r3, r4, #29
 8000938:	d004      	beq.n	8000944 <__aeabi_fdiv+0x144>
 800093a:	230f      	movs	r3, #15
 800093c:	4023      	ands	r3, r4
 800093e:	2b04      	cmp	r3, #4
 8000940:	d000      	beq.n	8000944 <__aeabi_fdiv+0x144>
 8000942:	3404      	adds	r4, #4
 8000944:	0123      	lsls	r3, r4, #4
 8000946:	d503      	bpl.n	8000950 <__aeabi_fdiv+0x150>
 8000948:	0038      	movs	r0, r7
 800094a:	4b37      	ldr	r3, [pc, #220]	@ (8000a28 <__aeabi_fdiv+0x228>)
 800094c:	3080      	adds	r0, #128	@ 0x80
 800094e:	401c      	ands	r4, r3
 8000950:	28fe      	cmp	r0, #254	@ 0xfe
 8000952:	dcb6      	bgt.n	80008c2 <__aeabi_fdiv+0xc2>
 8000954:	01a4      	lsls	r4, r4, #6
 8000956:	0a64      	lsrs	r4, r4, #9
 8000958:	b2c0      	uxtb	r0, r0
 800095a:	e7a9      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 800095c:	2480      	movs	r4, #128	@ 0x80
 800095e:	2200      	movs	r2, #0
 8000960:	20ff      	movs	r0, #255	@ 0xff
 8000962:	03e4      	lsls	r4, r4, #15
 8000964:	e7a4      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000966:	2380      	movs	r3, #128	@ 0x80
 8000968:	03db      	lsls	r3, r3, #15
 800096a:	421d      	tst	r5, r3
 800096c:	d001      	beq.n	8000972 <__aeabi_fdiv+0x172>
 800096e:	421c      	tst	r4, r3
 8000970:	d00b      	beq.n	800098a <__aeabi_fdiv+0x18a>
 8000972:	2480      	movs	r4, #128	@ 0x80
 8000974:	03e4      	lsls	r4, r4, #15
 8000976:	432c      	orrs	r4, r5
 8000978:	0264      	lsls	r4, r4, #9
 800097a:	4642      	mov	r2, r8
 800097c:	20ff      	movs	r0, #255	@ 0xff
 800097e:	0a64      	lsrs	r4, r4, #9
 8000980:	e796      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000982:	4646      	mov	r6, r8
 8000984:	002c      	movs	r4, r5
 8000986:	2380      	movs	r3, #128	@ 0x80
 8000988:	03db      	lsls	r3, r3, #15
 800098a:	431c      	orrs	r4, r3
 800098c:	0264      	lsls	r4, r4, #9
 800098e:	0032      	movs	r2, r6
 8000990:	20ff      	movs	r0, #255	@ 0xff
 8000992:	0a64      	lsrs	r4, r4, #9
 8000994:	e78c      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000996:	016d      	lsls	r5, r5, #5
 8000998:	0160      	lsls	r0, r4, #5
 800099a:	4285      	cmp	r5, r0
 800099c:	d22d      	bcs.n	80009fa <__aeabi_fdiv+0x1fa>
 800099e:	231b      	movs	r3, #27
 80009a0:	2400      	movs	r4, #0
 80009a2:	3f01      	subs	r7, #1
 80009a4:	2601      	movs	r6, #1
 80009a6:	0029      	movs	r1, r5
 80009a8:	0064      	lsls	r4, r4, #1
 80009aa:	006d      	lsls	r5, r5, #1
 80009ac:	2900      	cmp	r1, #0
 80009ae:	db01      	blt.n	80009b4 <__aeabi_fdiv+0x1b4>
 80009b0:	4285      	cmp	r5, r0
 80009b2:	d301      	bcc.n	80009b8 <__aeabi_fdiv+0x1b8>
 80009b4:	1a2d      	subs	r5, r5, r0
 80009b6:	4334      	orrs	r4, r6
 80009b8:	3b01      	subs	r3, #1
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1f3      	bne.n	80009a6 <__aeabi_fdiv+0x1a6>
 80009be:	1e6b      	subs	r3, r5, #1
 80009c0:	419d      	sbcs	r5, r3
 80009c2:	432c      	orrs	r4, r5
 80009c4:	e7b3      	b.n	800092e <__aeabi_fdiv+0x12e>
 80009c6:	2301      	movs	r3, #1
 80009c8:	1a1b      	subs	r3, r3, r0
 80009ca:	2b1b      	cmp	r3, #27
 80009cc:	dd00      	ble.n	80009d0 <__aeabi_fdiv+0x1d0>
 80009ce:	e76d      	b.n	80008ac <__aeabi_fdiv+0xac>
 80009d0:	0021      	movs	r1, r4
 80009d2:	379e      	adds	r7, #158	@ 0x9e
 80009d4:	40d9      	lsrs	r1, r3
 80009d6:	40bc      	lsls	r4, r7
 80009d8:	000b      	movs	r3, r1
 80009da:	1e61      	subs	r1, r4, #1
 80009dc:	418c      	sbcs	r4, r1
 80009de:	4323      	orrs	r3, r4
 80009e0:	0759      	lsls	r1, r3, #29
 80009e2:	d004      	beq.n	80009ee <__aeabi_fdiv+0x1ee>
 80009e4:	210f      	movs	r1, #15
 80009e6:	4019      	ands	r1, r3
 80009e8:	2904      	cmp	r1, #4
 80009ea:	d000      	beq.n	80009ee <__aeabi_fdiv+0x1ee>
 80009ec:	3304      	adds	r3, #4
 80009ee:	0159      	lsls	r1, r3, #5
 80009f0:	d413      	bmi.n	8000a1a <__aeabi_fdiv+0x21a>
 80009f2:	019b      	lsls	r3, r3, #6
 80009f4:	2000      	movs	r0, #0
 80009f6:	0a5c      	lsrs	r4, r3, #9
 80009f8:	e75a      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 80009fa:	231a      	movs	r3, #26
 80009fc:	2401      	movs	r4, #1
 80009fe:	1a2d      	subs	r5, r5, r0
 8000a00:	e7d0      	b.n	80009a4 <__aeabi_fdiv+0x1a4>
 8000a02:	1e98      	subs	r0, r3, #2
 8000a04:	4243      	negs	r3, r0
 8000a06:	4158      	adcs	r0, r3
 8000a08:	4240      	negs	r0, r0
 8000a0a:	0032      	movs	r2, r6
 8000a0c:	2400      	movs	r4, #0
 8000a0e:	b2c0      	uxtb	r0, r0
 8000a10:	e74e      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000a12:	4642      	mov	r2, r8
 8000a14:	20ff      	movs	r0, #255	@ 0xff
 8000a16:	2400      	movs	r4, #0
 8000a18:	e74a      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	2400      	movs	r4, #0
 8000a1e:	e747      	b.n	80008b0 <__aeabi_fdiv+0xb0>
 8000a20:	08009624 	.word	0x08009624
 8000a24:	08009664 	.word	0x08009664
 8000a28:	f7ffffff 	.word	0xf7ffffff

08000a2c <__aeabi_fmul>:
 8000a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a2e:	464f      	mov	r7, r9
 8000a30:	4646      	mov	r6, r8
 8000a32:	46d6      	mov	lr, sl
 8000a34:	0044      	lsls	r4, r0, #1
 8000a36:	b5c0      	push	{r6, r7, lr}
 8000a38:	0246      	lsls	r6, r0, #9
 8000a3a:	1c0f      	adds	r7, r1, #0
 8000a3c:	0a76      	lsrs	r6, r6, #9
 8000a3e:	0e24      	lsrs	r4, r4, #24
 8000a40:	0fc5      	lsrs	r5, r0, #31
 8000a42:	2c00      	cmp	r4, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_fmul+0x1c>
 8000a46:	e0da      	b.n	8000bfe <__aeabi_fmul+0x1d2>
 8000a48:	2cff      	cmp	r4, #255	@ 0xff
 8000a4a:	d074      	beq.n	8000b36 <__aeabi_fmul+0x10a>
 8000a4c:	2380      	movs	r3, #128	@ 0x80
 8000a4e:	00f6      	lsls	r6, r6, #3
 8000a50:	04db      	lsls	r3, r3, #19
 8000a52:	431e      	orrs	r6, r3
 8000a54:	2300      	movs	r3, #0
 8000a56:	4699      	mov	r9, r3
 8000a58:	469a      	mov	sl, r3
 8000a5a:	3c7f      	subs	r4, #127	@ 0x7f
 8000a5c:	027b      	lsls	r3, r7, #9
 8000a5e:	0a5b      	lsrs	r3, r3, #9
 8000a60:	4698      	mov	r8, r3
 8000a62:	007b      	lsls	r3, r7, #1
 8000a64:	0e1b      	lsrs	r3, r3, #24
 8000a66:	0fff      	lsrs	r7, r7, #31
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d074      	beq.n	8000b56 <__aeabi_fmul+0x12a>
 8000a6c:	2bff      	cmp	r3, #255	@ 0xff
 8000a6e:	d100      	bne.n	8000a72 <__aeabi_fmul+0x46>
 8000a70:	e08e      	b.n	8000b90 <__aeabi_fmul+0x164>
 8000a72:	4642      	mov	r2, r8
 8000a74:	2180      	movs	r1, #128	@ 0x80
 8000a76:	00d2      	lsls	r2, r2, #3
 8000a78:	04c9      	lsls	r1, r1, #19
 8000a7a:	4311      	orrs	r1, r2
 8000a7c:	3b7f      	subs	r3, #127	@ 0x7f
 8000a7e:	002a      	movs	r2, r5
 8000a80:	18e4      	adds	r4, r4, r3
 8000a82:	464b      	mov	r3, r9
 8000a84:	407a      	eors	r2, r7
 8000a86:	4688      	mov	r8, r1
 8000a88:	b2d2      	uxtb	r2, r2
 8000a8a:	2b0a      	cmp	r3, #10
 8000a8c:	dc75      	bgt.n	8000b7a <__aeabi_fmul+0x14e>
 8000a8e:	464b      	mov	r3, r9
 8000a90:	2000      	movs	r0, #0
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	dd0f      	ble.n	8000ab6 <__aeabi_fmul+0x8a>
 8000a96:	4649      	mov	r1, r9
 8000a98:	2301      	movs	r3, #1
 8000a9a:	408b      	lsls	r3, r1
 8000a9c:	21a6      	movs	r1, #166	@ 0xa6
 8000a9e:	00c9      	lsls	r1, r1, #3
 8000aa0:	420b      	tst	r3, r1
 8000aa2:	d169      	bne.n	8000b78 <__aeabi_fmul+0x14c>
 8000aa4:	2190      	movs	r1, #144	@ 0x90
 8000aa6:	0089      	lsls	r1, r1, #2
 8000aa8:	420b      	tst	r3, r1
 8000aaa:	d000      	beq.n	8000aae <__aeabi_fmul+0x82>
 8000aac:	e100      	b.n	8000cb0 <__aeabi_fmul+0x284>
 8000aae:	2188      	movs	r1, #136	@ 0x88
 8000ab0:	4219      	tst	r1, r3
 8000ab2:	d000      	beq.n	8000ab6 <__aeabi_fmul+0x8a>
 8000ab4:	e0f5      	b.n	8000ca2 <__aeabi_fmul+0x276>
 8000ab6:	4641      	mov	r1, r8
 8000ab8:	0409      	lsls	r1, r1, #16
 8000aba:	0c09      	lsrs	r1, r1, #16
 8000abc:	4643      	mov	r3, r8
 8000abe:	0008      	movs	r0, r1
 8000ac0:	0c35      	lsrs	r5, r6, #16
 8000ac2:	0436      	lsls	r6, r6, #16
 8000ac4:	0c1b      	lsrs	r3, r3, #16
 8000ac6:	0c36      	lsrs	r6, r6, #16
 8000ac8:	4370      	muls	r0, r6
 8000aca:	4369      	muls	r1, r5
 8000acc:	435e      	muls	r6, r3
 8000ace:	435d      	muls	r5, r3
 8000ad0:	1876      	adds	r6, r6, r1
 8000ad2:	0c03      	lsrs	r3, r0, #16
 8000ad4:	199b      	adds	r3, r3, r6
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d903      	bls.n	8000ae2 <__aeabi_fmul+0xb6>
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	0249      	lsls	r1, r1, #9
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4465      	add	r5, ip
 8000ae2:	0400      	lsls	r0, r0, #16
 8000ae4:	0419      	lsls	r1, r3, #16
 8000ae6:	0c00      	lsrs	r0, r0, #16
 8000ae8:	1809      	adds	r1, r1, r0
 8000aea:	018e      	lsls	r6, r1, #6
 8000aec:	1e70      	subs	r0, r6, #1
 8000aee:	4186      	sbcs	r6, r0
 8000af0:	0c1b      	lsrs	r3, r3, #16
 8000af2:	0e89      	lsrs	r1, r1, #26
 8000af4:	195b      	adds	r3, r3, r5
 8000af6:	430e      	orrs	r6, r1
 8000af8:	019b      	lsls	r3, r3, #6
 8000afa:	431e      	orrs	r6, r3
 8000afc:	011b      	lsls	r3, r3, #4
 8000afe:	d46c      	bmi.n	8000bda <__aeabi_fmul+0x1ae>
 8000b00:	0023      	movs	r3, r4
 8000b02:	337f      	adds	r3, #127	@ 0x7f
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	dc00      	bgt.n	8000b0a <__aeabi_fmul+0xde>
 8000b08:	e0b1      	b.n	8000c6e <__aeabi_fmul+0x242>
 8000b0a:	0015      	movs	r5, r2
 8000b0c:	0771      	lsls	r1, r6, #29
 8000b0e:	d00b      	beq.n	8000b28 <__aeabi_fmul+0xfc>
 8000b10:	200f      	movs	r0, #15
 8000b12:	0021      	movs	r1, r4
 8000b14:	4030      	ands	r0, r6
 8000b16:	2804      	cmp	r0, #4
 8000b18:	d006      	beq.n	8000b28 <__aeabi_fmul+0xfc>
 8000b1a:	3604      	adds	r6, #4
 8000b1c:	0132      	lsls	r2, r6, #4
 8000b1e:	d503      	bpl.n	8000b28 <__aeabi_fmul+0xfc>
 8000b20:	4b6e      	ldr	r3, [pc, #440]	@ (8000cdc <__aeabi_fmul+0x2b0>)
 8000b22:	401e      	ands	r6, r3
 8000b24:	000b      	movs	r3, r1
 8000b26:	3380      	adds	r3, #128	@ 0x80
 8000b28:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b2a:	dd00      	ble.n	8000b2e <__aeabi_fmul+0x102>
 8000b2c:	e0bd      	b.n	8000caa <__aeabi_fmul+0x27e>
 8000b2e:	01b2      	lsls	r2, r6, #6
 8000b30:	0a52      	lsrs	r2, r2, #9
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	e048      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d000      	beq.n	8000b3c <__aeabi_fmul+0x110>
 8000b3a:	e092      	b.n	8000c62 <__aeabi_fmul+0x236>
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	4699      	mov	r9, r3
 8000b40:	3b06      	subs	r3, #6
 8000b42:	469a      	mov	sl, r3
 8000b44:	027b      	lsls	r3, r7, #9
 8000b46:	0a5b      	lsrs	r3, r3, #9
 8000b48:	4698      	mov	r8, r3
 8000b4a:	007b      	lsls	r3, r7, #1
 8000b4c:	24ff      	movs	r4, #255	@ 0xff
 8000b4e:	0e1b      	lsrs	r3, r3, #24
 8000b50:	0fff      	lsrs	r7, r7, #31
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d18a      	bne.n	8000a6c <__aeabi_fmul+0x40>
 8000b56:	4642      	mov	r2, r8
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	d164      	bne.n	8000c26 <__aeabi_fmul+0x1fa>
 8000b5c:	4649      	mov	r1, r9
 8000b5e:	3201      	adds	r2, #1
 8000b60:	4311      	orrs	r1, r2
 8000b62:	4689      	mov	r9, r1
 8000b64:	290a      	cmp	r1, #10
 8000b66:	dc08      	bgt.n	8000b7a <__aeabi_fmul+0x14e>
 8000b68:	407d      	eors	r5, r7
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	b2ea      	uxtb	r2, r5
 8000b6e:	2902      	cmp	r1, #2
 8000b70:	dc91      	bgt.n	8000a96 <__aeabi_fmul+0x6a>
 8000b72:	0015      	movs	r5, r2
 8000b74:	2200      	movs	r2, #0
 8000b76:	e027      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000b78:	0015      	movs	r5, r2
 8000b7a:	4653      	mov	r3, sl
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_fmul+0x156>
 8000b80:	e093      	b.n	8000caa <__aeabi_fmul+0x27e>
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d01a      	beq.n	8000bbc <__aeabi_fmul+0x190>
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d12c      	bne.n	8000be4 <__aeabi_fmul+0x1b8>
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	e01b      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000b90:	4643      	mov	r3, r8
 8000b92:	34ff      	adds	r4, #255	@ 0xff
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d055      	beq.n	8000c44 <__aeabi_fmul+0x218>
 8000b98:	2103      	movs	r1, #3
 8000b9a:	464b      	mov	r3, r9
 8000b9c:	430b      	orrs	r3, r1
 8000b9e:	0019      	movs	r1, r3
 8000ba0:	2b0a      	cmp	r3, #10
 8000ba2:	dc00      	bgt.n	8000ba6 <__aeabi_fmul+0x17a>
 8000ba4:	e092      	b.n	8000ccc <__aeabi_fmul+0x2a0>
 8000ba6:	2b0f      	cmp	r3, #15
 8000ba8:	d000      	beq.n	8000bac <__aeabi_fmul+0x180>
 8000baa:	e08c      	b.n	8000cc6 <__aeabi_fmul+0x29a>
 8000bac:	2280      	movs	r2, #128	@ 0x80
 8000bae:	03d2      	lsls	r2, r2, #15
 8000bb0:	4216      	tst	r6, r2
 8000bb2:	d003      	beq.n	8000bbc <__aeabi_fmul+0x190>
 8000bb4:	4643      	mov	r3, r8
 8000bb6:	4213      	tst	r3, r2
 8000bb8:	d100      	bne.n	8000bbc <__aeabi_fmul+0x190>
 8000bba:	e07d      	b.n	8000cb8 <__aeabi_fmul+0x28c>
 8000bbc:	2280      	movs	r2, #128	@ 0x80
 8000bbe:	03d2      	lsls	r2, r2, #15
 8000bc0:	4332      	orrs	r2, r6
 8000bc2:	0252      	lsls	r2, r2, #9
 8000bc4:	0a52      	lsrs	r2, r2, #9
 8000bc6:	23ff      	movs	r3, #255	@ 0xff
 8000bc8:	05d8      	lsls	r0, r3, #23
 8000bca:	07ed      	lsls	r5, r5, #31
 8000bcc:	4310      	orrs	r0, r2
 8000bce:	4328      	orrs	r0, r5
 8000bd0:	bce0      	pop	{r5, r6, r7}
 8000bd2:	46ba      	mov	sl, r7
 8000bd4:	46b1      	mov	r9, r6
 8000bd6:	46a8      	mov	r8, r5
 8000bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bda:	2301      	movs	r3, #1
 8000bdc:	0015      	movs	r5, r2
 8000bde:	0871      	lsrs	r1, r6, #1
 8000be0:	401e      	ands	r6, r3
 8000be2:	430e      	orrs	r6, r1
 8000be4:	0023      	movs	r3, r4
 8000be6:	3380      	adds	r3, #128	@ 0x80
 8000be8:	1c61      	adds	r1, r4, #1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	dd41      	ble.n	8000c72 <__aeabi_fmul+0x246>
 8000bee:	0772      	lsls	r2, r6, #29
 8000bf0:	d094      	beq.n	8000b1c <__aeabi_fmul+0xf0>
 8000bf2:	220f      	movs	r2, #15
 8000bf4:	4032      	ands	r2, r6
 8000bf6:	2a04      	cmp	r2, #4
 8000bf8:	d000      	beq.n	8000bfc <__aeabi_fmul+0x1d0>
 8000bfa:	e78e      	b.n	8000b1a <__aeabi_fmul+0xee>
 8000bfc:	e78e      	b.n	8000b1c <__aeabi_fmul+0xf0>
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d105      	bne.n	8000c0e <__aeabi_fmul+0x1e2>
 8000c02:	2304      	movs	r3, #4
 8000c04:	4699      	mov	r9, r3
 8000c06:	3b03      	subs	r3, #3
 8000c08:	2400      	movs	r4, #0
 8000c0a:	469a      	mov	sl, r3
 8000c0c:	e726      	b.n	8000a5c <__aeabi_fmul+0x30>
 8000c0e:	0030      	movs	r0, r6
 8000c10:	f001 fef6 	bl	8002a00 <__clzsi2>
 8000c14:	2476      	movs	r4, #118	@ 0x76
 8000c16:	1f43      	subs	r3, r0, #5
 8000c18:	409e      	lsls	r6, r3
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	4264      	negs	r4, r4
 8000c1e:	4699      	mov	r9, r3
 8000c20:	469a      	mov	sl, r3
 8000c22:	1a24      	subs	r4, r4, r0
 8000c24:	e71a      	b.n	8000a5c <__aeabi_fmul+0x30>
 8000c26:	4640      	mov	r0, r8
 8000c28:	f001 feea 	bl	8002a00 <__clzsi2>
 8000c2c:	464b      	mov	r3, r9
 8000c2e:	1a24      	subs	r4, r4, r0
 8000c30:	3c76      	subs	r4, #118	@ 0x76
 8000c32:	2b0a      	cmp	r3, #10
 8000c34:	dca1      	bgt.n	8000b7a <__aeabi_fmul+0x14e>
 8000c36:	4643      	mov	r3, r8
 8000c38:	3805      	subs	r0, #5
 8000c3a:	4083      	lsls	r3, r0
 8000c3c:	407d      	eors	r5, r7
 8000c3e:	4698      	mov	r8, r3
 8000c40:	b2ea      	uxtb	r2, r5
 8000c42:	e724      	b.n	8000a8e <__aeabi_fmul+0x62>
 8000c44:	464a      	mov	r2, r9
 8000c46:	3302      	adds	r3, #2
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	002a      	movs	r2, r5
 8000c4c:	407a      	eors	r2, r7
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	2b0a      	cmp	r3, #10
 8000c52:	dc92      	bgt.n	8000b7a <__aeabi_fmul+0x14e>
 8000c54:	4649      	mov	r1, r9
 8000c56:	0015      	movs	r5, r2
 8000c58:	2900      	cmp	r1, #0
 8000c5a:	d026      	beq.n	8000caa <__aeabi_fmul+0x27e>
 8000c5c:	4699      	mov	r9, r3
 8000c5e:	2002      	movs	r0, #2
 8000c60:	e719      	b.n	8000a96 <__aeabi_fmul+0x6a>
 8000c62:	230c      	movs	r3, #12
 8000c64:	4699      	mov	r9, r3
 8000c66:	3b09      	subs	r3, #9
 8000c68:	24ff      	movs	r4, #255	@ 0xff
 8000c6a:	469a      	mov	sl, r3
 8000c6c:	e6f6      	b.n	8000a5c <__aeabi_fmul+0x30>
 8000c6e:	0015      	movs	r5, r2
 8000c70:	0021      	movs	r1, r4
 8000c72:	2201      	movs	r2, #1
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b1b      	cmp	r3, #27
 8000c78:	dd00      	ble.n	8000c7c <__aeabi_fmul+0x250>
 8000c7a:	e786      	b.n	8000b8a <__aeabi_fmul+0x15e>
 8000c7c:	319e      	adds	r1, #158	@ 0x9e
 8000c7e:	0032      	movs	r2, r6
 8000c80:	408e      	lsls	r6, r1
 8000c82:	40da      	lsrs	r2, r3
 8000c84:	1e73      	subs	r3, r6, #1
 8000c86:	419e      	sbcs	r6, r3
 8000c88:	4332      	orrs	r2, r6
 8000c8a:	0753      	lsls	r3, r2, #29
 8000c8c:	d004      	beq.n	8000c98 <__aeabi_fmul+0x26c>
 8000c8e:	230f      	movs	r3, #15
 8000c90:	4013      	ands	r3, r2
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d000      	beq.n	8000c98 <__aeabi_fmul+0x26c>
 8000c96:	3204      	adds	r2, #4
 8000c98:	0153      	lsls	r3, r2, #5
 8000c9a:	d510      	bpl.n	8000cbe <__aeabi_fmul+0x292>
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	e792      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000ca2:	003d      	movs	r5, r7
 8000ca4:	4646      	mov	r6, r8
 8000ca6:	4682      	mov	sl, r0
 8000ca8:	e767      	b.n	8000b7a <__aeabi_fmul+0x14e>
 8000caa:	23ff      	movs	r3, #255	@ 0xff
 8000cac:	2200      	movs	r2, #0
 8000cae:	e78b      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000cb0:	2280      	movs	r2, #128	@ 0x80
 8000cb2:	2500      	movs	r5, #0
 8000cb4:	03d2      	lsls	r2, r2, #15
 8000cb6:	e786      	b.n	8000bc6 <__aeabi_fmul+0x19a>
 8000cb8:	003d      	movs	r5, r7
 8000cba:	431a      	orrs	r2, r3
 8000cbc:	e783      	b.n	8000bc6 <__aeabi_fmul+0x19a>
 8000cbe:	0192      	lsls	r2, r2, #6
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	0a52      	lsrs	r2, r2, #9
 8000cc4:	e780      	b.n	8000bc8 <__aeabi_fmul+0x19c>
 8000cc6:	003d      	movs	r5, r7
 8000cc8:	4646      	mov	r6, r8
 8000cca:	e777      	b.n	8000bbc <__aeabi_fmul+0x190>
 8000ccc:	002a      	movs	r2, r5
 8000cce:	2301      	movs	r3, #1
 8000cd0:	407a      	eors	r2, r7
 8000cd2:	408b      	lsls	r3, r1
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	b2d2      	uxtb	r2, r2
 8000cd8:	e6e9      	b.n	8000aae <__aeabi_fmul+0x82>
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	f7ffffff 	.word	0xf7ffffff

08000ce0 <__aeabi_fsub>:
 8000ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ce2:	4647      	mov	r7, r8
 8000ce4:	46ce      	mov	lr, r9
 8000ce6:	0243      	lsls	r3, r0, #9
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	0a5f      	lsrs	r7, r3, #9
 8000cec:	099b      	lsrs	r3, r3, #6
 8000cee:	0045      	lsls	r5, r0, #1
 8000cf0:	004a      	lsls	r2, r1, #1
 8000cf2:	469c      	mov	ip, r3
 8000cf4:	024b      	lsls	r3, r1, #9
 8000cf6:	0fc4      	lsrs	r4, r0, #31
 8000cf8:	0fce      	lsrs	r6, r1, #31
 8000cfa:	0e2d      	lsrs	r5, r5, #24
 8000cfc:	0a58      	lsrs	r0, r3, #9
 8000cfe:	0e12      	lsrs	r2, r2, #24
 8000d00:	0999      	lsrs	r1, r3, #6
 8000d02:	2aff      	cmp	r2, #255	@ 0xff
 8000d04:	d06b      	beq.n	8000dde <__aeabi_fsub+0xfe>
 8000d06:	2301      	movs	r3, #1
 8000d08:	405e      	eors	r6, r3
 8000d0a:	1aab      	subs	r3, r5, r2
 8000d0c:	42b4      	cmp	r4, r6
 8000d0e:	d04b      	beq.n	8000da8 <__aeabi_fsub+0xc8>
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	dc00      	bgt.n	8000d16 <__aeabi_fsub+0x36>
 8000d14:	e0ff      	b.n	8000f16 <__aeabi_fsub+0x236>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	d100      	bne.n	8000d1c <__aeabi_fsub+0x3c>
 8000d1a:	e088      	b.n	8000e2e <__aeabi_fsub+0x14e>
 8000d1c:	2dff      	cmp	r5, #255	@ 0xff
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_fsub+0x42>
 8000d20:	e0ef      	b.n	8000f02 <__aeabi_fsub+0x222>
 8000d22:	2280      	movs	r2, #128	@ 0x80
 8000d24:	04d2      	lsls	r2, r2, #19
 8000d26:	4311      	orrs	r1, r2
 8000d28:	2001      	movs	r0, #1
 8000d2a:	2b1b      	cmp	r3, #27
 8000d2c:	dc08      	bgt.n	8000d40 <__aeabi_fsub+0x60>
 8000d2e:	0008      	movs	r0, r1
 8000d30:	2220      	movs	r2, #32
 8000d32:	40d8      	lsrs	r0, r3
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	4099      	lsls	r1, r3
 8000d38:	000b      	movs	r3, r1
 8000d3a:	1e5a      	subs	r2, r3, #1
 8000d3c:	4193      	sbcs	r3, r2
 8000d3e:	4318      	orrs	r0, r3
 8000d40:	4663      	mov	r3, ip
 8000d42:	1a1b      	subs	r3, r3, r0
 8000d44:	469c      	mov	ip, r3
 8000d46:	4663      	mov	r3, ip
 8000d48:	015b      	lsls	r3, r3, #5
 8000d4a:	d400      	bmi.n	8000d4e <__aeabi_fsub+0x6e>
 8000d4c:	e0cd      	b.n	8000eea <__aeabi_fsub+0x20a>
 8000d4e:	4663      	mov	r3, ip
 8000d50:	019f      	lsls	r7, r3, #6
 8000d52:	09bf      	lsrs	r7, r7, #6
 8000d54:	0038      	movs	r0, r7
 8000d56:	f001 fe53 	bl	8002a00 <__clzsi2>
 8000d5a:	003b      	movs	r3, r7
 8000d5c:	3805      	subs	r0, #5
 8000d5e:	4083      	lsls	r3, r0
 8000d60:	4285      	cmp	r5, r0
 8000d62:	dc00      	bgt.n	8000d66 <__aeabi_fsub+0x86>
 8000d64:	e0a2      	b.n	8000eac <__aeabi_fsub+0x1cc>
 8000d66:	4ab7      	ldr	r2, [pc, #732]	@ (8001044 <__aeabi_fsub+0x364>)
 8000d68:	1a2d      	subs	r5, r5, r0
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	4694      	mov	ip, r2
 8000d6e:	075a      	lsls	r2, r3, #29
 8000d70:	d100      	bne.n	8000d74 <__aeabi_fsub+0x94>
 8000d72:	e0c3      	b.n	8000efc <__aeabi_fsub+0x21c>
 8000d74:	220f      	movs	r2, #15
 8000d76:	4013      	ands	r3, r2
 8000d78:	2b04      	cmp	r3, #4
 8000d7a:	d100      	bne.n	8000d7e <__aeabi_fsub+0x9e>
 8000d7c:	e0be      	b.n	8000efc <__aeabi_fsub+0x21c>
 8000d7e:	2304      	movs	r3, #4
 8000d80:	4698      	mov	r8, r3
 8000d82:	44c4      	add	ip, r8
 8000d84:	4663      	mov	r3, ip
 8000d86:	015b      	lsls	r3, r3, #5
 8000d88:	d400      	bmi.n	8000d8c <__aeabi_fsub+0xac>
 8000d8a:	e0b7      	b.n	8000efc <__aeabi_fsub+0x21c>
 8000d8c:	1c68      	adds	r0, r5, #1
 8000d8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000d90:	d000      	beq.n	8000d94 <__aeabi_fsub+0xb4>
 8000d92:	e0a5      	b.n	8000ee0 <__aeabi_fsub+0x200>
 8000d94:	20ff      	movs	r0, #255	@ 0xff
 8000d96:	2200      	movs	r2, #0
 8000d98:	05c0      	lsls	r0, r0, #23
 8000d9a:	4310      	orrs	r0, r2
 8000d9c:	07e4      	lsls	r4, r4, #31
 8000d9e:	4320      	orrs	r0, r4
 8000da0:	bcc0      	pop	{r6, r7}
 8000da2:	46b9      	mov	r9, r7
 8000da4:	46b0      	mov	r8, r6
 8000da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	dc00      	bgt.n	8000dae <__aeabi_fsub+0xce>
 8000dac:	e1eb      	b.n	8001186 <__aeabi_fsub+0x4a6>
 8000dae:	2a00      	cmp	r2, #0
 8000db0:	d046      	beq.n	8000e40 <__aeabi_fsub+0x160>
 8000db2:	2dff      	cmp	r5, #255	@ 0xff
 8000db4:	d100      	bne.n	8000db8 <__aeabi_fsub+0xd8>
 8000db6:	e0a4      	b.n	8000f02 <__aeabi_fsub+0x222>
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	04d2      	lsls	r2, r2, #19
 8000dbc:	4311      	orrs	r1, r2
 8000dbe:	2b1b      	cmp	r3, #27
 8000dc0:	dc00      	bgt.n	8000dc4 <__aeabi_fsub+0xe4>
 8000dc2:	e0fb      	b.n	8000fbc <__aeabi_fsub+0x2dc>
 8000dc4:	2305      	movs	r3, #5
 8000dc6:	4698      	mov	r8, r3
 8000dc8:	002b      	movs	r3, r5
 8000dca:	44c4      	add	ip, r8
 8000dcc:	4662      	mov	r2, ip
 8000dce:	08d7      	lsrs	r7, r2, #3
 8000dd0:	2bff      	cmp	r3, #255	@ 0xff
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0xf6>
 8000dd4:	e095      	b.n	8000f02 <__aeabi_fsub+0x222>
 8000dd6:	027a      	lsls	r2, r7, #9
 8000dd8:	0a52      	lsrs	r2, r2, #9
 8000dda:	b2d8      	uxtb	r0, r3
 8000ddc:	e7dc      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000dde:	002b      	movs	r3, r5
 8000de0:	3bff      	subs	r3, #255	@ 0xff
 8000de2:	4699      	mov	r9, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d118      	bne.n	8000e1a <__aeabi_fsub+0x13a>
 8000de8:	2301      	movs	r3, #1
 8000dea:	405e      	eors	r6, r3
 8000dec:	42b4      	cmp	r4, r6
 8000dee:	d100      	bne.n	8000df2 <__aeabi_fsub+0x112>
 8000df0:	e0ca      	b.n	8000f88 <__aeabi_fsub+0x2a8>
 8000df2:	464b      	mov	r3, r9
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d02d      	beq.n	8000e54 <__aeabi_fsub+0x174>
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d000      	beq.n	8000dfe <__aeabi_fsub+0x11e>
 8000dfc:	e13c      	b.n	8001078 <__aeabi_fsub+0x398>
 8000dfe:	23ff      	movs	r3, #255	@ 0xff
 8000e00:	4664      	mov	r4, ip
 8000e02:	2c00      	cmp	r4, #0
 8000e04:	d100      	bne.n	8000e08 <__aeabi_fsub+0x128>
 8000e06:	e15f      	b.n	80010c8 <__aeabi_fsub+0x3e8>
 8000e08:	1e5d      	subs	r5, r3, #1
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d100      	bne.n	8000e10 <__aeabi_fsub+0x130>
 8000e0e:	e174      	b.n	80010fa <__aeabi_fsub+0x41a>
 8000e10:	0034      	movs	r4, r6
 8000e12:	2bff      	cmp	r3, #255	@ 0xff
 8000e14:	d074      	beq.n	8000f00 <__aeabi_fsub+0x220>
 8000e16:	002b      	movs	r3, r5
 8000e18:	e103      	b.n	8001022 <__aeabi_fsub+0x342>
 8000e1a:	42b4      	cmp	r4, r6
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_fsub+0x140>
 8000e1e:	e09c      	b.n	8000f5a <__aeabi_fsub+0x27a>
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d017      	beq.n	8000e54 <__aeabi_fsub+0x174>
 8000e24:	2d00      	cmp	r5, #0
 8000e26:	d0ea      	beq.n	8000dfe <__aeabi_fsub+0x11e>
 8000e28:	0007      	movs	r7, r0
 8000e2a:	0034      	movs	r4, r6
 8000e2c:	e06c      	b.n	8000f08 <__aeabi_fsub+0x228>
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d0cc      	beq.n	8000dcc <__aeabi_fsub+0xec>
 8000e32:	1e5a      	subs	r2, r3, #1
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d02b      	beq.n	8000e90 <__aeabi_fsub+0x1b0>
 8000e38:	2bff      	cmp	r3, #255	@ 0xff
 8000e3a:	d062      	beq.n	8000f02 <__aeabi_fsub+0x222>
 8000e3c:	0013      	movs	r3, r2
 8000e3e:	e773      	b.n	8000d28 <__aeabi_fsub+0x48>
 8000e40:	2900      	cmp	r1, #0
 8000e42:	d0c3      	beq.n	8000dcc <__aeabi_fsub+0xec>
 8000e44:	1e5a      	subs	r2, r3, #1
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fsub+0x16c>
 8000e4a:	e11e      	b.n	800108a <__aeabi_fsub+0x3aa>
 8000e4c:	2bff      	cmp	r3, #255	@ 0xff
 8000e4e:	d058      	beq.n	8000f02 <__aeabi_fsub+0x222>
 8000e50:	0013      	movs	r3, r2
 8000e52:	e7b4      	b.n	8000dbe <__aeabi_fsub+0xde>
 8000e54:	22fe      	movs	r2, #254	@ 0xfe
 8000e56:	1c6b      	adds	r3, r5, #1
 8000e58:	421a      	tst	r2, r3
 8000e5a:	d10d      	bne.n	8000e78 <__aeabi_fsub+0x198>
 8000e5c:	2d00      	cmp	r5, #0
 8000e5e:	d060      	beq.n	8000f22 <__aeabi_fsub+0x242>
 8000e60:	4663      	mov	r3, ip
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d000      	beq.n	8000e68 <__aeabi_fsub+0x188>
 8000e66:	e120      	b.n	80010aa <__aeabi_fsub+0x3ca>
 8000e68:	2900      	cmp	r1, #0
 8000e6a:	d000      	beq.n	8000e6e <__aeabi_fsub+0x18e>
 8000e6c:	e128      	b.n	80010c0 <__aeabi_fsub+0x3e0>
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	2400      	movs	r4, #0
 8000e72:	20ff      	movs	r0, #255	@ 0xff
 8000e74:	03d2      	lsls	r2, r2, #15
 8000e76:	e78f      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000e78:	4663      	mov	r3, ip
 8000e7a:	1a5f      	subs	r7, r3, r1
 8000e7c:	017b      	lsls	r3, r7, #5
 8000e7e:	d500      	bpl.n	8000e82 <__aeabi_fsub+0x1a2>
 8000e80:	e0fe      	b.n	8001080 <__aeabi_fsub+0x3a0>
 8000e82:	2f00      	cmp	r7, #0
 8000e84:	d000      	beq.n	8000e88 <__aeabi_fsub+0x1a8>
 8000e86:	e765      	b.n	8000d54 <__aeabi_fsub+0x74>
 8000e88:	2400      	movs	r4, #0
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	e783      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000e90:	4663      	mov	r3, ip
 8000e92:	1a59      	subs	r1, r3, r1
 8000e94:	014b      	lsls	r3, r1, #5
 8000e96:	d400      	bmi.n	8000e9a <__aeabi_fsub+0x1ba>
 8000e98:	e119      	b.n	80010ce <__aeabi_fsub+0x3ee>
 8000e9a:	018f      	lsls	r7, r1, #6
 8000e9c:	09bf      	lsrs	r7, r7, #6
 8000e9e:	0038      	movs	r0, r7
 8000ea0:	f001 fdae 	bl	8002a00 <__clzsi2>
 8000ea4:	003b      	movs	r3, r7
 8000ea6:	3805      	subs	r0, #5
 8000ea8:	4083      	lsls	r3, r0
 8000eaa:	2501      	movs	r5, #1
 8000eac:	2220      	movs	r2, #32
 8000eae:	1b40      	subs	r0, r0, r5
 8000eb0:	3001      	adds	r0, #1
 8000eb2:	1a12      	subs	r2, r2, r0
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	4093      	lsls	r3, r2
 8000eb8:	40c1      	lsrs	r1, r0
 8000eba:	1e5a      	subs	r2, r3, #1
 8000ebc:	4193      	sbcs	r3, r2
 8000ebe:	4319      	orrs	r1, r3
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	1e0b      	subs	r3, r1, #0
 8000ec4:	d0e1      	beq.n	8000e8a <__aeabi_fsub+0x1aa>
 8000ec6:	075b      	lsls	r3, r3, #29
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fsub+0x1ec>
 8000eca:	e152      	b.n	8001172 <__aeabi_fsub+0x492>
 8000ecc:	230f      	movs	r3, #15
 8000ece:	2500      	movs	r5, #0
 8000ed0:	400b      	ands	r3, r1
 8000ed2:	2b04      	cmp	r3, #4
 8000ed4:	d000      	beq.n	8000ed8 <__aeabi_fsub+0x1f8>
 8000ed6:	e752      	b.n	8000d7e <__aeabi_fsub+0x9e>
 8000ed8:	2001      	movs	r0, #1
 8000eda:	014a      	lsls	r2, r1, #5
 8000edc:	d400      	bmi.n	8000ee0 <__aeabi_fsub+0x200>
 8000ede:	e092      	b.n	8001006 <__aeabi_fsub+0x326>
 8000ee0:	b2c0      	uxtb	r0, r0
 8000ee2:	4663      	mov	r3, ip
 8000ee4:	019a      	lsls	r2, r3, #6
 8000ee6:	0a52      	lsrs	r2, r2, #9
 8000ee8:	e756      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000eea:	4663      	mov	r3, ip
 8000eec:	075b      	lsls	r3, r3, #29
 8000eee:	d005      	beq.n	8000efc <__aeabi_fsub+0x21c>
 8000ef0:	230f      	movs	r3, #15
 8000ef2:	4662      	mov	r2, ip
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	2b04      	cmp	r3, #4
 8000ef8:	d000      	beq.n	8000efc <__aeabi_fsub+0x21c>
 8000efa:	e740      	b.n	8000d7e <__aeabi_fsub+0x9e>
 8000efc:	002b      	movs	r3, r5
 8000efe:	e765      	b.n	8000dcc <__aeabi_fsub+0xec>
 8000f00:	0007      	movs	r7, r0
 8000f02:	2f00      	cmp	r7, #0
 8000f04:	d100      	bne.n	8000f08 <__aeabi_fsub+0x228>
 8000f06:	e745      	b.n	8000d94 <__aeabi_fsub+0xb4>
 8000f08:	2280      	movs	r2, #128	@ 0x80
 8000f0a:	03d2      	lsls	r2, r2, #15
 8000f0c:	433a      	orrs	r2, r7
 8000f0e:	0252      	lsls	r2, r2, #9
 8000f10:	20ff      	movs	r0, #255	@ 0xff
 8000f12:	0a52      	lsrs	r2, r2, #9
 8000f14:	e740      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d179      	bne.n	800100e <__aeabi_fsub+0x32e>
 8000f1a:	22fe      	movs	r2, #254	@ 0xfe
 8000f1c:	1c6b      	adds	r3, r5, #1
 8000f1e:	421a      	tst	r2, r3
 8000f20:	d1aa      	bne.n	8000e78 <__aeabi_fsub+0x198>
 8000f22:	4663      	mov	r3, ip
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d100      	bne.n	8000f2a <__aeabi_fsub+0x24a>
 8000f28:	e0f5      	b.n	8001116 <__aeabi_fsub+0x436>
 8000f2a:	2900      	cmp	r1, #0
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_fsub+0x250>
 8000f2e:	e0d1      	b.n	80010d4 <__aeabi_fsub+0x3f4>
 8000f30:	1a5f      	subs	r7, r3, r1
 8000f32:	2380      	movs	r3, #128	@ 0x80
 8000f34:	04db      	lsls	r3, r3, #19
 8000f36:	421f      	tst	r7, r3
 8000f38:	d100      	bne.n	8000f3c <__aeabi_fsub+0x25c>
 8000f3a:	e10e      	b.n	800115a <__aeabi_fsub+0x47a>
 8000f3c:	4662      	mov	r2, ip
 8000f3e:	2401      	movs	r4, #1
 8000f40:	1a8a      	subs	r2, r1, r2
 8000f42:	4694      	mov	ip, r2
 8000f44:	2000      	movs	r0, #0
 8000f46:	4034      	ands	r4, r6
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	d100      	bne.n	8000f4e <__aeabi_fsub+0x26e>
 8000f4c:	e724      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000f4e:	2001      	movs	r0, #1
 8000f50:	421a      	tst	r2, r3
 8000f52:	d1c6      	bne.n	8000ee2 <__aeabi_fsub+0x202>
 8000f54:	2300      	movs	r3, #0
 8000f56:	08d7      	lsrs	r7, r2, #3
 8000f58:	e73d      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d017      	beq.n	8000f8e <__aeabi_fsub+0x2ae>
 8000f5e:	2d00      	cmp	r5, #0
 8000f60:	d000      	beq.n	8000f64 <__aeabi_fsub+0x284>
 8000f62:	e0af      	b.n	80010c4 <__aeabi_fsub+0x3e4>
 8000f64:	23ff      	movs	r3, #255	@ 0xff
 8000f66:	4665      	mov	r5, ip
 8000f68:	2d00      	cmp	r5, #0
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_fsub+0x28e>
 8000f6c:	e0ad      	b.n	80010ca <__aeabi_fsub+0x3ea>
 8000f6e:	1e5e      	subs	r6, r3, #1
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d100      	bne.n	8000f76 <__aeabi_fsub+0x296>
 8000f74:	e089      	b.n	800108a <__aeabi_fsub+0x3aa>
 8000f76:	2bff      	cmp	r3, #255	@ 0xff
 8000f78:	d0c2      	beq.n	8000f00 <__aeabi_fsub+0x220>
 8000f7a:	2e1b      	cmp	r6, #27
 8000f7c:	dc00      	bgt.n	8000f80 <__aeabi_fsub+0x2a0>
 8000f7e:	e0ab      	b.n	80010d8 <__aeabi_fsub+0x3f8>
 8000f80:	1d4b      	adds	r3, r1, #5
 8000f82:	469c      	mov	ip, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	e721      	b.n	8000dcc <__aeabi_fsub+0xec>
 8000f88:	464b      	mov	r3, r9
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d170      	bne.n	8001070 <__aeabi_fsub+0x390>
 8000f8e:	22fe      	movs	r2, #254	@ 0xfe
 8000f90:	1c6b      	adds	r3, r5, #1
 8000f92:	421a      	tst	r2, r3
 8000f94:	d15e      	bne.n	8001054 <__aeabi_fsub+0x374>
 8000f96:	2d00      	cmp	r5, #0
 8000f98:	d000      	beq.n	8000f9c <__aeabi_fsub+0x2bc>
 8000f9a:	e0c3      	b.n	8001124 <__aeabi_fsub+0x444>
 8000f9c:	4663      	mov	r3, ip
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d100      	bne.n	8000fa4 <__aeabi_fsub+0x2c4>
 8000fa2:	e0d0      	b.n	8001146 <__aeabi_fsub+0x466>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	d100      	bne.n	8000faa <__aeabi_fsub+0x2ca>
 8000fa8:	e094      	b.n	80010d4 <__aeabi_fsub+0x3f4>
 8000faa:	000a      	movs	r2, r1
 8000fac:	4462      	add	r2, ip
 8000fae:	0153      	lsls	r3, r2, #5
 8000fb0:	d400      	bmi.n	8000fb4 <__aeabi_fsub+0x2d4>
 8000fb2:	e0d8      	b.n	8001166 <__aeabi_fsub+0x486>
 8000fb4:	0192      	lsls	r2, r2, #6
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	0a52      	lsrs	r2, r2, #9
 8000fba:	e6ed      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8000fbc:	0008      	movs	r0, r1
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	40d8      	lsrs	r0, r3
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	4099      	lsls	r1, r3
 8000fc6:	000b      	movs	r3, r1
 8000fc8:	1e5a      	subs	r2, r3, #1
 8000fca:	4193      	sbcs	r3, r2
 8000fcc:	4303      	orrs	r3, r0
 8000fce:	449c      	add	ip, r3
 8000fd0:	4663      	mov	r3, ip
 8000fd2:	015b      	lsls	r3, r3, #5
 8000fd4:	d589      	bpl.n	8000eea <__aeabi_fsub+0x20a>
 8000fd6:	3501      	adds	r5, #1
 8000fd8:	2dff      	cmp	r5, #255	@ 0xff
 8000fda:	d100      	bne.n	8000fde <__aeabi_fsub+0x2fe>
 8000fdc:	e6da      	b.n	8000d94 <__aeabi_fsub+0xb4>
 8000fde:	4662      	mov	r2, ip
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	4919      	ldr	r1, [pc, #100]	@ (8001048 <__aeabi_fsub+0x368>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	0852      	lsrs	r2, r2, #1
 8000fe8:	400a      	ands	r2, r1
 8000fea:	431a      	orrs	r2, r3
 8000fec:	0013      	movs	r3, r2
 8000fee:	4694      	mov	ip, r2
 8000ff0:	075b      	lsls	r3, r3, #29
 8000ff2:	d004      	beq.n	8000ffe <__aeabi_fsub+0x31e>
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	d000      	beq.n	8000ffe <__aeabi_fsub+0x31e>
 8000ffc:	e6bf      	b.n	8000d7e <__aeabi_fsub+0x9e>
 8000ffe:	4663      	mov	r3, ip
 8001000:	015b      	lsls	r3, r3, #5
 8001002:	d500      	bpl.n	8001006 <__aeabi_fsub+0x326>
 8001004:	e6c2      	b.n	8000d8c <__aeabi_fsub+0xac>
 8001006:	4663      	mov	r3, ip
 8001008:	08df      	lsrs	r7, r3, #3
 800100a:	002b      	movs	r3, r5
 800100c:	e6e3      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 800100e:	1b53      	subs	r3, r2, r5
 8001010:	2d00      	cmp	r5, #0
 8001012:	d100      	bne.n	8001016 <__aeabi_fsub+0x336>
 8001014:	e6f4      	b.n	8000e00 <__aeabi_fsub+0x120>
 8001016:	2080      	movs	r0, #128	@ 0x80
 8001018:	4664      	mov	r4, ip
 800101a:	04c0      	lsls	r0, r0, #19
 800101c:	4304      	orrs	r4, r0
 800101e:	46a4      	mov	ip, r4
 8001020:	0034      	movs	r4, r6
 8001022:	2001      	movs	r0, #1
 8001024:	2b1b      	cmp	r3, #27
 8001026:	dc09      	bgt.n	800103c <__aeabi_fsub+0x35c>
 8001028:	2520      	movs	r5, #32
 800102a:	4660      	mov	r0, ip
 800102c:	40d8      	lsrs	r0, r3
 800102e:	1aeb      	subs	r3, r5, r3
 8001030:	4665      	mov	r5, ip
 8001032:	409d      	lsls	r5, r3
 8001034:	002b      	movs	r3, r5
 8001036:	1e5d      	subs	r5, r3, #1
 8001038:	41ab      	sbcs	r3, r5
 800103a:	4318      	orrs	r0, r3
 800103c:	1a0b      	subs	r3, r1, r0
 800103e:	469c      	mov	ip, r3
 8001040:	0015      	movs	r5, r2
 8001042:	e680      	b.n	8000d46 <__aeabi_fsub+0x66>
 8001044:	fbffffff 	.word	0xfbffffff
 8001048:	7dffffff 	.word	0x7dffffff
 800104c:	22fe      	movs	r2, #254	@ 0xfe
 800104e:	1c6b      	adds	r3, r5, #1
 8001050:	4213      	tst	r3, r2
 8001052:	d0a3      	beq.n	8000f9c <__aeabi_fsub+0x2bc>
 8001054:	2bff      	cmp	r3, #255	@ 0xff
 8001056:	d100      	bne.n	800105a <__aeabi_fsub+0x37a>
 8001058:	e69c      	b.n	8000d94 <__aeabi_fsub+0xb4>
 800105a:	4461      	add	r1, ip
 800105c:	0849      	lsrs	r1, r1, #1
 800105e:	074a      	lsls	r2, r1, #29
 8001060:	d049      	beq.n	80010f6 <__aeabi_fsub+0x416>
 8001062:	220f      	movs	r2, #15
 8001064:	400a      	ands	r2, r1
 8001066:	2a04      	cmp	r2, #4
 8001068:	d045      	beq.n	80010f6 <__aeabi_fsub+0x416>
 800106a:	1d0a      	adds	r2, r1, #4
 800106c:	4694      	mov	ip, r2
 800106e:	e6ad      	b.n	8000dcc <__aeabi_fsub+0xec>
 8001070:	2d00      	cmp	r5, #0
 8001072:	d100      	bne.n	8001076 <__aeabi_fsub+0x396>
 8001074:	e776      	b.n	8000f64 <__aeabi_fsub+0x284>
 8001076:	e68d      	b.n	8000d94 <__aeabi_fsub+0xb4>
 8001078:	0034      	movs	r4, r6
 800107a:	20ff      	movs	r0, #255	@ 0xff
 800107c:	2200      	movs	r2, #0
 800107e:	e68b      	b.n	8000d98 <__aeabi_fsub+0xb8>
 8001080:	4663      	mov	r3, ip
 8001082:	2401      	movs	r4, #1
 8001084:	1acf      	subs	r7, r1, r3
 8001086:	4034      	ands	r4, r6
 8001088:	e664      	b.n	8000d54 <__aeabi_fsub+0x74>
 800108a:	4461      	add	r1, ip
 800108c:	014b      	lsls	r3, r1, #5
 800108e:	d56d      	bpl.n	800116c <__aeabi_fsub+0x48c>
 8001090:	0848      	lsrs	r0, r1, #1
 8001092:	4944      	ldr	r1, [pc, #272]	@ (80011a4 <__aeabi_fsub+0x4c4>)
 8001094:	4001      	ands	r1, r0
 8001096:	0743      	lsls	r3, r0, #29
 8001098:	d02c      	beq.n	80010f4 <__aeabi_fsub+0x414>
 800109a:	230f      	movs	r3, #15
 800109c:	4003      	ands	r3, r0
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d028      	beq.n	80010f4 <__aeabi_fsub+0x414>
 80010a2:	1d0b      	adds	r3, r1, #4
 80010a4:	469c      	mov	ip, r3
 80010a6:	2302      	movs	r3, #2
 80010a8:	e690      	b.n	8000dcc <__aeabi_fsub+0xec>
 80010aa:	2900      	cmp	r1, #0
 80010ac:	d100      	bne.n	80010b0 <__aeabi_fsub+0x3d0>
 80010ae:	e72b      	b.n	8000f08 <__aeabi_fsub+0x228>
 80010b0:	2380      	movs	r3, #128	@ 0x80
 80010b2:	03db      	lsls	r3, r3, #15
 80010b4:	429f      	cmp	r7, r3
 80010b6:	d200      	bcs.n	80010ba <__aeabi_fsub+0x3da>
 80010b8:	e726      	b.n	8000f08 <__aeabi_fsub+0x228>
 80010ba:	4298      	cmp	r0, r3
 80010bc:	d300      	bcc.n	80010c0 <__aeabi_fsub+0x3e0>
 80010be:	e723      	b.n	8000f08 <__aeabi_fsub+0x228>
 80010c0:	2401      	movs	r4, #1
 80010c2:	4034      	ands	r4, r6
 80010c4:	0007      	movs	r7, r0
 80010c6:	e71f      	b.n	8000f08 <__aeabi_fsub+0x228>
 80010c8:	0034      	movs	r4, r6
 80010ca:	468c      	mov	ip, r1
 80010cc:	e67e      	b.n	8000dcc <__aeabi_fsub+0xec>
 80010ce:	2301      	movs	r3, #1
 80010d0:	08cf      	lsrs	r7, r1, #3
 80010d2:	e680      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 80010d4:	2300      	movs	r3, #0
 80010d6:	e67e      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 80010d8:	2020      	movs	r0, #32
 80010da:	4665      	mov	r5, ip
 80010dc:	1b80      	subs	r0, r0, r6
 80010de:	4085      	lsls	r5, r0
 80010e0:	4663      	mov	r3, ip
 80010e2:	0028      	movs	r0, r5
 80010e4:	40f3      	lsrs	r3, r6
 80010e6:	1e45      	subs	r5, r0, #1
 80010e8:	41a8      	sbcs	r0, r5
 80010ea:	4303      	orrs	r3, r0
 80010ec:	469c      	mov	ip, r3
 80010ee:	0015      	movs	r5, r2
 80010f0:	448c      	add	ip, r1
 80010f2:	e76d      	b.n	8000fd0 <__aeabi_fsub+0x2f0>
 80010f4:	2302      	movs	r3, #2
 80010f6:	08cf      	lsrs	r7, r1, #3
 80010f8:	e66d      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 80010fa:	1b0f      	subs	r7, r1, r4
 80010fc:	017b      	lsls	r3, r7, #5
 80010fe:	d528      	bpl.n	8001152 <__aeabi_fsub+0x472>
 8001100:	01bf      	lsls	r7, r7, #6
 8001102:	09bf      	lsrs	r7, r7, #6
 8001104:	0038      	movs	r0, r7
 8001106:	f001 fc7b 	bl	8002a00 <__clzsi2>
 800110a:	003b      	movs	r3, r7
 800110c:	3805      	subs	r0, #5
 800110e:	4083      	lsls	r3, r0
 8001110:	0034      	movs	r4, r6
 8001112:	2501      	movs	r5, #1
 8001114:	e6ca      	b.n	8000eac <__aeabi_fsub+0x1cc>
 8001116:	2900      	cmp	r1, #0
 8001118:	d100      	bne.n	800111c <__aeabi_fsub+0x43c>
 800111a:	e6b5      	b.n	8000e88 <__aeabi_fsub+0x1a8>
 800111c:	2401      	movs	r4, #1
 800111e:	0007      	movs	r7, r0
 8001120:	4034      	ands	r4, r6
 8001122:	e658      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8001124:	4663      	mov	r3, ip
 8001126:	2b00      	cmp	r3, #0
 8001128:	d100      	bne.n	800112c <__aeabi_fsub+0x44c>
 800112a:	e6e9      	b.n	8000f00 <__aeabi_fsub+0x220>
 800112c:	2900      	cmp	r1, #0
 800112e:	d100      	bne.n	8001132 <__aeabi_fsub+0x452>
 8001130:	e6ea      	b.n	8000f08 <__aeabi_fsub+0x228>
 8001132:	2380      	movs	r3, #128	@ 0x80
 8001134:	03db      	lsls	r3, r3, #15
 8001136:	429f      	cmp	r7, r3
 8001138:	d200      	bcs.n	800113c <__aeabi_fsub+0x45c>
 800113a:	e6e5      	b.n	8000f08 <__aeabi_fsub+0x228>
 800113c:	4298      	cmp	r0, r3
 800113e:	d300      	bcc.n	8001142 <__aeabi_fsub+0x462>
 8001140:	e6e2      	b.n	8000f08 <__aeabi_fsub+0x228>
 8001142:	0007      	movs	r7, r0
 8001144:	e6e0      	b.n	8000f08 <__aeabi_fsub+0x228>
 8001146:	2900      	cmp	r1, #0
 8001148:	d100      	bne.n	800114c <__aeabi_fsub+0x46c>
 800114a:	e69e      	b.n	8000e8a <__aeabi_fsub+0x1aa>
 800114c:	2300      	movs	r3, #0
 800114e:	08cf      	lsrs	r7, r1, #3
 8001150:	e641      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8001152:	0034      	movs	r4, r6
 8001154:	2301      	movs	r3, #1
 8001156:	08ff      	lsrs	r7, r7, #3
 8001158:	e63d      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 800115a:	2f00      	cmp	r7, #0
 800115c:	d100      	bne.n	8001160 <__aeabi_fsub+0x480>
 800115e:	e693      	b.n	8000e88 <__aeabi_fsub+0x1a8>
 8001160:	2300      	movs	r3, #0
 8001162:	08ff      	lsrs	r7, r7, #3
 8001164:	e637      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8001166:	2300      	movs	r3, #0
 8001168:	08d7      	lsrs	r7, r2, #3
 800116a:	e634      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 800116c:	2301      	movs	r3, #1
 800116e:	08cf      	lsrs	r7, r1, #3
 8001170:	e631      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8001172:	2280      	movs	r2, #128	@ 0x80
 8001174:	000b      	movs	r3, r1
 8001176:	04d2      	lsls	r2, r2, #19
 8001178:	2001      	movs	r0, #1
 800117a:	4013      	ands	r3, r2
 800117c:	4211      	tst	r1, r2
 800117e:	d000      	beq.n	8001182 <__aeabi_fsub+0x4a2>
 8001180:	e6ae      	b.n	8000ee0 <__aeabi_fsub+0x200>
 8001182:	08cf      	lsrs	r7, r1, #3
 8001184:	e627      	b.n	8000dd6 <__aeabi_fsub+0xf6>
 8001186:	2b00      	cmp	r3, #0
 8001188:	d100      	bne.n	800118c <__aeabi_fsub+0x4ac>
 800118a:	e75f      	b.n	800104c <__aeabi_fsub+0x36c>
 800118c:	1b56      	subs	r6, r2, r5
 800118e:	2d00      	cmp	r5, #0
 8001190:	d101      	bne.n	8001196 <__aeabi_fsub+0x4b6>
 8001192:	0033      	movs	r3, r6
 8001194:	e6e7      	b.n	8000f66 <__aeabi_fsub+0x286>
 8001196:	2380      	movs	r3, #128	@ 0x80
 8001198:	4660      	mov	r0, ip
 800119a:	04db      	lsls	r3, r3, #19
 800119c:	4318      	orrs	r0, r3
 800119e:	4684      	mov	ip, r0
 80011a0:	e6eb      	b.n	8000f7a <__aeabi_fsub+0x29a>
 80011a2:	46c0      	nop			@ (mov r8, r8)
 80011a4:	7dffffff 	.word	0x7dffffff

080011a8 <__aeabi_f2iz>:
 80011a8:	0241      	lsls	r1, r0, #9
 80011aa:	0042      	lsls	r2, r0, #1
 80011ac:	0fc3      	lsrs	r3, r0, #31
 80011ae:	0a49      	lsrs	r1, r1, #9
 80011b0:	2000      	movs	r0, #0
 80011b2:	0e12      	lsrs	r2, r2, #24
 80011b4:	2a7e      	cmp	r2, #126	@ 0x7e
 80011b6:	dd03      	ble.n	80011c0 <__aeabi_f2iz+0x18>
 80011b8:	2a9d      	cmp	r2, #157	@ 0x9d
 80011ba:	dd02      	ble.n	80011c2 <__aeabi_f2iz+0x1a>
 80011bc:	4a09      	ldr	r2, [pc, #36]	@ (80011e4 <__aeabi_f2iz+0x3c>)
 80011be:	1898      	adds	r0, r3, r2
 80011c0:	4770      	bx	lr
 80011c2:	2080      	movs	r0, #128	@ 0x80
 80011c4:	0400      	lsls	r0, r0, #16
 80011c6:	4301      	orrs	r1, r0
 80011c8:	2a95      	cmp	r2, #149	@ 0x95
 80011ca:	dc07      	bgt.n	80011dc <__aeabi_f2iz+0x34>
 80011cc:	2096      	movs	r0, #150	@ 0x96
 80011ce:	1a82      	subs	r2, r0, r2
 80011d0:	40d1      	lsrs	r1, r2
 80011d2:	4248      	negs	r0, r1
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f3      	bne.n	80011c0 <__aeabi_f2iz+0x18>
 80011d8:	0008      	movs	r0, r1
 80011da:	e7f1      	b.n	80011c0 <__aeabi_f2iz+0x18>
 80011dc:	3a96      	subs	r2, #150	@ 0x96
 80011de:	4091      	lsls	r1, r2
 80011e0:	e7f7      	b.n	80011d2 <__aeabi_f2iz+0x2a>
 80011e2:	46c0      	nop			@ (mov r8, r8)
 80011e4:	7fffffff 	.word	0x7fffffff

080011e8 <__aeabi_i2f>:
 80011e8:	b570      	push	{r4, r5, r6, lr}
 80011ea:	2800      	cmp	r0, #0
 80011ec:	d012      	beq.n	8001214 <__aeabi_i2f+0x2c>
 80011ee:	17c3      	asrs	r3, r0, #31
 80011f0:	18c5      	adds	r5, r0, r3
 80011f2:	405d      	eors	r5, r3
 80011f4:	0fc4      	lsrs	r4, r0, #31
 80011f6:	0028      	movs	r0, r5
 80011f8:	f001 fc02 	bl	8002a00 <__clzsi2>
 80011fc:	239e      	movs	r3, #158	@ 0x9e
 80011fe:	1a1b      	subs	r3, r3, r0
 8001200:	2b96      	cmp	r3, #150	@ 0x96
 8001202:	dc0f      	bgt.n	8001224 <__aeabi_i2f+0x3c>
 8001204:	2808      	cmp	r0, #8
 8001206:	d038      	beq.n	800127a <__aeabi_i2f+0x92>
 8001208:	3808      	subs	r0, #8
 800120a:	4085      	lsls	r5, r0
 800120c:	026d      	lsls	r5, r5, #9
 800120e:	0a6d      	lsrs	r5, r5, #9
 8001210:	b2d8      	uxtb	r0, r3
 8001212:	e002      	b.n	800121a <__aeabi_i2f+0x32>
 8001214:	2400      	movs	r4, #0
 8001216:	2000      	movs	r0, #0
 8001218:	2500      	movs	r5, #0
 800121a:	05c0      	lsls	r0, r0, #23
 800121c:	4328      	orrs	r0, r5
 800121e:	07e4      	lsls	r4, r4, #31
 8001220:	4320      	orrs	r0, r4
 8001222:	bd70      	pop	{r4, r5, r6, pc}
 8001224:	2b99      	cmp	r3, #153	@ 0x99
 8001226:	dc14      	bgt.n	8001252 <__aeabi_i2f+0x6a>
 8001228:	1f42      	subs	r2, r0, #5
 800122a:	4095      	lsls	r5, r2
 800122c:	002a      	movs	r2, r5
 800122e:	4915      	ldr	r1, [pc, #84]	@ (8001284 <__aeabi_i2f+0x9c>)
 8001230:	4011      	ands	r1, r2
 8001232:	0755      	lsls	r5, r2, #29
 8001234:	d01c      	beq.n	8001270 <__aeabi_i2f+0x88>
 8001236:	250f      	movs	r5, #15
 8001238:	402a      	ands	r2, r5
 800123a:	2a04      	cmp	r2, #4
 800123c:	d018      	beq.n	8001270 <__aeabi_i2f+0x88>
 800123e:	3104      	adds	r1, #4
 8001240:	08ca      	lsrs	r2, r1, #3
 8001242:	0149      	lsls	r1, r1, #5
 8001244:	d515      	bpl.n	8001272 <__aeabi_i2f+0x8a>
 8001246:	239f      	movs	r3, #159	@ 0x9f
 8001248:	0252      	lsls	r2, r2, #9
 800124a:	1a18      	subs	r0, r3, r0
 800124c:	0a55      	lsrs	r5, r2, #9
 800124e:	b2c0      	uxtb	r0, r0
 8001250:	e7e3      	b.n	800121a <__aeabi_i2f+0x32>
 8001252:	2205      	movs	r2, #5
 8001254:	0029      	movs	r1, r5
 8001256:	1a12      	subs	r2, r2, r0
 8001258:	40d1      	lsrs	r1, r2
 800125a:	0002      	movs	r2, r0
 800125c:	321b      	adds	r2, #27
 800125e:	4095      	lsls	r5, r2
 8001260:	002a      	movs	r2, r5
 8001262:	1e55      	subs	r5, r2, #1
 8001264:	41aa      	sbcs	r2, r5
 8001266:	430a      	orrs	r2, r1
 8001268:	4906      	ldr	r1, [pc, #24]	@ (8001284 <__aeabi_i2f+0x9c>)
 800126a:	4011      	ands	r1, r2
 800126c:	0755      	lsls	r5, r2, #29
 800126e:	d1e2      	bne.n	8001236 <__aeabi_i2f+0x4e>
 8001270:	08ca      	lsrs	r2, r1, #3
 8001272:	0252      	lsls	r2, r2, #9
 8001274:	0a55      	lsrs	r5, r2, #9
 8001276:	b2d8      	uxtb	r0, r3
 8001278:	e7cf      	b.n	800121a <__aeabi_i2f+0x32>
 800127a:	026d      	lsls	r5, r5, #9
 800127c:	0a6d      	lsrs	r5, r5, #9
 800127e:	308e      	adds	r0, #142	@ 0x8e
 8001280:	e7cb      	b.n	800121a <__aeabi_i2f+0x32>
 8001282:	46c0      	nop			@ (mov r8, r8)
 8001284:	fbffffff 	.word	0xfbffffff

08001288 <__aeabi_ui2f>:
 8001288:	b510      	push	{r4, lr}
 800128a:	1e04      	subs	r4, r0, #0
 800128c:	d00d      	beq.n	80012aa <__aeabi_ui2f+0x22>
 800128e:	f001 fbb7 	bl	8002a00 <__clzsi2>
 8001292:	239e      	movs	r3, #158	@ 0x9e
 8001294:	1a1b      	subs	r3, r3, r0
 8001296:	2b96      	cmp	r3, #150	@ 0x96
 8001298:	dc0c      	bgt.n	80012b4 <__aeabi_ui2f+0x2c>
 800129a:	2808      	cmp	r0, #8
 800129c:	d034      	beq.n	8001308 <__aeabi_ui2f+0x80>
 800129e:	3808      	subs	r0, #8
 80012a0:	4084      	lsls	r4, r0
 80012a2:	0264      	lsls	r4, r4, #9
 80012a4:	0a64      	lsrs	r4, r4, #9
 80012a6:	b2d8      	uxtb	r0, r3
 80012a8:	e001      	b.n	80012ae <__aeabi_ui2f+0x26>
 80012aa:	2000      	movs	r0, #0
 80012ac:	2400      	movs	r4, #0
 80012ae:	05c0      	lsls	r0, r0, #23
 80012b0:	4320      	orrs	r0, r4
 80012b2:	bd10      	pop	{r4, pc}
 80012b4:	2b99      	cmp	r3, #153	@ 0x99
 80012b6:	dc13      	bgt.n	80012e0 <__aeabi_ui2f+0x58>
 80012b8:	1f42      	subs	r2, r0, #5
 80012ba:	4094      	lsls	r4, r2
 80012bc:	4a14      	ldr	r2, [pc, #80]	@ (8001310 <__aeabi_ui2f+0x88>)
 80012be:	4022      	ands	r2, r4
 80012c0:	0761      	lsls	r1, r4, #29
 80012c2:	d01c      	beq.n	80012fe <__aeabi_ui2f+0x76>
 80012c4:	210f      	movs	r1, #15
 80012c6:	4021      	ands	r1, r4
 80012c8:	2904      	cmp	r1, #4
 80012ca:	d018      	beq.n	80012fe <__aeabi_ui2f+0x76>
 80012cc:	3204      	adds	r2, #4
 80012ce:	08d4      	lsrs	r4, r2, #3
 80012d0:	0152      	lsls	r2, r2, #5
 80012d2:	d515      	bpl.n	8001300 <__aeabi_ui2f+0x78>
 80012d4:	239f      	movs	r3, #159	@ 0x9f
 80012d6:	0264      	lsls	r4, r4, #9
 80012d8:	1a18      	subs	r0, r3, r0
 80012da:	0a64      	lsrs	r4, r4, #9
 80012dc:	b2c0      	uxtb	r0, r0
 80012de:	e7e6      	b.n	80012ae <__aeabi_ui2f+0x26>
 80012e0:	0002      	movs	r2, r0
 80012e2:	0021      	movs	r1, r4
 80012e4:	321b      	adds	r2, #27
 80012e6:	4091      	lsls	r1, r2
 80012e8:	000a      	movs	r2, r1
 80012ea:	1e51      	subs	r1, r2, #1
 80012ec:	418a      	sbcs	r2, r1
 80012ee:	2105      	movs	r1, #5
 80012f0:	1a09      	subs	r1, r1, r0
 80012f2:	40cc      	lsrs	r4, r1
 80012f4:	4314      	orrs	r4, r2
 80012f6:	4a06      	ldr	r2, [pc, #24]	@ (8001310 <__aeabi_ui2f+0x88>)
 80012f8:	4022      	ands	r2, r4
 80012fa:	0761      	lsls	r1, r4, #29
 80012fc:	d1e2      	bne.n	80012c4 <__aeabi_ui2f+0x3c>
 80012fe:	08d4      	lsrs	r4, r2, #3
 8001300:	0264      	lsls	r4, r4, #9
 8001302:	0a64      	lsrs	r4, r4, #9
 8001304:	b2d8      	uxtb	r0, r3
 8001306:	e7d2      	b.n	80012ae <__aeabi_ui2f+0x26>
 8001308:	0264      	lsls	r4, r4, #9
 800130a:	0a64      	lsrs	r4, r4, #9
 800130c:	308e      	adds	r0, #142	@ 0x8e
 800130e:	e7ce      	b.n	80012ae <__aeabi_ui2f+0x26>
 8001310:	fbffffff 	.word	0xfbffffff

08001314 <__aeabi_ddiv>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	46de      	mov	lr, fp
 8001318:	4645      	mov	r5, r8
 800131a:	4657      	mov	r7, sl
 800131c:	464e      	mov	r6, r9
 800131e:	b5e0      	push	{r5, r6, r7, lr}
 8001320:	b087      	sub	sp, #28
 8001322:	9200      	str	r2, [sp, #0]
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	030b      	lsls	r3, r1, #12
 8001328:	0b1b      	lsrs	r3, r3, #12
 800132a:	469b      	mov	fp, r3
 800132c:	0fca      	lsrs	r2, r1, #31
 800132e:	004b      	lsls	r3, r1, #1
 8001330:	0004      	movs	r4, r0
 8001332:	4680      	mov	r8, r0
 8001334:	0d5b      	lsrs	r3, r3, #21
 8001336:	9202      	str	r2, [sp, #8]
 8001338:	d100      	bne.n	800133c <__aeabi_ddiv+0x28>
 800133a:	e098      	b.n	800146e <__aeabi_ddiv+0x15a>
 800133c:	4a7c      	ldr	r2, [pc, #496]	@ (8001530 <__aeabi_ddiv+0x21c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d037      	beq.n	80013b2 <__aeabi_ddiv+0x9e>
 8001342:	4659      	mov	r1, fp
 8001344:	0f42      	lsrs	r2, r0, #29
 8001346:	00c9      	lsls	r1, r1, #3
 8001348:	430a      	orrs	r2, r1
 800134a:	2180      	movs	r1, #128	@ 0x80
 800134c:	0409      	lsls	r1, r1, #16
 800134e:	4311      	orrs	r1, r2
 8001350:	00c2      	lsls	r2, r0, #3
 8001352:	4690      	mov	r8, r2
 8001354:	4a77      	ldr	r2, [pc, #476]	@ (8001534 <__aeabi_ddiv+0x220>)
 8001356:	4689      	mov	r9, r1
 8001358:	4692      	mov	sl, r2
 800135a:	449a      	add	sl, r3
 800135c:	2300      	movs	r3, #0
 800135e:	2400      	movs	r4, #0
 8001360:	9303      	str	r3, [sp, #12]
 8001362:	9e00      	ldr	r6, [sp, #0]
 8001364:	9f01      	ldr	r7, [sp, #4]
 8001366:	033b      	lsls	r3, r7, #12
 8001368:	0b1b      	lsrs	r3, r3, #12
 800136a:	469b      	mov	fp, r3
 800136c:	007b      	lsls	r3, r7, #1
 800136e:	0030      	movs	r0, r6
 8001370:	0d5b      	lsrs	r3, r3, #21
 8001372:	0ffd      	lsrs	r5, r7, #31
 8001374:	2b00      	cmp	r3, #0
 8001376:	d059      	beq.n	800142c <__aeabi_ddiv+0x118>
 8001378:	4a6d      	ldr	r2, [pc, #436]	@ (8001530 <__aeabi_ddiv+0x21c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d048      	beq.n	8001410 <__aeabi_ddiv+0xfc>
 800137e:	4659      	mov	r1, fp
 8001380:	0f72      	lsrs	r2, r6, #29
 8001382:	00c9      	lsls	r1, r1, #3
 8001384:	430a      	orrs	r2, r1
 8001386:	2180      	movs	r1, #128	@ 0x80
 8001388:	0409      	lsls	r1, r1, #16
 800138a:	4311      	orrs	r1, r2
 800138c:	468b      	mov	fp, r1
 800138e:	4969      	ldr	r1, [pc, #420]	@ (8001534 <__aeabi_ddiv+0x220>)
 8001390:	00f2      	lsls	r2, r6, #3
 8001392:	468c      	mov	ip, r1
 8001394:	4651      	mov	r1, sl
 8001396:	4463      	add	r3, ip
 8001398:	1acb      	subs	r3, r1, r3
 800139a:	469a      	mov	sl, r3
 800139c:	2100      	movs	r1, #0
 800139e:	9e02      	ldr	r6, [sp, #8]
 80013a0:	406e      	eors	r6, r5
 80013a2:	b2f6      	uxtb	r6, r6
 80013a4:	2c0f      	cmp	r4, #15
 80013a6:	d900      	bls.n	80013aa <__aeabi_ddiv+0x96>
 80013a8:	e0ce      	b.n	8001548 <__aeabi_ddiv+0x234>
 80013aa:	4b63      	ldr	r3, [pc, #396]	@ (8001538 <__aeabi_ddiv+0x224>)
 80013ac:	00a4      	lsls	r4, r4, #2
 80013ae:	591b      	ldr	r3, [r3, r4]
 80013b0:	469f      	mov	pc, r3
 80013b2:	465a      	mov	r2, fp
 80013b4:	4302      	orrs	r2, r0
 80013b6:	4691      	mov	r9, r2
 80013b8:	d000      	beq.n	80013bc <__aeabi_ddiv+0xa8>
 80013ba:	e090      	b.n	80014de <__aeabi_ddiv+0x1ca>
 80013bc:	469a      	mov	sl, r3
 80013be:	2302      	movs	r3, #2
 80013c0:	4690      	mov	r8, r2
 80013c2:	2408      	movs	r4, #8
 80013c4:	9303      	str	r3, [sp, #12]
 80013c6:	e7cc      	b.n	8001362 <__aeabi_ddiv+0x4e>
 80013c8:	46cb      	mov	fp, r9
 80013ca:	4642      	mov	r2, r8
 80013cc:	9d02      	ldr	r5, [sp, #8]
 80013ce:	9903      	ldr	r1, [sp, #12]
 80013d0:	2902      	cmp	r1, #2
 80013d2:	d100      	bne.n	80013d6 <__aeabi_ddiv+0xc2>
 80013d4:	e1de      	b.n	8001794 <__aeabi_ddiv+0x480>
 80013d6:	2903      	cmp	r1, #3
 80013d8:	d100      	bne.n	80013dc <__aeabi_ddiv+0xc8>
 80013da:	e08d      	b.n	80014f8 <__aeabi_ddiv+0x1e4>
 80013dc:	2901      	cmp	r1, #1
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0xce>
 80013e0:	e179      	b.n	80016d6 <__aeabi_ddiv+0x3c2>
 80013e2:	002e      	movs	r6, r5
 80013e4:	2200      	movs	r2, #0
 80013e6:	2300      	movs	r3, #0
 80013e8:	2400      	movs	r4, #0
 80013ea:	4690      	mov	r8, r2
 80013ec:	051b      	lsls	r3, r3, #20
 80013ee:	4323      	orrs	r3, r4
 80013f0:	07f6      	lsls	r6, r6, #31
 80013f2:	4333      	orrs	r3, r6
 80013f4:	4640      	mov	r0, r8
 80013f6:	0019      	movs	r1, r3
 80013f8:	b007      	add	sp, #28
 80013fa:	bcf0      	pop	{r4, r5, r6, r7}
 80013fc:	46bb      	mov	fp, r7
 80013fe:	46b2      	mov	sl, r6
 8001400:	46a9      	mov	r9, r5
 8001402:	46a0      	mov	r8, r4
 8001404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001406:	2200      	movs	r2, #0
 8001408:	2400      	movs	r4, #0
 800140a:	4690      	mov	r8, r2
 800140c:	4b48      	ldr	r3, [pc, #288]	@ (8001530 <__aeabi_ddiv+0x21c>)
 800140e:	e7ed      	b.n	80013ec <__aeabi_ddiv+0xd8>
 8001410:	465a      	mov	r2, fp
 8001412:	9b00      	ldr	r3, [sp, #0]
 8001414:	431a      	orrs	r2, r3
 8001416:	4b49      	ldr	r3, [pc, #292]	@ (800153c <__aeabi_ddiv+0x228>)
 8001418:	469c      	mov	ip, r3
 800141a:	44e2      	add	sl, ip
 800141c:	2a00      	cmp	r2, #0
 800141e:	d159      	bne.n	80014d4 <__aeabi_ddiv+0x1c0>
 8001420:	2302      	movs	r3, #2
 8001422:	431c      	orrs	r4, r3
 8001424:	2300      	movs	r3, #0
 8001426:	2102      	movs	r1, #2
 8001428:	469b      	mov	fp, r3
 800142a:	e7b8      	b.n	800139e <__aeabi_ddiv+0x8a>
 800142c:	465a      	mov	r2, fp
 800142e:	9b00      	ldr	r3, [sp, #0]
 8001430:	431a      	orrs	r2, r3
 8001432:	d049      	beq.n	80014c8 <__aeabi_ddiv+0x1b4>
 8001434:	465b      	mov	r3, fp
 8001436:	2b00      	cmp	r3, #0
 8001438:	d100      	bne.n	800143c <__aeabi_ddiv+0x128>
 800143a:	e19c      	b.n	8001776 <__aeabi_ddiv+0x462>
 800143c:	4658      	mov	r0, fp
 800143e:	f001 fadf 	bl	8002a00 <__clzsi2>
 8001442:	0002      	movs	r2, r0
 8001444:	0003      	movs	r3, r0
 8001446:	3a0b      	subs	r2, #11
 8001448:	271d      	movs	r7, #29
 800144a:	9e00      	ldr	r6, [sp, #0]
 800144c:	1aba      	subs	r2, r7, r2
 800144e:	0019      	movs	r1, r3
 8001450:	4658      	mov	r0, fp
 8001452:	40d6      	lsrs	r6, r2
 8001454:	3908      	subs	r1, #8
 8001456:	4088      	lsls	r0, r1
 8001458:	0032      	movs	r2, r6
 800145a:	4302      	orrs	r2, r0
 800145c:	4693      	mov	fp, r2
 800145e:	9a00      	ldr	r2, [sp, #0]
 8001460:	408a      	lsls	r2, r1
 8001462:	4937      	ldr	r1, [pc, #220]	@ (8001540 <__aeabi_ddiv+0x22c>)
 8001464:	4453      	add	r3, sl
 8001466:	468a      	mov	sl, r1
 8001468:	2100      	movs	r1, #0
 800146a:	449a      	add	sl, r3
 800146c:	e797      	b.n	800139e <__aeabi_ddiv+0x8a>
 800146e:	465b      	mov	r3, fp
 8001470:	4303      	orrs	r3, r0
 8001472:	4699      	mov	r9, r3
 8001474:	d021      	beq.n	80014ba <__aeabi_ddiv+0x1a6>
 8001476:	465b      	mov	r3, fp
 8001478:	2b00      	cmp	r3, #0
 800147a:	d100      	bne.n	800147e <__aeabi_ddiv+0x16a>
 800147c:	e169      	b.n	8001752 <__aeabi_ddiv+0x43e>
 800147e:	4658      	mov	r0, fp
 8001480:	f001 fabe 	bl	8002a00 <__clzsi2>
 8001484:	230b      	movs	r3, #11
 8001486:	425b      	negs	r3, r3
 8001488:	469c      	mov	ip, r3
 800148a:	0002      	movs	r2, r0
 800148c:	4484      	add	ip, r0
 800148e:	4666      	mov	r6, ip
 8001490:	231d      	movs	r3, #29
 8001492:	1b9b      	subs	r3, r3, r6
 8001494:	0026      	movs	r6, r4
 8001496:	0011      	movs	r1, r2
 8001498:	4658      	mov	r0, fp
 800149a:	40de      	lsrs	r6, r3
 800149c:	3908      	subs	r1, #8
 800149e:	4088      	lsls	r0, r1
 80014a0:	0033      	movs	r3, r6
 80014a2:	4303      	orrs	r3, r0
 80014a4:	4699      	mov	r9, r3
 80014a6:	0023      	movs	r3, r4
 80014a8:	408b      	lsls	r3, r1
 80014aa:	4698      	mov	r8, r3
 80014ac:	4b25      	ldr	r3, [pc, #148]	@ (8001544 <__aeabi_ddiv+0x230>)
 80014ae:	2400      	movs	r4, #0
 80014b0:	1a9b      	subs	r3, r3, r2
 80014b2:	469a      	mov	sl, r3
 80014b4:	2300      	movs	r3, #0
 80014b6:	9303      	str	r3, [sp, #12]
 80014b8:	e753      	b.n	8001362 <__aeabi_ddiv+0x4e>
 80014ba:	2300      	movs	r3, #0
 80014bc:	4698      	mov	r8, r3
 80014be:	469a      	mov	sl, r3
 80014c0:	3301      	adds	r3, #1
 80014c2:	2404      	movs	r4, #4
 80014c4:	9303      	str	r3, [sp, #12]
 80014c6:	e74c      	b.n	8001362 <__aeabi_ddiv+0x4e>
 80014c8:	2301      	movs	r3, #1
 80014ca:	431c      	orrs	r4, r3
 80014cc:	2300      	movs	r3, #0
 80014ce:	2101      	movs	r1, #1
 80014d0:	469b      	mov	fp, r3
 80014d2:	e764      	b.n	800139e <__aeabi_ddiv+0x8a>
 80014d4:	2303      	movs	r3, #3
 80014d6:	0032      	movs	r2, r6
 80014d8:	2103      	movs	r1, #3
 80014da:	431c      	orrs	r4, r3
 80014dc:	e75f      	b.n	800139e <__aeabi_ddiv+0x8a>
 80014de:	469a      	mov	sl, r3
 80014e0:	2303      	movs	r3, #3
 80014e2:	46d9      	mov	r9, fp
 80014e4:	240c      	movs	r4, #12
 80014e6:	9303      	str	r3, [sp, #12]
 80014e8:	e73b      	b.n	8001362 <__aeabi_ddiv+0x4e>
 80014ea:	2300      	movs	r3, #0
 80014ec:	2480      	movs	r4, #128	@ 0x80
 80014ee:	4698      	mov	r8, r3
 80014f0:	2600      	movs	r6, #0
 80014f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001530 <__aeabi_ddiv+0x21c>)
 80014f4:	0324      	lsls	r4, r4, #12
 80014f6:	e779      	b.n	80013ec <__aeabi_ddiv+0xd8>
 80014f8:	2480      	movs	r4, #128	@ 0x80
 80014fa:	465b      	mov	r3, fp
 80014fc:	0324      	lsls	r4, r4, #12
 80014fe:	431c      	orrs	r4, r3
 8001500:	0324      	lsls	r4, r4, #12
 8001502:	002e      	movs	r6, r5
 8001504:	4690      	mov	r8, r2
 8001506:	4b0a      	ldr	r3, [pc, #40]	@ (8001530 <__aeabi_ddiv+0x21c>)
 8001508:	0b24      	lsrs	r4, r4, #12
 800150a:	e76f      	b.n	80013ec <__aeabi_ddiv+0xd8>
 800150c:	2480      	movs	r4, #128	@ 0x80
 800150e:	464b      	mov	r3, r9
 8001510:	0324      	lsls	r4, r4, #12
 8001512:	4223      	tst	r3, r4
 8001514:	d002      	beq.n	800151c <__aeabi_ddiv+0x208>
 8001516:	465b      	mov	r3, fp
 8001518:	4223      	tst	r3, r4
 800151a:	d0f0      	beq.n	80014fe <__aeabi_ddiv+0x1ea>
 800151c:	2480      	movs	r4, #128	@ 0x80
 800151e:	464b      	mov	r3, r9
 8001520:	0324      	lsls	r4, r4, #12
 8001522:	431c      	orrs	r4, r3
 8001524:	0324      	lsls	r4, r4, #12
 8001526:	9e02      	ldr	r6, [sp, #8]
 8001528:	4b01      	ldr	r3, [pc, #4]	@ (8001530 <__aeabi_ddiv+0x21c>)
 800152a:	0b24      	lsrs	r4, r4, #12
 800152c:	e75e      	b.n	80013ec <__aeabi_ddiv+0xd8>
 800152e:	46c0      	nop			@ (mov r8, r8)
 8001530:	000007ff 	.word	0x000007ff
 8001534:	fffffc01 	.word	0xfffffc01
 8001538:	080096a0 	.word	0x080096a0
 800153c:	fffff801 	.word	0xfffff801
 8001540:	000003f3 	.word	0x000003f3
 8001544:	fffffc0d 	.word	0xfffffc0d
 8001548:	45cb      	cmp	fp, r9
 800154a:	d200      	bcs.n	800154e <__aeabi_ddiv+0x23a>
 800154c:	e0f8      	b.n	8001740 <__aeabi_ddiv+0x42c>
 800154e:	d100      	bne.n	8001552 <__aeabi_ddiv+0x23e>
 8001550:	e0f3      	b.n	800173a <__aeabi_ddiv+0x426>
 8001552:	2301      	movs	r3, #1
 8001554:	425b      	negs	r3, r3
 8001556:	469c      	mov	ip, r3
 8001558:	4644      	mov	r4, r8
 800155a:	4648      	mov	r0, r9
 800155c:	2500      	movs	r5, #0
 800155e:	44e2      	add	sl, ip
 8001560:	465b      	mov	r3, fp
 8001562:	0e17      	lsrs	r7, r2, #24
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	431f      	orrs	r7, r3
 8001568:	0c19      	lsrs	r1, r3, #16
 800156a:	043b      	lsls	r3, r7, #16
 800156c:	0212      	lsls	r2, r2, #8
 800156e:	9700      	str	r7, [sp, #0]
 8001570:	0c1f      	lsrs	r7, r3, #16
 8001572:	4691      	mov	r9, r2
 8001574:	9102      	str	r1, [sp, #8]
 8001576:	9703      	str	r7, [sp, #12]
 8001578:	f7fe fe48 	bl	800020c <__aeabi_uidivmod>
 800157c:	0002      	movs	r2, r0
 800157e:	437a      	muls	r2, r7
 8001580:	040b      	lsls	r3, r1, #16
 8001582:	0c21      	lsrs	r1, r4, #16
 8001584:	4680      	mov	r8, r0
 8001586:	4319      	orrs	r1, r3
 8001588:	428a      	cmp	r2, r1
 800158a:	d909      	bls.n	80015a0 <__aeabi_ddiv+0x28c>
 800158c:	9f00      	ldr	r7, [sp, #0]
 800158e:	2301      	movs	r3, #1
 8001590:	46bc      	mov	ip, r7
 8001592:	425b      	negs	r3, r3
 8001594:	4461      	add	r1, ip
 8001596:	469c      	mov	ip, r3
 8001598:	44e0      	add	r8, ip
 800159a:	428f      	cmp	r7, r1
 800159c:	d800      	bhi.n	80015a0 <__aeabi_ddiv+0x28c>
 800159e:	e15c      	b.n	800185a <__aeabi_ddiv+0x546>
 80015a0:	1a88      	subs	r0, r1, r2
 80015a2:	9902      	ldr	r1, [sp, #8]
 80015a4:	f7fe fe32 	bl	800020c <__aeabi_uidivmod>
 80015a8:	9a03      	ldr	r2, [sp, #12]
 80015aa:	0424      	lsls	r4, r4, #16
 80015ac:	4342      	muls	r2, r0
 80015ae:	0409      	lsls	r1, r1, #16
 80015b0:	0c24      	lsrs	r4, r4, #16
 80015b2:	0003      	movs	r3, r0
 80015b4:	430c      	orrs	r4, r1
 80015b6:	42a2      	cmp	r2, r4
 80015b8:	d906      	bls.n	80015c8 <__aeabi_ddiv+0x2b4>
 80015ba:	9900      	ldr	r1, [sp, #0]
 80015bc:	3b01      	subs	r3, #1
 80015be:	468c      	mov	ip, r1
 80015c0:	4464      	add	r4, ip
 80015c2:	42a1      	cmp	r1, r4
 80015c4:	d800      	bhi.n	80015c8 <__aeabi_ddiv+0x2b4>
 80015c6:	e142      	b.n	800184e <__aeabi_ddiv+0x53a>
 80015c8:	1aa0      	subs	r0, r4, r2
 80015ca:	4642      	mov	r2, r8
 80015cc:	0412      	lsls	r2, r2, #16
 80015ce:	431a      	orrs	r2, r3
 80015d0:	4693      	mov	fp, r2
 80015d2:	464b      	mov	r3, r9
 80015d4:	4659      	mov	r1, fp
 80015d6:	0c1b      	lsrs	r3, r3, #16
 80015d8:	001f      	movs	r7, r3
 80015da:	9304      	str	r3, [sp, #16]
 80015dc:	040b      	lsls	r3, r1, #16
 80015de:	4649      	mov	r1, r9
 80015e0:	0409      	lsls	r1, r1, #16
 80015e2:	0c09      	lsrs	r1, r1, #16
 80015e4:	000c      	movs	r4, r1
 80015e6:	0c1b      	lsrs	r3, r3, #16
 80015e8:	435c      	muls	r4, r3
 80015ea:	0c12      	lsrs	r2, r2, #16
 80015ec:	437b      	muls	r3, r7
 80015ee:	4688      	mov	r8, r1
 80015f0:	4351      	muls	r1, r2
 80015f2:	437a      	muls	r2, r7
 80015f4:	0c27      	lsrs	r7, r4, #16
 80015f6:	46bc      	mov	ip, r7
 80015f8:	185b      	adds	r3, r3, r1
 80015fa:	4463      	add	r3, ip
 80015fc:	4299      	cmp	r1, r3
 80015fe:	d903      	bls.n	8001608 <__aeabi_ddiv+0x2f4>
 8001600:	2180      	movs	r1, #128	@ 0x80
 8001602:	0249      	lsls	r1, r1, #9
 8001604:	468c      	mov	ip, r1
 8001606:	4462      	add	r2, ip
 8001608:	0c19      	lsrs	r1, r3, #16
 800160a:	0424      	lsls	r4, r4, #16
 800160c:	041b      	lsls	r3, r3, #16
 800160e:	0c24      	lsrs	r4, r4, #16
 8001610:	188a      	adds	r2, r1, r2
 8001612:	191c      	adds	r4, r3, r4
 8001614:	4290      	cmp	r0, r2
 8001616:	d302      	bcc.n	800161e <__aeabi_ddiv+0x30a>
 8001618:	d116      	bne.n	8001648 <__aeabi_ddiv+0x334>
 800161a:	42a5      	cmp	r5, r4
 800161c:	d214      	bcs.n	8001648 <__aeabi_ddiv+0x334>
 800161e:	465b      	mov	r3, fp
 8001620:	9f00      	ldr	r7, [sp, #0]
 8001622:	3b01      	subs	r3, #1
 8001624:	444d      	add	r5, r9
 8001626:	9305      	str	r3, [sp, #20]
 8001628:	454d      	cmp	r5, r9
 800162a:	419b      	sbcs	r3, r3
 800162c:	46bc      	mov	ip, r7
 800162e:	425b      	negs	r3, r3
 8001630:	4463      	add	r3, ip
 8001632:	18c0      	adds	r0, r0, r3
 8001634:	4287      	cmp	r7, r0
 8001636:	d300      	bcc.n	800163a <__aeabi_ddiv+0x326>
 8001638:	e102      	b.n	8001840 <__aeabi_ddiv+0x52c>
 800163a:	4282      	cmp	r2, r0
 800163c:	d900      	bls.n	8001640 <__aeabi_ddiv+0x32c>
 800163e:	e129      	b.n	8001894 <__aeabi_ddiv+0x580>
 8001640:	d100      	bne.n	8001644 <__aeabi_ddiv+0x330>
 8001642:	e124      	b.n	800188e <__aeabi_ddiv+0x57a>
 8001644:	9b05      	ldr	r3, [sp, #20]
 8001646:	469b      	mov	fp, r3
 8001648:	1b2c      	subs	r4, r5, r4
 800164a:	42a5      	cmp	r5, r4
 800164c:	41ad      	sbcs	r5, r5
 800164e:	9b00      	ldr	r3, [sp, #0]
 8001650:	1a80      	subs	r0, r0, r2
 8001652:	426d      	negs	r5, r5
 8001654:	1b40      	subs	r0, r0, r5
 8001656:	4283      	cmp	r3, r0
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0x348>
 800165a:	e10f      	b.n	800187c <__aeabi_ddiv+0x568>
 800165c:	9902      	ldr	r1, [sp, #8]
 800165e:	f7fe fdd5 	bl	800020c <__aeabi_uidivmod>
 8001662:	9a03      	ldr	r2, [sp, #12]
 8001664:	040b      	lsls	r3, r1, #16
 8001666:	4342      	muls	r2, r0
 8001668:	0c21      	lsrs	r1, r4, #16
 800166a:	0005      	movs	r5, r0
 800166c:	4319      	orrs	r1, r3
 800166e:	428a      	cmp	r2, r1
 8001670:	d900      	bls.n	8001674 <__aeabi_ddiv+0x360>
 8001672:	e0cb      	b.n	800180c <__aeabi_ddiv+0x4f8>
 8001674:	1a88      	subs	r0, r1, r2
 8001676:	9902      	ldr	r1, [sp, #8]
 8001678:	f7fe fdc8 	bl	800020c <__aeabi_uidivmod>
 800167c:	9a03      	ldr	r2, [sp, #12]
 800167e:	0424      	lsls	r4, r4, #16
 8001680:	4342      	muls	r2, r0
 8001682:	0409      	lsls	r1, r1, #16
 8001684:	0c24      	lsrs	r4, r4, #16
 8001686:	0003      	movs	r3, r0
 8001688:	430c      	orrs	r4, r1
 800168a:	42a2      	cmp	r2, r4
 800168c:	d900      	bls.n	8001690 <__aeabi_ddiv+0x37c>
 800168e:	e0ca      	b.n	8001826 <__aeabi_ddiv+0x512>
 8001690:	4641      	mov	r1, r8
 8001692:	1aa4      	subs	r4, r4, r2
 8001694:	042a      	lsls	r2, r5, #16
 8001696:	431a      	orrs	r2, r3
 8001698:	9f04      	ldr	r7, [sp, #16]
 800169a:	0413      	lsls	r3, r2, #16
 800169c:	0c1b      	lsrs	r3, r3, #16
 800169e:	4359      	muls	r1, r3
 80016a0:	4640      	mov	r0, r8
 80016a2:	437b      	muls	r3, r7
 80016a4:	469c      	mov	ip, r3
 80016a6:	0c15      	lsrs	r5, r2, #16
 80016a8:	4368      	muls	r0, r5
 80016aa:	0c0b      	lsrs	r3, r1, #16
 80016ac:	4484      	add	ip, r0
 80016ae:	4463      	add	r3, ip
 80016b0:	437d      	muls	r5, r7
 80016b2:	4298      	cmp	r0, r3
 80016b4:	d903      	bls.n	80016be <__aeabi_ddiv+0x3aa>
 80016b6:	2080      	movs	r0, #128	@ 0x80
 80016b8:	0240      	lsls	r0, r0, #9
 80016ba:	4684      	mov	ip, r0
 80016bc:	4465      	add	r5, ip
 80016be:	0c18      	lsrs	r0, r3, #16
 80016c0:	0409      	lsls	r1, r1, #16
 80016c2:	041b      	lsls	r3, r3, #16
 80016c4:	0c09      	lsrs	r1, r1, #16
 80016c6:	1940      	adds	r0, r0, r5
 80016c8:	185b      	adds	r3, r3, r1
 80016ca:	4284      	cmp	r4, r0
 80016cc:	d327      	bcc.n	800171e <__aeabi_ddiv+0x40a>
 80016ce:	d023      	beq.n	8001718 <__aeabi_ddiv+0x404>
 80016d0:	2301      	movs	r3, #1
 80016d2:	0035      	movs	r5, r6
 80016d4:	431a      	orrs	r2, r3
 80016d6:	4b94      	ldr	r3, [pc, #592]	@ (8001928 <__aeabi_ddiv+0x614>)
 80016d8:	4453      	add	r3, sl
 80016da:	2b00      	cmp	r3, #0
 80016dc:	dd60      	ble.n	80017a0 <__aeabi_ddiv+0x48c>
 80016de:	0751      	lsls	r1, r2, #29
 80016e0:	d000      	beq.n	80016e4 <__aeabi_ddiv+0x3d0>
 80016e2:	e086      	b.n	80017f2 <__aeabi_ddiv+0x4de>
 80016e4:	002e      	movs	r6, r5
 80016e6:	08d1      	lsrs	r1, r2, #3
 80016e8:	465a      	mov	r2, fp
 80016ea:	01d2      	lsls	r2, r2, #7
 80016ec:	d506      	bpl.n	80016fc <__aeabi_ddiv+0x3e8>
 80016ee:	465a      	mov	r2, fp
 80016f0:	4b8e      	ldr	r3, [pc, #568]	@ (800192c <__aeabi_ddiv+0x618>)
 80016f2:	401a      	ands	r2, r3
 80016f4:	2380      	movs	r3, #128	@ 0x80
 80016f6:	4693      	mov	fp, r2
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	4453      	add	r3, sl
 80016fc:	4a8c      	ldr	r2, [pc, #560]	@ (8001930 <__aeabi_ddiv+0x61c>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	dd00      	ble.n	8001704 <__aeabi_ddiv+0x3f0>
 8001702:	e680      	b.n	8001406 <__aeabi_ddiv+0xf2>
 8001704:	465a      	mov	r2, fp
 8001706:	0752      	lsls	r2, r2, #29
 8001708:	430a      	orrs	r2, r1
 800170a:	4690      	mov	r8, r2
 800170c:	465a      	mov	r2, fp
 800170e:	055b      	lsls	r3, r3, #21
 8001710:	0254      	lsls	r4, r2, #9
 8001712:	0b24      	lsrs	r4, r4, #12
 8001714:	0d5b      	lsrs	r3, r3, #21
 8001716:	e669      	b.n	80013ec <__aeabi_ddiv+0xd8>
 8001718:	0035      	movs	r5, r6
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0db      	beq.n	80016d6 <__aeabi_ddiv+0x3c2>
 800171e:	9d00      	ldr	r5, [sp, #0]
 8001720:	1e51      	subs	r1, r2, #1
 8001722:	46ac      	mov	ip, r5
 8001724:	4464      	add	r4, ip
 8001726:	42ac      	cmp	r4, r5
 8001728:	d200      	bcs.n	800172c <__aeabi_ddiv+0x418>
 800172a:	e09e      	b.n	800186a <__aeabi_ddiv+0x556>
 800172c:	4284      	cmp	r4, r0
 800172e:	d200      	bcs.n	8001732 <__aeabi_ddiv+0x41e>
 8001730:	e0e1      	b.n	80018f6 <__aeabi_ddiv+0x5e2>
 8001732:	d100      	bne.n	8001736 <__aeabi_ddiv+0x422>
 8001734:	e0ee      	b.n	8001914 <__aeabi_ddiv+0x600>
 8001736:	000a      	movs	r2, r1
 8001738:	e7ca      	b.n	80016d0 <__aeabi_ddiv+0x3bc>
 800173a:	4542      	cmp	r2, r8
 800173c:	d900      	bls.n	8001740 <__aeabi_ddiv+0x42c>
 800173e:	e708      	b.n	8001552 <__aeabi_ddiv+0x23e>
 8001740:	464b      	mov	r3, r9
 8001742:	07dc      	lsls	r4, r3, #31
 8001744:	0858      	lsrs	r0, r3, #1
 8001746:	4643      	mov	r3, r8
 8001748:	085b      	lsrs	r3, r3, #1
 800174a:	431c      	orrs	r4, r3
 800174c:	4643      	mov	r3, r8
 800174e:	07dd      	lsls	r5, r3, #31
 8001750:	e706      	b.n	8001560 <__aeabi_ddiv+0x24c>
 8001752:	f001 f955 	bl	8002a00 <__clzsi2>
 8001756:	2315      	movs	r3, #21
 8001758:	469c      	mov	ip, r3
 800175a:	4484      	add	ip, r0
 800175c:	0002      	movs	r2, r0
 800175e:	4663      	mov	r3, ip
 8001760:	3220      	adds	r2, #32
 8001762:	2b1c      	cmp	r3, #28
 8001764:	dc00      	bgt.n	8001768 <__aeabi_ddiv+0x454>
 8001766:	e692      	b.n	800148e <__aeabi_ddiv+0x17a>
 8001768:	0023      	movs	r3, r4
 800176a:	3808      	subs	r0, #8
 800176c:	4083      	lsls	r3, r0
 800176e:	4699      	mov	r9, r3
 8001770:	2300      	movs	r3, #0
 8001772:	4698      	mov	r8, r3
 8001774:	e69a      	b.n	80014ac <__aeabi_ddiv+0x198>
 8001776:	f001 f943 	bl	8002a00 <__clzsi2>
 800177a:	0002      	movs	r2, r0
 800177c:	0003      	movs	r3, r0
 800177e:	3215      	adds	r2, #21
 8001780:	3320      	adds	r3, #32
 8001782:	2a1c      	cmp	r2, #28
 8001784:	dc00      	bgt.n	8001788 <__aeabi_ddiv+0x474>
 8001786:	e65f      	b.n	8001448 <__aeabi_ddiv+0x134>
 8001788:	9900      	ldr	r1, [sp, #0]
 800178a:	3808      	subs	r0, #8
 800178c:	4081      	lsls	r1, r0
 800178e:	2200      	movs	r2, #0
 8001790:	468b      	mov	fp, r1
 8001792:	e666      	b.n	8001462 <__aeabi_ddiv+0x14e>
 8001794:	2200      	movs	r2, #0
 8001796:	002e      	movs	r6, r5
 8001798:	2400      	movs	r4, #0
 800179a:	4690      	mov	r8, r2
 800179c:	4b65      	ldr	r3, [pc, #404]	@ (8001934 <__aeabi_ddiv+0x620>)
 800179e:	e625      	b.n	80013ec <__aeabi_ddiv+0xd8>
 80017a0:	002e      	movs	r6, r5
 80017a2:	2101      	movs	r1, #1
 80017a4:	1ac9      	subs	r1, r1, r3
 80017a6:	2938      	cmp	r1, #56	@ 0x38
 80017a8:	dd00      	ble.n	80017ac <__aeabi_ddiv+0x498>
 80017aa:	e61b      	b.n	80013e4 <__aeabi_ddiv+0xd0>
 80017ac:	291f      	cmp	r1, #31
 80017ae:	dc7e      	bgt.n	80018ae <__aeabi_ddiv+0x59a>
 80017b0:	4861      	ldr	r0, [pc, #388]	@ (8001938 <__aeabi_ddiv+0x624>)
 80017b2:	0014      	movs	r4, r2
 80017b4:	4450      	add	r0, sl
 80017b6:	465b      	mov	r3, fp
 80017b8:	4082      	lsls	r2, r0
 80017ba:	4083      	lsls	r3, r0
 80017bc:	40cc      	lsrs	r4, r1
 80017be:	1e50      	subs	r0, r2, #1
 80017c0:	4182      	sbcs	r2, r0
 80017c2:	4323      	orrs	r3, r4
 80017c4:	431a      	orrs	r2, r3
 80017c6:	465b      	mov	r3, fp
 80017c8:	40cb      	lsrs	r3, r1
 80017ca:	0751      	lsls	r1, r2, #29
 80017cc:	d009      	beq.n	80017e2 <__aeabi_ddiv+0x4ce>
 80017ce:	210f      	movs	r1, #15
 80017d0:	4011      	ands	r1, r2
 80017d2:	2904      	cmp	r1, #4
 80017d4:	d005      	beq.n	80017e2 <__aeabi_ddiv+0x4ce>
 80017d6:	1d11      	adds	r1, r2, #4
 80017d8:	4291      	cmp	r1, r2
 80017da:	4192      	sbcs	r2, r2
 80017dc:	4252      	negs	r2, r2
 80017de:	189b      	adds	r3, r3, r2
 80017e0:	000a      	movs	r2, r1
 80017e2:	0219      	lsls	r1, r3, #8
 80017e4:	d400      	bmi.n	80017e8 <__aeabi_ddiv+0x4d4>
 80017e6:	e09b      	b.n	8001920 <__aeabi_ddiv+0x60c>
 80017e8:	2200      	movs	r2, #0
 80017ea:	2301      	movs	r3, #1
 80017ec:	2400      	movs	r4, #0
 80017ee:	4690      	mov	r8, r2
 80017f0:	e5fc      	b.n	80013ec <__aeabi_ddiv+0xd8>
 80017f2:	210f      	movs	r1, #15
 80017f4:	4011      	ands	r1, r2
 80017f6:	2904      	cmp	r1, #4
 80017f8:	d100      	bne.n	80017fc <__aeabi_ddiv+0x4e8>
 80017fa:	e773      	b.n	80016e4 <__aeabi_ddiv+0x3d0>
 80017fc:	1d11      	adds	r1, r2, #4
 80017fe:	4291      	cmp	r1, r2
 8001800:	4192      	sbcs	r2, r2
 8001802:	4252      	negs	r2, r2
 8001804:	002e      	movs	r6, r5
 8001806:	08c9      	lsrs	r1, r1, #3
 8001808:	4493      	add	fp, r2
 800180a:	e76d      	b.n	80016e8 <__aeabi_ddiv+0x3d4>
 800180c:	9b00      	ldr	r3, [sp, #0]
 800180e:	3d01      	subs	r5, #1
 8001810:	469c      	mov	ip, r3
 8001812:	4461      	add	r1, ip
 8001814:	428b      	cmp	r3, r1
 8001816:	d900      	bls.n	800181a <__aeabi_ddiv+0x506>
 8001818:	e72c      	b.n	8001674 <__aeabi_ddiv+0x360>
 800181a:	428a      	cmp	r2, r1
 800181c:	d800      	bhi.n	8001820 <__aeabi_ddiv+0x50c>
 800181e:	e729      	b.n	8001674 <__aeabi_ddiv+0x360>
 8001820:	1e85      	subs	r5, r0, #2
 8001822:	4461      	add	r1, ip
 8001824:	e726      	b.n	8001674 <__aeabi_ddiv+0x360>
 8001826:	9900      	ldr	r1, [sp, #0]
 8001828:	3b01      	subs	r3, #1
 800182a:	468c      	mov	ip, r1
 800182c:	4464      	add	r4, ip
 800182e:	42a1      	cmp	r1, r4
 8001830:	d900      	bls.n	8001834 <__aeabi_ddiv+0x520>
 8001832:	e72d      	b.n	8001690 <__aeabi_ddiv+0x37c>
 8001834:	42a2      	cmp	r2, r4
 8001836:	d800      	bhi.n	800183a <__aeabi_ddiv+0x526>
 8001838:	e72a      	b.n	8001690 <__aeabi_ddiv+0x37c>
 800183a:	1e83      	subs	r3, r0, #2
 800183c:	4464      	add	r4, ip
 800183e:	e727      	b.n	8001690 <__aeabi_ddiv+0x37c>
 8001840:	4287      	cmp	r7, r0
 8001842:	d000      	beq.n	8001846 <__aeabi_ddiv+0x532>
 8001844:	e6fe      	b.n	8001644 <__aeabi_ddiv+0x330>
 8001846:	45a9      	cmp	r9, r5
 8001848:	d900      	bls.n	800184c <__aeabi_ddiv+0x538>
 800184a:	e6fb      	b.n	8001644 <__aeabi_ddiv+0x330>
 800184c:	e6f5      	b.n	800163a <__aeabi_ddiv+0x326>
 800184e:	42a2      	cmp	r2, r4
 8001850:	d800      	bhi.n	8001854 <__aeabi_ddiv+0x540>
 8001852:	e6b9      	b.n	80015c8 <__aeabi_ddiv+0x2b4>
 8001854:	1e83      	subs	r3, r0, #2
 8001856:	4464      	add	r4, ip
 8001858:	e6b6      	b.n	80015c8 <__aeabi_ddiv+0x2b4>
 800185a:	428a      	cmp	r2, r1
 800185c:	d800      	bhi.n	8001860 <__aeabi_ddiv+0x54c>
 800185e:	e69f      	b.n	80015a0 <__aeabi_ddiv+0x28c>
 8001860:	46bc      	mov	ip, r7
 8001862:	1e83      	subs	r3, r0, #2
 8001864:	4698      	mov	r8, r3
 8001866:	4461      	add	r1, ip
 8001868:	e69a      	b.n	80015a0 <__aeabi_ddiv+0x28c>
 800186a:	000a      	movs	r2, r1
 800186c:	4284      	cmp	r4, r0
 800186e:	d000      	beq.n	8001872 <__aeabi_ddiv+0x55e>
 8001870:	e72e      	b.n	80016d0 <__aeabi_ddiv+0x3bc>
 8001872:	454b      	cmp	r3, r9
 8001874:	d000      	beq.n	8001878 <__aeabi_ddiv+0x564>
 8001876:	e72b      	b.n	80016d0 <__aeabi_ddiv+0x3bc>
 8001878:	0035      	movs	r5, r6
 800187a:	e72c      	b.n	80016d6 <__aeabi_ddiv+0x3c2>
 800187c:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <__aeabi_ddiv+0x614>)
 800187e:	4a2f      	ldr	r2, [pc, #188]	@ (800193c <__aeabi_ddiv+0x628>)
 8001880:	4453      	add	r3, sl
 8001882:	4592      	cmp	sl, r2
 8001884:	db43      	blt.n	800190e <__aeabi_ddiv+0x5fa>
 8001886:	2201      	movs	r2, #1
 8001888:	2100      	movs	r1, #0
 800188a:	4493      	add	fp, r2
 800188c:	e72c      	b.n	80016e8 <__aeabi_ddiv+0x3d4>
 800188e:	42ac      	cmp	r4, r5
 8001890:	d800      	bhi.n	8001894 <__aeabi_ddiv+0x580>
 8001892:	e6d7      	b.n	8001644 <__aeabi_ddiv+0x330>
 8001894:	2302      	movs	r3, #2
 8001896:	425b      	negs	r3, r3
 8001898:	469c      	mov	ip, r3
 800189a:	9900      	ldr	r1, [sp, #0]
 800189c:	444d      	add	r5, r9
 800189e:	454d      	cmp	r5, r9
 80018a0:	419b      	sbcs	r3, r3
 80018a2:	44e3      	add	fp, ip
 80018a4:	468c      	mov	ip, r1
 80018a6:	425b      	negs	r3, r3
 80018a8:	4463      	add	r3, ip
 80018aa:	18c0      	adds	r0, r0, r3
 80018ac:	e6cc      	b.n	8001648 <__aeabi_ddiv+0x334>
 80018ae:	201f      	movs	r0, #31
 80018b0:	4240      	negs	r0, r0
 80018b2:	1ac3      	subs	r3, r0, r3
 80018b4:	4658      	mov	r0, fp
 80018b6:	40d8      	lsrs	r0, r3
 80018b8:	2920      	cmp	r1, #32
 80018ba:	d004      	beq.n	80018c6 <__aeabi_ddiv+0x5b2>
 80018bc:	4659      	mov	r1, fp
 80018be:	4b20      	ldr	r3, [pc, #128]	@ (8001940 <__aeabi_ddiv+0x62c>)
 80018c0:	4453      	add	r3, sl
 80018c2:	4099      	lsls	r1, r3
 80018c4:	430a      	orrs	r2, r1
 80018c6:	1e53      	subs	r3, r2, #1
 80018c8:	419a      	sbcs	r2, r3
 80018ca:	2307      	movs	r3, #7
 80018cc:	0019      	movs	r1, r3
 80018ce:	4302      	orrs	r2, r0
 80018d0:	2400      	movs	r4, #0
 80018d2:	4011      	ands	r1, r2
 80018d4:	4213      	tst	r3, r2
 80018d6:	d009      	beq.n	80018ec <__aeabi_ddiv+0x5d8>
 80018d8:	3308      	adds	r3, #8
 80018da:	4013      	ands	r3, r2
 80018dc:	2b04      	cmp	r3, #4
 80018de:	d01d      	beq.n	800191c <__aeabi_ddiv+0x608>
 80018e0:	1d13      	adds	r3, r2, #4
 80018e2:	4293      	cmp	r3, r2
 80018e4:	4189      	sbcs	r1, r1
 80018e6:	001a      	movs	r2, r3
 80018e8:	4249      	negs	r1, r1
 80018ea:	0749      	lsls	r1, r1, #29
 80018ec:	08d2      	lsrs	r2, r2, #3
 80018ee:	430a      	orrs	r2, r1
 80018f0:	4690      	mov	r8, r2
 80018f2:	2300      	movs	r3, #0
 80018f4:	e57a      	b.n	80013ec <__aeabi_ddiv+0xd8>
 80018f6:	4649      	mov	r1, r9
 80018f8:	9f00      	ldr	r7, [sp, #0]
 80018fa:	004d      	lsls	r5, r1, #1
 80018fc:	454d      	cmp	r5, r9
 80018fe:	4189      	sbcs	r1, r1
 8001900:	46bc      	mov	ip, r7
 8001902:	4249      	negs	r1, r1
 8001904:	4461      	add	r1, ip
 8001906:	46a9      	mov	r9, r5
 8001908:	3a02      	subs	r2, #2
 800190a:	1864      	adds	r4, r4, r1
 800190c:	e7ae      	b.n	800186c <__aeabi_ddiv+0x558>
 800190e:	2201      	movs	r2, #1
 8001910:	4252      	negs	r2, r2
 8001912:	e746      	b.n	80017a2 <__aeabi_ddiv+0x48e>
 8001914:	4599      	cmp	r9, r3
 8001916:	d3ee      	bcc.n	80018f6 <__aeabi_ddiv+0x5e2>
 8001918:	000a      	movs	r2, r1
 800191a:	e7aa      	b.n	8001872 <__aeabi_ddiv+0x55e>
 800191c:	2100      	movs	r1, #0
 800191e:	e7e5      	b.n	80018ec <__aeabi_ddiv+0x5d8>
 8001920:	0759      	lsls	r1, r3, #29
 8001922:	025b      	lsls	r3, r3, #9
 8001924:	0b1c      	lsrs	r4, r3, #12
 8001926:	e7e1      	b.n	80018ec <__aeabi_ddiv+0x5d8>
 8001928:	000003ff 	.word	0x000003ff
 800192c:	feffffff 	.word	0xfeffffff
 8001930:	000007fe 	.word	0x000007fe
 8001934:	000007ff 	.word	0x000007ff
 8001938:	0000041e 	.word	0x0000041e
 800193c:	fffffc02 	.word	0xfffffc02
 8001940:	0000043e 	.word	0x0000043e

08001944 <__aeabi_dmul>:
 8001944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001946:	4657      	mov	r7, sl
 8001948:	464e      	mov	r6, r9
 800194a:	46de      	mov	lr, fp
 800194c:	4645      	mov	r5, r8
 800194e:	b5e0      	push	{r5, r6, r7, lr}
 8001950:	001f      	movs	r7, r3
 8001952:	030b      	lsls	r3, r1, #12
 8001954:	0b1b      	lsrs	r3, r3, #12
 8001956:	0016      	movs	r6, r2
 8001958:	469a      	mov	sl, r3
 800195a:	0fca      	lsrs	r2, r1, #31
 800195c:	004b      	lsls	r3, r1, #1
 800195e:	0004      	movs	r4, r0
 8001960:	4691      	mov	r9, r2
 8001962:	b085      	sub	sp, #20
 8001964:	0d5b      	lsrs	r3, r3, #21
 8001966:	d100      	bne.n	800196a <__aeabi_dmul+0x26>
 8001968:	e1cf      	b.n	8001d0a <__aeabi_dmul+0x3c6>
 800196a:	4acd      	ldr	r2, [pc, #820]	@ (8001ca0 <__aeabi_dmul+0x35c>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d055      	beq.n	8001a1c <__aeabi_dmul+0xd8>
 8001970:	4651      	mov	r1, sl
 8001972:	0f42      	lsrs	r2, r0, #29
 8001974:	00c9      	lsls	r1, r1, #3
 8001976:	430a      	orrs	r2, r1
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	0409      	lsls	r1, r1, #16
 800197c:	4311      	orrs	r1, r2
 800197e:	00c2      	lsls	r2, r0, #3
 8001980:	4690      	mov	r8, r2
 8001982:	4ac8      	ldr	r2, [pc, #800]	@ (8001ca4 <__aeabi_dmul+0x360>)
 8001984:	468a      	mov	sl, r1
 8001986:	4693      	mov	fp, r2
 8001988:	449b      	add	fp, r3
 800198a:	2300      	movs	r3, #0
 800198c:	2500      	movs	r5, #0
 800198e:	9302      	str	r3, [sp, #8]
 8001990:	033c      	lsls	r4, r7, #12
 8001992:	007b      	lsls	r3, r7, #1
 8001994:	0ffa      	lsrs	r2, r7, #31
 8001996:	9601      	str	r6, [sp, #4]
 8001998:	0b24      	lsrs	r4, r4, #12
 800199a:	0d5b      	lsrs	r3, r3, #21
 800199c:	9200      	str	r2, [sp, #0]
 800199e:	d100      	bne.n	80019a2 <__aeabi_dmul+0x5e>
 80019a0:	e188      	b.n	8001cb4 <__aeabi_dmul+0x370>
 80019a2:	4abf      	ldr	r2, [pc, #764]	@ (8001ca0 <__aeabi_dmul+0x35c>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d100      	bne.n	80019aa <__aeabi_dmul+0x66>
 80019a8:	e092      	b.n	8001ad0 <__aeabi_dmul+0x18c>
 80019aa:	4abe      	ldr	r2, [pc, #760]	@ (8001ca4 <__aeabi_dmul+0x360>)
 80019ac:	4694      	mov	ip, r2
 80019ae:	4463      	add	r3, ip
 80019b0:	449b      	add	fp, r3
 80019b2:	2d0a      	cmp	r5, #10
 80019b4:	dc42      	bgt.n	8001a3c <__aeabi_dmul+0xf8>
 80019b6:	00e4      	lsls	r4, r4, #3
 80019b8:	0f73      	lsrs	r3, r6, #29
 80019ba:	4323      	orrs	r3, r4
 80019bc:	2480      	movs	r4, #128	@ 0x80
 80019be:	4649      	mov	r1, r9
 80019c0:	0424      	lsls	r4, r4, #16
 80019c2:	431c      	orrs	r4, r3
 80019c4:	00f3      	lsls	r3, r6, #3
 80019c6:	9301      	str	r3, [sp, #4]
 80019c8:	9b00      	ldr	r3, [sp, #0]
 80019ca:	2000      	movs	r0, #0
 80019cc:	4059      	eors	r1, r3
 80019ce:	b2cb      	uxtb	r3, r1
 80019d0:	9303      	str	r3, [sp, #12]
 80019d2:	2d02      	cmp	r5, #2
 80019d4:	dc00      	bgt.n	80019d8 <__aeabi_dmul+0x94>
 80019d6:	e094      	b.n	8001b02 <__aeabi_dmul+0x1be>
 80019d8:	2301      	movs	r3, #1
 80019da:	40ab      	lsls	r3, r5
 80019dc:	001d      	movs	r5, r3
 80019de:	23a6      	movs	r3, #166	@ 0xa6
 80019e0:	002a      	movs	r2, r5
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	401a      	ands	r2, r3
 80019e6:	421d      	tst	r5, r3
 80019e8:	d000      	beq.n	80019ec <__aeabi_dmul+0xa8>
 80019ea:	e229      	b.n	8001e40 <__aeabi_dmul+0x4fc>
 80019ec:	2390      	movs	r3, #144	@ 0x90
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	421d      	tst	r5, r3
 80019f2:	d100      	bne.n	80019f6 <__aeabi_dmul+0xb2>
 80019f4:	e24d      	b.n	8001e92 <__aeabi_dmul+0x54e>
 80019f6:	2300      	movs	r3, #0
 80019f8:	2480      	movs	r4, #128	@ 0x80
 80019fa:	4699      	mov	r9, r3
 80019fc:	0324      	lsls	r4, r4, #12
 80019fe:	4ba8      	ldr	r3, [pc, #672]	@ (8001ca0 <__aeabi_dmul+0x35c>)
 8001a00:	0010      	movs	r0, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	051b      	lsls	r3, r3, #20
 8001a06:	4323      	orrs	r3, r4
 8001a08:	07d2      	lsls	r2, r2, #31
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	0019      	movs	r1, r3
 8001a0e:	b005      	add	sp, #20
 8001a10:	bcf0      	pop	{r4, r5, r6, r7}
 8001a12:	46bb      	mov	fp, r7
 8001a14:	46b2      	mov	sl, r6
 8001a16:	46a9      	mov	r9, r5
 8001a18:	46a0      	mov	r8, r4
 8001a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a1c:	4652      	mov	r2, sl
 8001a1e:	4302      	orrs	r2, r0
 8001a20:	4690      	mov	r8, r2
 8001a22:	d000      	beq.n	8001a26 <__aeabi_dmul+0xe2>
 8001a24:	e1ac      	b.n	8001d80 <__aeabi_dmul+0x43c>
 8001a26:	469b      	mov	fp, r3
 8001a28:	2302      	movs	r3, #2
 8001a2a:	4692      	mov	sl, r2
 8001a2c:	2508      	movs	r5, #8
 8001a2e:	9302      	str	r3, [sp, #8]
 8001a30:	e7ae      	b.n	8001990 <__aeabi_dmul+0x4c>
 8001a32:	9b00      	ldr	r3, [sp, #0]
 8001a34:	46a2      	mov	sl, r4
 8001a36:	4699      	mov	r9, r3
 8001a38:	9b01      	ldr	r3, [sp, #4]
 8001a3a:	4698      	mov	r8, r3
 8001a3c:	9b02      	ldr	r3, [sp, #8]
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dmul+0x100>
 8001a42:	e1ca      	b.n	8001dda <__aeabi_dmul+0x496>
 8001a44:	2b03      	cmp	r3, #3
 8001a46:	d100      	bne.n	8001a4a <__aeabi_dmul+0x106>
 8001a48:	e192      	b.n	8001d70 <__aeabi_dmul+0x42c>
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d110      	bne.n	8001a70 <__aeabi_dmul+0x12c>
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2400      	movs	r4, #0
 8001a52:	2200      	movs	r2, #0
 8001a54:	e7d4      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001a56:	2201      	movs	r2, #1
 8001a58:	087b      	lsrs	r3, r7, #1
 8001a5a:	403a      	ands	r2, r7
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	4652      	mov	r2, sl
 8001a60:	07d2      	lsls	r2, r2, #31
 8001a62:	4313      	orrs	r3, r2
 8001a64:	4698      	mov	r8, r3
 8001a66:	4653      	mov	r3, sl
 8001a68:	085b      	lsrs	r3, r3, #1
 8001a6a:	469a      	mov	sl, r3
 8001a6c:	9b03      	ldr	r3, [sp, #12]
 8001a6e:	4699      	mov	r9, r3
 8001a70:	465b      	mov	r3, fp
 8001a72:	1c58      	adds	r0, r3, #1
 8001a74:	2380      	movs	r3, #128	@ 0x80
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	445b      	add	r3, fp
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	dc00      	bgt.n	8001a80 <__aeabi_dmul+0x13c>
 8001a7e:	e1b1      	b.n	8001de4 <__aeabi_dmul+0x4a0>
 8001a80:	4642      	mov	r2, r8
 8001a82:	0752      	lsls	r2, r2, #29
 8001a84:	d00b      	beq.n	8001a9e <__aeabi_dmul+0x15a>
 8001a86:	220f      	movs	r2, #15
 8001a88:	4641      	mov	r1, r8
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	2a04      	cmp	r2, #4
 8001a8e:	d006      	beq.n	8001a9e <__aeabi_dmul+0x15a>
 8001a90:	4642      	mov	r2, r8
 8001a92:	1d11      	adds	r1, r2, #4
 8001a94:	4541      	cmp	r1, r8
 8001a96:	4192      	sbcs	r2, r2
 8001a98:	4688      	mov	r8, r1
 8001a9a:	4252      	negs	r2, r2
 8001a9c:	4492      	add	sl, r2
 8001a9e:	4652      	mov	r2, sl
 8001aa0:	01d2      	lsls	r2, r2, #7
 8001aa2:	d506      	bpl.n	8001ab2 <__aeabi_dmul+0x16e>
 8001aa4:	4652      	mov	r2, sl
 8001aa6:	4b80      	ldr	r3, [pc, #512]	@ (8001ca8 <__aeabi_dmul+0x364>)
 8001aa8:	401a      	ands	r2, r3
 8001aaa:	2380      	movs	r3, #128	@ 0x80
 8001aac:	4692      	mov	sl, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	18c3      	adds	r3, r0, r3
 8001ab2:	4a7e      	ldr	r2, [pc, #504]	@ (8001cac <__aeabi_dmul+0x368>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	dd00      	ble.n	8001aba <__aeabi_dmul+0x176>
 8001ab8:	e18f      	b.n	8001dda <__aeabi_dmul+0x496>
 8001aba:	4642      	mov	r2, r8
 8001abc:	08d1      	lsrs	r1, r2, #3
 8001abe:	4652      	mov	r2, sl
 8001ac0:	0752      	lsls	r2, r2, #29
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	4651      	mov	r1, sl
 8001ac6:	055b      	lsls	r3, r3, #21
 8001ac8:	024c      	lsls	r4, r1, #9
 8001aca:	0b24      	lsrs	r4, r4, #12
 8001acc:	0d5b      	lsrs	r3, r3, #21
 8001ace:	e797      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001ad0:	4b73      	ldr	r3, [pc, #460]	@ (8001ca0 <__aeabi_dmul+0x35c>)
 8001ad2:	4326      	orrs	r6, r4
 8001ad4:	469c      	mov	ip, r3
 8001ad6:	44e3      	add	fp, ip
 8001ad8:	2e00      	cmp	r6, #0
 8001ada:	d100      	bne.n	8001ade <__aeabi_dmul+0x19a>
 8001adc:	e16f      	b.n	8001dbe <__aeabi_dmul+0x47a>
 8001ade:	2303      	movs	r3, #3
 8001ae0:	4649      	mov	r1, r9
 8001ae2:	431d      	orrs	r5, r3
 8001ae4:	9b00      	ldr	r3, [sp, #0]
 8001ae6:	4059      	eors	r1, r3
 8001ae8:	b2cb      	uxtb	r3, r1
 8001aea:	9303      	str	r3, [sp, #12]
 8001aec:	2d0a      	cmp	r5, #10
 8001aee:	dd00      	ble.n	8001af2 <__aeabi_dmul+0x1ae>
 8001af0:	e133      	b.n	8001d5a <__aeabi_dmul+0x416>
 8001af2:	2301      	movs	r3, #1
 8001af4:	40ab      	lsls	r3, r5
 8001af6:	001d      	movs	r5, r3
 8001af8:	2303      	movs	r3, #3
 8001afa:	9302      	str	r3, [sp, #8]
 8001afc:	2288      	movs	r2, #136	@ 0x88
 8001afe:	422a      	tst	r2, r5
 8001b00:	d197      	bne.n	8001a32 <__aeabi_dmul+0xee>
 8001b02:	4642      	mov	r2, r8
 8001b04:	4643      	mov	r3, r8
 8001b06:	0412      	lsls	r2, r2, #16
 8001b08:	0c12      	lsrs	r2, r2, #16
 8001b0a:	0016      	movs	r6, r2
 8001b0c:	9801      	ldr	r0, [sp, #4]
 8001b0e:	0c1d      	lsrs	r5, r3, #16
 8001b10:	0c03      	lsrs	r3, r0, #16
 8001b12:	0400      	lsls	r0, r0, #16
 8001b14:	0c00      	lsrs	r0, r0, #16
 8001b16:	4346      	muls	r6, r0
 8001b18:	46b4      	mov	ip, r6
 8001b1a:	001e      	movs	r6, r3
 8001b1c:	436e      	muls	r6, r5
 8001b1e:	9600      	str	r6, [sp, #0]
 8001b20:	0016      	movs	r6, r2
 8001b22:	0007      	movs	r7, r0
 8001b24:	435e      	muls	r6, r3
 8001b26:	4661      	mov	r1, ip
 8001b28:	46b0      	mov	r8, r6
 8001b2a:	436f      	muls	r7, r5
 8001b2c:	0c0e      	lsrs	r6, r1, #16
 8001b2e:	44b8      	add	r8, r7
 8001b30:	4446      	add	r6, r8
 8001b32:	42b7      	cmp	r7, r6
 8001b34:	d905      	bls.n	8001b42 <__aeabi_dmul+0x1fe>
 8001b36:	2180      	movs	r1, #128	@ 0x80
 8001b38:	0249      	lsls	r1, r1, #9
 8001b3a:	4688      	mov	r8, r1
 8001b3c:	9f00      	ldr	r7, [sp, #0]
 8001b3e:	4447      	add	r7, r8
 8001b40:	9700      	str	r7, [sp, #0]
 8001b42:	4661      	mov	r1, ip
 8001b44:	0409      	lsls	r1, r1, #16
 8001b46:	0c09      	lsrs	r1, r1, #16
 8001b48:	0c37      	lsrs	r7, r6, #16
 8001b4a:	0436      	lsls	r6, r6, #16
 8001b4c:	468c      	mov	ip, r1
 8001b4e:	0031      	movs	r1, r6
 8001b50:	4461      	add	r1, ip
 8001b52:	9101      	str	r1, [sp, #4]
 8001b54:	0011      	movs	r1, r2
 8001b56:	0c26      	lsrs	r6, r4, #16
 8001b58:	0424      	lsls	r4, r4, #16
 8001b5a:	0c24      	lsrs	r4, r4, #16
 8001b5c:	4361      	muls	r1, r4
 8001b5e:	468c      	mov	ip, r1
 8001b60:	0021      	movs	r1, r4
 8001b62:	4369      	muls	r1, r5
 8001b64:	4689      	mov	r9, r1
 8001b66:	4661      	mov	r1, ip
 8001b68:	0c09      	lsrs	r1, r1, #16
 8001b6a:	4688      	mov	r8, r1
 8001b6c:	4372      	muls	r2, r6
 8001b6e:	444a      	add	r2, r9
 8001b70:	4442      	add	r2, r8
 8001b72:	4375      	muls	r5, r6
 8001b74:	4591      	cmp	r9, r2
 8001b76:	d903      	bls.n	8001b80 <__aeabi_dmul+0x23c>
 8001b78:	2180      	movs	r1, #128	@ 0x80
 8001b7a:	0249      	lsls	r1, r1, #9
 8001b7c:	4688      	mov	r8, r1
 8001b7e:	4445      	add	r5, r8
 8001b80:	0c11      	lsrs	r1, r2, #16
 8001b82:	4688      	mov	r8, r1
 8001b84:	4661      	mov	r1, ip
 8001b86:	0409      	lsls	r1, r1, #16
 8001b88:	0c09      	lsrs	r1, r1, #16
 8001b8a:	468c      	mov	ip, r1
 8001b8c:	0412      	lsls	r2, r2, #16
 8001b8e:	4462      	add	r2, ip
 8001b90:	18b9      	adds	r1, r7, r2
 8001b92:	9102      	str	r1, [sp, #8]
 8001b94:	4651      	mov	r1, sl
 8001b96:	0c09      	lsrs	r1, r1, #16
 8001b98:	468c      	mov	ip, r1
 8001b9a:	4651      	mov	r1, sl
 8001b9c:	040f      	lsls	r7, r1, #16
 8001b9e:	0c3f      	lsrs	r7, r7, #16
 8001ba0:	0039      	movs	r1, r7
 8001ba2:	4341      	muls	r1, r0
 8001ba4:	4445      	add	r5, r8
 8001ba6:	4688      	mov	r8, r1
 8001ba8:	4661      	mov	r1, ip
 8001baa:	4341      	muls	r1, r0
 8001bac:	468a      	mov	sl, r1
 8001bae:	4641      	mov	r1, r8
 8001bb0:	4660      	mov	r0, ip
 8001bb2:	0c09      	lsrs	r1, r1, #16
 8001bb4:	4689      	mov	r9, r1
 8001bb6:	4358      	muls	r0, r3
 8001bb8:	437b      	muls	r3, r7
 8001bba:	4453      	add	r3, sl
 8001bbc:	444b      	add	r3, r9
 8001bbe:	459a      	cmp	sl, r3
 8001bc0:	d903      	bls.n	8001bca <__aeabi_dmul+0x286>
 8001bc2:	2180      	movs	r1, #128	@ 0x80
 8001bc4:	0249      	lsls	r1, r1, #9
 8001bc6:	4689      	mov	r9, r1
 8001bc8:	4448      	add	r0, r9
 8001bca:	0c19      	lsrs	r1, r3, #16
 8001bcc:	4689      	mov	r9, r1
 8001bce:	4641      	mov	r1, r8
 8001bd0:	0409      	lsls	r1, r1, #16
 8001bd2:	0c09      	lsrs	r1, r1, #16
 8001bd4:	4688      	mov	r8, r1
 8001bd6:	0039      	movs	r1, r7
 8001bd8:	4361      	muls	r1, r4
 8001bda:	041b      	lsls	r3, r3, #16
 8001bdc:	4443      	add	r3, r8
 8001bde:	4688      	mov	r8, r1
 8001be0:	4661      	mov	r1, ip
 8001be2:	434c      	muls	r4, r1
 8001be4:	4371      	muls	r1, r6
 8001be6:	468c      	mov	ip, r1
 8001be8:	4641      	mov	r1, r8
 8001bea:	4377      	muls	r7, r6
 8001bec:	0c0e      	lsrs	r6, r1, #16
 8001bee:	193f      	adds	r7, r7, r4
 8001bf0:	19f6      	adds	r6, r6, r7
 8001bf2:	4448      	add	r0, r9
 8001bf4:	42b4      	cmp	r4, r6
 8001bf6:	d903      	bls.n	8001c00 <__aeabi_dmul+0x2bc>
 8001bf8:	2180      	movs	r1, #128	@ 0x80
 8001bfa:	0249      	lsls	r1, r1, #9
 8001bfc:	4689      	mov	r9, r1
 8001bfe:	44cc      	add	ip, r9
 8001c00:	9902      	ldr	r1, [sp, #8]
 8001c02:	9f00      	ldr	r7, [sp, #0]
 8001c04:	4689      	mov	r9, r1
 8001c06:	0431      	lsls	r1, r6, #16
 8001c08:	444f      	add	r7, r9
 8001c0a:	4689      	mov	r9, r1
 8001c0c:	4641      	mov	r1, r8
 8001c0e:	4297      	cmp	r7, r2
 8001c10:	4192      	sbcs	r2, r2
 8001c12:	040c      	lsls	r4, r1, #16
 8001c14:	0c24      	lsrs	r4, r4, #16
 8001c16:	444c      	add	r4, r9
 8001c18:	18ff      	adds	r7, r7, r3
 8001c1a:	4252      	negs	r2, r2
 8001c1c:	1964      	adds	r4, r4, r5
 8001c1e:	18a1      	adds	r1, r4, r2
 8001c20:	429f      	cmp	r7, r3
 8001c22:	419b      	sbcs	r3, r3
 8001c24:	4688      	mov	r8, r1
 8001c26:	4682      	mov	sl, r0
 8001c28:	425b      	negs	r3, r3
 8001c2a:	4699      	mov	r9, r3
 8001c2c:	4590      	cmp	r8, r2
 8001c2e:	4192      	sbcs	r2, r2
 8001c30:	42ac      	cmp	r4, r5
 8001c32:	41a4      	sbcs	r4, r4
 8001c34:	44c2      	add	sl, r8
 8001c36:	44d1      	add	r9, sl
 8001c38:	4252      	negs	r2, r2
 8001c3a:	4264      	negs	r4, r4
 8001c3c:	4314      	orrs	r4, r2
 8001c3e:	4599      	cmp	r9, r3
 8001c40:	419b      	sbcs	r3, r3
 8001c42:	4582      	cmp	sl, r0
 8001c44:	4192      	sbcs	r2, r2
 8001c46:	425b      	negs	r3, r3
 8001c48:	4252      	negs	r2, r2
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	464a      	mov	r2, r9
 8001c4e:	0c36      	lsrs	r6, r6, #16
 8001c50:	19a4      	adds	r4, r4, r6
 8001c52:	18e3      	adds	r3, r4, r3
 8001c54:	4463      	add	r3, ip
 8001c56:	025b      	lsls	r3, r3, #9
 8001c58:	0dd2      	lsrs	r2, r2, #23
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	9901      	ldr	r1, [sp, #4]
 8001c5e:	4692      	mov	sl, r2
 8001c60:	027a      	lsls	r2, r7, #9
 8001c62:	430a      	orrs	r2, r1
 8001c64:	1e50      	subs	r0, r2, #1
 8001c66:	4182      	sbcs	r2, r0
 8001c68:	0dff      	lsrs	r7, r7, #23
 8001c6a:	4317      	orrs	r7, r2
 8001c6c:	464a      	mov	r2, r9
 8001c6e:	0252      	lsls	r2, r2, #9
 8001c70:	4317      	orrs	r7, r2
 8001c72:	46b8      	mov	r8, r7
 8001c74:	01db      	lsls	r3, r3, #7
 8001c76:	d500      	bpl.n	8001c7a <__aeabi_dmul+0x336>
 8001c78:	e6ed      	b.n	8001a56 <__aeabi_dmul+0x112>
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <__aeabi_dmul+0x36c>)
 8001c7c:	9a03      	ldr	r2, [sp, #12]
 8001c7e:	445b      	add	r3, fp
 8001c80:	4691      	mov	r9, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	dc00      	bgt.n	8001c88 <__aeabi_dmul+0x344>
 8001c86:	e0ac      	b.n	8001de2 <__aeabi_dmul+0x49e>
 8001c88:	003a      	movs	r2, r7
 8001c8a:	0752      	lsls	r2, r2, #29
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dmul+0x34c>
 8001c8e:	e710      	b.n	8001ab2 <__aeabi_dmul+0x16e>
 8001c90:	220f      	movs	r2, #15
 8001c92:	4658      	mov	r0, fp
 8001c94:	403a      	ands	r2, r7
 8001c96:	2a04      	cmp	r2, #4
 8001c98:	d000      	beq.n	8001c9c <__aeabi_dmul+0x358>
 8001c9a:	e6f9      	b.n	8001a90 <__aeabi_dmul+0x14c>
 8001c9c:	e709      	b.n	8001ab2 <__aeabi_dmul+0x16e>
 8001c9e:	46c0      	nop			@ (mov r8, r8)
 8001ca0:	000007ff 	.word	0x000007ff
 8001ca4:	fffffc01 	.word	0xfffffc01
 8001ca8:	feffffff 	.word	0xfeffffff
 8001cac:	000007fe 	.word	0x000007fe
 8001cb0:	000003ff 	.word	0x000003ff
 8001cb4:	0022      	movs	r2, r4
 8001cb6:	4332      	orrs	r2, r6
 8001cb8:	d06f      	beq.n	8001d9a <__aeabi_dmul+0x456>
 8001cba:	2c00      	cmp	r4, #0
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dmul+0x37c>
 8001cbe:	e0c2      	b.n	8001e46 <__aeabi_dmul+0x502>
 8001cc0:	0020      	movs	r0, r4
 8001cc2:	f000 fe9d 	bl	8002a00 <__clzsi2>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	0003      	movs	r3, r0
 8001cca:	3a0b      	subs	r2, #11
 8001ccc:	201d      	movs	r0, #29
 8001cce:	1a82      	subs	r2, r0, r2
 8001cd0:	0030      	movs	r0, r6
 8001cd2:	0019      	movs	r1, r3
 8001cd4:	40d0      	lsrs	r0, r2
 8001cd6:	3908      	subs	r1, #8
 8001cd8:	408c      	lsls	r4, r1
 8001cda:	0002      	movs	r2, r0
 8001cdc:	4322      	orrs	r2, r4
 8001cde:	0034      	movs	r4, r6
 8001ce0:	408c      	lsls	r4, r1
 8001ce2:	4659      	mov	r1, fp
 8001ce4:	1acb      	subs	r3, r1, r3
 8001ce6:	4986      	ldr	r1, [pc, #536]	@ (8001f00 <__aeabi_dmul+0x5bc>)
 8001ce8:	468b      	mov	fp, r1
 8001cea:	449b      	add	fp, r3
 8001cec:	2d0a      	cmp	r5, #10
 8001cee:	dd00      	ble.n	8001cf2 <__aeabi_dmul+0x3ae>
 8001cf0:	e6a4      	b.n	8001a3c <__aeabi_dmul+0xf8>
 8001cf2:	4649      	mov	r1, r9
 8001cf4:	9b00      	ldr	r3, [sp, #0]
 8001cf6:	9401      	str	r4, [sp, #4]
 8001cf8:	4059      	eors	r1, r3
 8001cfa:	b2cb      	uxtb	r3, r1
 8001cfc:	0014      	movs	r4, r2
 8001cfe:	2000      	movs	r0, #0
 8001d00:	9303      	str	r3, [sp, #12]
 8001d02:	2d02      	cmp	r5, #2
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dmul+0x3c4>
 8001d06:	e667      	b.n	80019d8 <__aeabi_dmul+0x94>
 8001d08:	e6fb      	b.n	8001b02 <__aeabi_dmul+0x1be>
 8001d0a:	4653      	mov	r3, sl
 8001d0c:	4303      	orrs	r3, r0
 8001d0e:	4698      	mov	r8, r3
 8001d10:	d03c      	beq.n	8001d8c <__aeabi_dmul+0x448>
 8001d12:	4653      	mov	r3, sl
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d100      	bne.n	8001d1a <__aeabi_dmul+0x3d6>
 8001d18:	e0a3      	b.n	8001e62 <__aeabi_dmul+0x51e>
 8001d1a:	4650      	mov	r0, sl
 8001d1c:	f000 fe70 	bl	8002a00 <__clzsi2>
 8001d20:	230b      	movs	r3, #11
 8001d22:	425b      	negs	r3, r3
 8001d24:	469c      	mov	ip, r3
 8001d26:	0002      	movs	r2, r0
 8001d28:	4484      	add	ip, r0
 8001d2a:	0011      	movs	r1, r2
 8001d2c:	4650      	mov	r0, sl
 8001d2e:	3908      	subs	r1, #8
 8001d30:	4088      	lsls	r0, r1
 8001d32:	231d      	movs	r3, #29
 8001d34:	4680      	mov	r8, r0
 8001d36:	4660      	mov	r0, ip
 8001d38:	1a1b      	subs	r3, r3, r0
 8001d3a:	0020      	movs	r0, r4
 8001d3c:	40d8      	lsrs	r0, r3
 8001d3e:	0003      	movs	r3, r0
 8001d40:	4640      	mov	r0, r8
 8001d42:	4303      	orrs	r3, r0
 8001d44:	469a      	mov	sl, r3
 8001d46:	0023      	movs	r3, r4
 8001d48:	408b      	lsls	r3, r1
 8001d4a:	4698      	mov	r8, r3
 8001d4c:	4b6c      	ldr	r3, [pc, #432]	@ (8001f00 <__aeabi_dmul+0x5bc>)
 8001d4e:	2500      	movs	r5, #0
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	469b      	mov	fp, r3
 8001d54:	2300      	movs	r3, #0
 8001d56:	9302      	str	r3, [sp, #8]
 8001d58:	e61a      	b.n	8001990 <__aeabi_dmul+0x4c>
 8001d5a:	2d0f      	cmp	r5, #15
 8001d5c:	d000      	beq.n	8001d60 <__aeabi_dmul+0x41c>
 8001d5e:	e0c9      	b.n	8001ef4 <__aeabi_dmul+0x5b0>
 8001d60:	2380      	movs	r3, #128	@ 0x80
 8001d62:	4652      	mov	r2, sl
 8001d64:	031b      	lsls	r3, r3, #12
 8001d66:	421a      	tst	r2, r3
 8001d68:	d002      	beq.n	8001d70 <__aeabi_dmul+0x42c>
 8001d6a:	421c      	tst	r4, r3
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dmul+0x42c>
 8001d6e:	e092      	b.n	8001e96 <__aeabi_dmul+0x552>
 8001d70:	2480      	movs	r4, #128	@ 0x80
 8001d72:	4653      	mov	r3, sl
 8001d74:	0324      	lsls	r4, r4, #12
 8001d76:	431c      	orrs	r4, r3
 8001d78:	0324      	lsls	r4, r4, #12
 8001d7a:	4642      	mov	r2, r8
 8001d7c:	0b24      	lsrs	r4, r4, #12
 8001d7e:	e63e      	b.n	80019fe <__aeabi_dmul+0xba>
 8001d80:	469b      	mov	fp, r3
 8001d82:	2303      	movs	r3, #3
 8001d84:	4680      	mov	r8, r0
 8001d86:	250c      	movs	r5, #12
 8001d88:	9302      	str	r3, [sp, #8]
 8001d8a:	e601      	b.n	8001990 <__aeabi_dmul+0x4c>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	469a      	mov	sl, r3
 8001d90:	469b      	mov	fp, r3
 8001d92:	3301      	adds	r3, #1
 8001d94:	2504      	movs	r5, #4
 8001d96:	9302      	str	r3, [sp, #8]
 8001d98:	e5fa      	b.n	8001990 <__aeabi_dmul+0x4c>
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	430d      	orrs	r5, r1
 8001d9e:	2d0a      	cmp	r5, #10
 8001da0:	dd00      	ble.n	8001da4 <__aeabi_dmul+0x460>
 8001da2:	e64b      	b.n	8001a3c <__aeabi_dmul+0xf8>
 8001da4:	4649      	mov	r1, r9
 8001da6:	9800      	ldr	r0, [sp, #0]
 8001da8:	4041      	eors	r1, r0
 8001daa:	b2c9      	uxtb	r1, r1
 8001dac:	9103      	str	r1, [sp, #12]
 8001dae:	2d02      	cmp	r5, #2
 8001db0:	dc00      	bgt.n	8001db4 <__aeabi_dmul+0x470>
 8001db2:	e096      	b.n	8001ee2 <__aeabi_dmul+0x59e>
 8001db4:	2300      	movs	r3, #0
 8001db6:	2400      	movs	r4, #0
 8001db8:	2001      	movs	r0, #1
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	e60c      	b.n	80019d8 <__aeabi_dmul+0x94>
 8001dbe:	4649      	mov	r1, r9
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	9a00      	ldr	r2, [sp, #0]
 8001dc4:	432b      	orrs	r3, r5
 8001dc6:	4051      	eors	r1, r2
 8001dc8:	b2ca      	uxtb	r2, r1
 8001dca:	9203      	str	r2, [sp, #12]
 8001dcc:	2b0a      	cmp	r3, #10
 8001dce:	dd00      	ble.n	8001dd2 <__aeabi_dmul+0x48e>
 8001dd0:	e634      	b.n	8001a3c <__aeabi_dmul+0xf8>
 8001dd2:	2d00      	cmp	r5, #0
 8001dd4:	d157      	bne.n	8001e86 <__aeabi_dmul+0x542>
 8001dd6:	9b03      	ldr	r3, [sp, #12]
 8001dd8:	4699      	mov	r9, r3
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2200      	movs	r2, #0
 8001dde:	4b49      	ldr	r3, [pc, #292]	@ (8001f04 <__aeabi_dmul+0x5c0>)
 8001de0:	e60e      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001de2:	4658      	mov	r0, fp
 8001de4:	2101      	movs	r1, #1
 8001de6:	1ac9      	subs	r1, r1, r3
 8001de8:	2938      	cmp	r1, #56	@ 0x38
 8001dea:	dd00      	ble.n	8001dee <__aeabi_dmul+0x4aa>
 8001dec:	e62f      	b.n	8001a4e <__aeabi_dmul+0x10a>
 8001dee:	291f      	cmp	r1, #31
 8001df0:	dd56      	ble.n	8001ea0 <__aeabi_dmul+0x55c>
 8001df2:	221f      	movs	r2, #31
 8001df4:	4654      	mov	r4, sl
 8001df6:	4252      	negs	r2, r2
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	40dc      	lsrs	r4, r3
 8001dfc:	2920      	cmp	r1, #32
 8001dfe:	d007      	beq.n	8001e10 <__aeabi_dmul+0x4cc>
 8001e00:	4b41      	ldr	r3, [pc, #260]	@ (8001f08 <__aeabi_dmul+0x5c4>)
 8001e02:	4642      	mov	r2, r8
 8001e04:	469c      	mov	ip, r3
 8001e06:	4653      	mov	r3, sl
 8001e08:	4460      	add	r0, ip
 8001e0a:	4083      	lsls	r3, r0
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	4690      	mov	r8, r2
 8001e10:	4642      	mov	r2, r8
 8001e12:	2107      	movs	r1, #7
 8001e14:	1e53      	subs	r3, r2, #1
 8001e16:	419a      	sbcs	r2, r3
 8001e18:	000b      	movs	r3, r1
 8001e1a:	4322      	orrs	r2, r4
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2400      	movs	r4, #0
 8001e20:	4211      	tst	r1, r2
 8001e22:	d009      	beq.n	8001e38 <__aeabi_dmul+0x4f4>
 8001e24:	230f      	movs	r3, #15
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b04      	cmp	r3, #4
 8001e2a:	d05d      	beq.n	8001ee8 <__aeabi_dmul+0x5a4>
 8001e2c:	1d11      	adds	r1, r2, #4
 8001e2e:	4291      	cmp	r1, r2
 8001e30:	419b      	sbcs	r3, r3
 8001e32:	000a      	movs	r2, r1
 8001e34:	425b      	negs	r3, r3
 8001e36:	075b      	lsls	r3, r3, #29
 8001e38:	08d2      	lsrs	r2, r2, #3
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	e5df      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001e40:	9b03      	ldr	r3, [sp, #12]
 8001e42:	4699      	mov	r9, r3
 8001e44:	e5fa      	b.n	8001a3c <__aeabi_dmul+0xf8>
 8001e46:	9801      	ldr	r0, [sp, #4]
 8001e48:	f000 fdda 	bl	8002a00 <__clzsi2>
 8001e4c:	0002      	movs	r2, r0
 8001e4e:	0003      	movs	r3, r0
 8001e50:	3215      	adds	r2, #21
 8001e52:	3320      	adds	r3, #32
 8001e54:	2a1c      	cmp	r2, #28
 8001e56:	dc00      	bgt.n	8001e5a <__aeabi_dmul+0x516>
 8001e58:	e738      	b.n	8001ccc <__aeabi_dmul+0x388>
 8001e5a:	9a01      	ldr	r2, [sp, #4]
 8001e5c:	3808      	subs	r0, #8
 8001e5e:	4082      	lsls	r2, r0
 8001e60:	e73f      	b.n	8001ce2 <__aeabi_dmul+0x39e>
 8001e62:	f000 fdcd 	bl	8002a00 <__clzsi2>
 8001e66:	2315      	movs	r3, #21
 8001e68:	469c      	mov	ip, r3
 8001e6a:	4484      	add	ip, r0
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	4663      	mov	r3, ip
 8001e70:	3220      	adds	r2, #32
 8001e72:	2b1c      	cmp	r3, #28
 8001e74:	dc00      	bgt.n	8001e78 <__aeabi_dmul+0x534>
 8001e76:	e758      	b.n	8001d2a <__aeabi_dmul+0x3e6>
 8001e78:	2300      	movs	r3, #0
 8001e7a:	4698      	mov	r8, r3
 8001e7c:	0023      	movs	r3, r4
 8001e7e:	3808      	subs	r0, #8
 8001e80:	4083      	lsls	r3, r0
 8001e82:	469a      	mov	sl, r3
 8001e84:	e762      	b.n	8001d4c <__aeabi_dmul+0x408>
 8001e86:	001d      	movs	r5, r3
 8001e88:	2300      	movs	r3, #0
 8001e8a:	2400      	movs	r4, #0
 8001e8c:	2002      	movs	r0, #2
 8001e8e:	9301      	str	r3, [sp, #4]
 8001e90:	e5a2      	b.n	80019d8 <__aeabi_dmul+0x94>
 8001e92:	9002      	str	r0, [sp, #8]
 8001e94:	e632      	b.n	8001afc <__aeabi_dmul+0x1b8>
 8001e96:	431c      	orrs	r4, r3
 8001e98:	9b00      	ldr	r3, [sp, #0]
 8001e9a:	9a01      	ldr	r2, [sp, #4]
 8001e9c:	4699      	mov	r9, r3
 8001e9e:	e5ae      	b.n	80019fe <__aeabi_dmul+0xba>
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f0c <__aeabi_dmul+0x5c8>)
 8001ea2:	4652      	mov	r2, sl
 8001ea4:	18c3      	adds	r3, r0, r3
 8001ea6:	4640      	mov	r0, r8
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	40c8      	lsrs	r0, r1
 8001eac:	4302      	orrs	r2, r0
 8001eae:	4640      	mov	r0, r8
 8001eb0:	4098      	lsls	r0, r3
 8001eb2:	0003      	movs	r3, r0
 8001eb4:	1e58      	subs	r0, r3, #1
 8001eb6:	4183      	sbcs	r3, r0
 8001eb8:	4654      	mov	r4, sl
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	40cc      	lsrs	r4, r1
 8001ebe:	0753      	lsls	r3, r2, #29
 8001ec0:	d009      	beq.n	8001ed6 <__aeabi_dmul+0x592>
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d005      	beq.n	8001ed6 <__aeabi_dmul+0x592>
 8001eca:	1d13      	adds	r3, r2, #4
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	4192      	sbcs	r2, r2
 8001ed0:	4252      	negs	r2, r2
 8001ed2:	18a4      	adds	r4, r4, r2
 8001ed4:	001a      	movs	r2, r3
 8001ed6:	0223      	lsls	r3, r4, #8
 8001ed8:	d508      	bpl.n	8001eec <__aeabi_dmul+0x5a8>
 8001eda:	2301      	movs	r3, #1
 8001edc:	2400      	movs	r4, #0
 8001ede:	2200      	movs	r2, #0
 8001ee0:	e58e      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001ee2:	4689      	mov	r9, r1
 8001ee4:	2400      	movs	r4, #0
 8001ee6:	e58b      	b.n	8001a00 <__aeabi_dmul+0xbc>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	e7a5      	b.n	8001e38 <__aeabi_dmul+0x4f4>
 8001eec:	0763      	lsls	r3, r4, #29
 8001eee:	0264      	lsls	r4, r4, #9
 8001ef0:	0b24      	lsrs	r4, r4, #12
 8001ef2:	e7a1      	b.n	8001e38 <__aeabi_dmul+0x4f4>
 8001ef4:	9b00      	ldr	r3, [sp, #0]
 8001ef6:	46a2      	mov	sl, r4
 8001ef8:	4699      	mov	r9, r3
 8001efa:	9b01      	ldr	r3, [sp, #4]
 8001efc:	4698      	mov	r8, r3
 8001efe:	e737      	b.n	8001d70 <__aeabi_dmul+0x42c>
 8001f00:	fffffc0d 	.word	0xfffffc0d
 8001f04:	000007ff 	.word	0x000007ff
 8001f08:	0000043e 	.word	0x0000043e
 8001f0c:	0000041e 	.word	0x0000041e

08001f10 <__aeabi_dsub>:
 8001f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f12:	4657      	mov	r7, sl
 8001f14:	464e      	mov	r6, r9
 8001f16:	4645      	mov	r5, r8
 8001f18:	46de      	mov	lr, fp
 8001f1a:	b5e0      	push	{r5, r6, r7, lr}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	9000      	str	r0, [sp, #0]
 8001f20:	9101      	str	r1, [sp, #4]
 8001f22:	030c      	lsls	r4, r1, #12
 8001f24:	004d      	lsls	r5, r1, #1
 8001f26:	0fce      	lsrs	r6, r1, #31
 8001f28:	0a61      	lsrs	r1, r4, #9
 8001f2a:	9c00      	ldr	r4, [sp, #0]
 8001f2c:	005f      	lsls	r7, r3, #1
 8001f2e:	0f64      	lsrs	r4, r4, #29
 8001f30:	430c      	orrs	r4, r1
 8001f32:	9900      	ldr	r1, [sp, #0]
 8001f34:	9200      	str	r2, [sp, #0]
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	00c8      	lsls	r0, r1, #3
 8001f3a:	0319      	lsls	r1, r3, #12
 8001f3c:	0d7b      	lsrs	r3, r7, #21
 8001f3e:	4699      	mov	r9, r3
 8001f40:	9b01      	ldr	r3, [sp, #4]
 8001f42:	4fcc      	ldr	r7, [pc, #816]	@ (8002274 <__aeabi_dsub+0x364>)
 8001f44:	0fdb      	lsrs	r3, r3, #31
 8001f46:	469c      	mov	ip, r3
 8001f48:	0a4b      	lsrs	r3, r1, #9
 8001f4a:	9900      	ldr	r1, [sp, #0]
 8001f4c:	4680      	mov	r8, r0
 8001f4e:	0f49      	lsrs	r1, r1, #29
 8001f50:	4319      	orrs	r1, r3
 8001f52:	9b00      	ldr	r3, [sp, #0]
 8001f54:	468b      	mov	fp, r1
 8001f56:	00da      	lsls	r2, r3, #3
 8001f58:	4692      	mov	sl, r2
 8001f5a:	0d6d      	lsrs	r5, r5, #21
 8001f5c:	45b9      	cmp	r9, r7
 8001f5e:	d100      	bne.n	8001f62 <__aeabi_dsub+0x52>
 8001f60:	e0bf      	b.n	80020e2 <__aeabi_dsub+0x1d2>
 8001f62:	2301      	movs	r3, #1
 8001f64:	4661      	mov	r1, ip
 8001f66:	4059      	eors	r1, r3
 8001f68:	464b      	mov	r3, r9
 8001f6a:	468c      	mov	ip, r1
 8001f6c:	1aeb      	subs	r3, r5, r3
 8001f6e:	428e      	cmp	r6, r1
 8001f70:	d075      	beq.n	800205e <__aeabi_dsub+0x14e>
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	dc00      	bgt.n	8001f78 <__aeabi_dsub+0x68>
 8001f76:	e2a3      	b.n	80024c0 <__aeabi_dsub+0x5b0>
 8001f78:	4649      	mov	r1, r9
 8001f7a:	2900      	cmp	r1, #0
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x70>
 8001f7e:	e0ce      	b.n	800211e <__aeabi_dsub+0x20e>
 8001f80:	42bd      	cmp	r5, r7
 8001f82:	d100      	bne.n	8001f86 <__aeabi_dsub+0x76>
 8001f84:	e200      	b.n	8002388 <__aeabi_dsub+0x478>
 8001f86:	2701      	movs	r7, #1
 8001f88:	2b38      	cmp	r3, #56	@ 0x38
 8001f8a:	dc19      	bgt.n	8001fc0 <__aeabi_dsub+0xb0>
 8001f8c:	2780      	movs	r7, #128	@ 0x80
 8001f8e:	4659      	mov	r1, fp
 8001f90:	043f      	lsls	r7, r7, #16
 8001f92:	4339      	orrs	r1, r7
 8001f94:	468b      	mov	fp, r1
 8001f96:	2b1f      	cmp	r3, #31
 8001f98:	dd00      	ble.n	8001f9c <__aeabi_dsub+0x8c>
 8001f9a:	e1fa      	b.n	8002392 <__aeabi_dsub+0x482>
 8001f9c:	2720      	movs	r7, #32
 8001f9e:	1af9      	subs	r1, r7, r3
 8001fa0:	468c      	mov	ip, r1
 8001fa2:	4659      	mov	r1, fp
 8001fa4:	4667      	mov	r7, ip
 8001fa6:	40b9      	lsls	r1, r7
 8001fa8:	000f      	movs	r7, r1
 8001faa:	0011      	movs	r1, r2
 8001fac:	40d9      	lsrs	r1, r3
 8001fae:	430f      	orrs	r7, r1
 8001fb0:	4661      	mov	r1, ip
 8001fb2:	408a      	lsls	r2, r1
 8001fb4:	1e51      	subs	r1, r2, #1
 8001fb6:	418a      	sbcs	r2, r1
 8001fb8:	4659      	mov	r1, fp
 8001fba:	40d9      	lsrs	r1, r3
 8001fbc:	4317      	orrs	r7, r2
 8001fbe:	1a64      	subs	r4, r4, r1
 8001fc0:	1bc7      	subs	r7, r0, r7
 8001fc2:	42b8      	cmp	r0, r7
 8001fc4:	4180      	sbcs	r0, r0
 8001fc6:	4240      	negs	r0, r0
 8001fc8:	1a24      	subs	r4, r4, r0
 8001fca:	0223      	lsls	r3, r4, #8
 8001fcc:	d400      	bmi.n	8001fd0 <__aeabi_dsub+0xc0>
 8001fce:	e140      	b.n	8002252 <__aeabi_dsub+0x342>
 8001fd0:	0264      	lsls	r4, r4, #9
 8001fd2:	0a64      	lsrs	r4, r4, #9
 8001fd4:	2c00      	cmp	r4, #0
 8001fd6:	d100      	bne.n	8001fda <__aeabi_dsub+0xca>
 8001fd8:	e154      	b.n	8002284 <__aeabi_dsub+0x374>
 8001fda:	0020      	movs	r0, r4
 8001fdc:	f000 fd10 	bl	8002a00 <__clzsi2>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	3b08      	subs	r3, #8
 8001fe4:	2120      	movs	r1, #32
 8001fe6:	0038      	movs	r0, r7
 8001fe8:	1aca      	subs	r2, r1, r3
 8001fea:	40d0      	lsrs	r0, r2
 8001fec:	409c      	lsls	r4, r3
 8001fee:	0002      	movs	r2, r0
 8001ff0:	409f      	lsls	r7, r3
 8001ff2:	4322      	orrs	r2, r4
 8001ff4:	429d      	cmp	r5, r3
 8001ff6:	dd00      	ble.n	8001ffa <__aeabi_dsub+0xea>
 8001ff8:	e1a6      	b.n	8002348 <__aeabi_dsub+0x438>
 8001ffa:	1b58      	subs	r0, r3, r5
 8001ffc:	3001      	adds	r0, #1
 8001ffe:	1a09      	subs	r1, r1, r0
 8002000:	003c      	movs	r4, r7
 8002002:	408f      	lsls	r7, r1
 8002004:	40c4      	lsrs	r4, r0
 8002006:	1e7b      	subs	r3, r7, #1
 8002008:	419f      	sbcs	r7, r3
 800200a:	0013      	movs	r3, r2
 800200c:	408b      	lsls	r3, r1
 800200e:	4327      	orrs	r7, r4
 8002010:	431f      	orrs	r7, r3
 8002012:	40c2      	lsrs	r2, r0
 8002014:	003b      	movs	r3, r7
 8002016:	0014      	movs	r4, r2
 8002018:	2500      	movs	r5, #0
 800201a:	4313      	orrs	r3, r2
 800201c:	d100      	bne.n	8002020 <__aeabi_dsub+0x110>
 800201e:	e1f7      	b.n	8002410 <__aeabi_dsub+0x500>
 8002020:	077b      	lsls	r3, r7, #29
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0x116>
 8002024:	e377      	b.n	8002716 <__aeabi_dsub+0x806>
 8002026:	230f      	movs	r3, #15
 8002028:	0038      	movs	r0, r7
 800202a:	403b      	ands	r3, r7
 800202c:	2b04      	cmp	r3, #4
 800202e:	d004      	beq.n	800203a <__aeabi_dsub+0x12a>
 8002030:	1d38      	adds	r0, r7, #4
 8002032:	42b8      	cmp	r0, r7
 8002034:	41bf      	sbcs	r7, r7
 8002036:	427f      	negs	r7, r7
 8002038:	19e4      	adds	r4, r4, r7
 800203a:	0223      	lsls	r3, r4, #8
 800203c:	d400      	bmi.n	8002040 <__aeabi_dsub+0x130>
 800203e:	e368      	b.n	8002712 <__aeabi_dsub+0x802>
 8002040:	4b8c      	ldr	r3, [pc, #560]	@ (8002274 <__aeabi_dsub+0x364>)
 8002042:	3501      	adds	r5, #1
 8002044:	429d      	cmp	r5, r3
 8002046:	d100      	bne.n	800204a <__aeabi_dsub+0x13a>
 8002048:	e0f4      	b.n	8002234 <__aeabi_dsub+0x324>
 800204a:	4b8b      	ldr	r3, [pc, #556]	@ (8002278 <__aeabi_dsub+0x368>)
 800204c:	056d      	lsls	r5, r5, #21
 800204e:	401c      	ands	r4, r3
 8002050:	0d6d      	lsrs	r5, r5, #21
 8002052:	0767      	lsls	r7, r4, #29
 8002054:	08c0      	lsrs	r0, r0, #3
 8002056:	0264      	lsls	r4, r4, #9
 8002058:	4307      	orrs	r7, r0
 800205a:	0b24      	lsrs	r4, r4, #12
 800205c:	e0ec      	b.n	8002238 <__aeabi_dsub+0x328>
 800205e:	2b00      	cmp	r3, #0
 8002060:	dc00      	bgt.n	8002064 <__aeabi_dsub+0x154>
 8002062:	e329      	b.n	80026b8 <__aeabi_dsub+0x7a8>
 8002064:	4649      	mov	r1, r9
 8002066:	2900      	cmp	r1, #0
 8002068:	d000      	beq.n	800206c <__aeabi_dsub+0x15c>
 800206a:	e0d6      	b.n	800221a <__aeabi_dsub+0x30a>
 800206c:	4659      	mov	r1, fp
 800206e:	4311      	orrs	r1, r2
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x164>
 8002072:	e12e      	b.n	80022d2 <__aeabi_dsub+0x3c2>
 8002074:	1e59      	subs	r1, r3, #1
 8002076:	2b01      	cmp	r3, #1
 8002078:	d100      	bne.n	800207c <__aeabi_dsub+0x16c>
 800207a:	e1e6      	b.n	800244a <__aeabi_dsub+0x53a>
 800207c:	42bb      	cmp	r3, r7
 800207e:	d100      	bne.n	8002082 <__aeabi_dsub+0x172>
 8002080:	e182      	b.n	8002388 <__aeabi_dsub+0x478>
 8002082:	2701      	movs	r7, #1
 8002084:	000b      	movs	r3, r1
 8002086:	2938      	cmp	r1, #56	@ 0x38
 8002088:	dc14      	bgt.n	80020b4 <__aeabi_dsub+0x1a4>
 800208a:	2b1f      	cmp	r3, #31
 800208c:	dd00      	ble.n	8002090 <__aeabi_dsub+0x180>
 800208e:	e23c      	b.n	800250a <__aeabi_dsub+0x5fa>
 8002090:	2720      	movs	r7, #32
 8002092:	1af9      	subs	r1, r7, r3
 8002094:	468c      	mov	ip, r1
 8002096:	4659      	mov	r1, fp
 8002098:	4667      	mov	r7, ip
 800209a:	40b9      	lsls	r1, r7
 800209c:	000f      	movs	r7, r1
 800209e:	0011      	movs	r1, r2
 80020a0:	40d9      	lsrs	r1, r3
 80020a2:	430f      	orrs	r7, r1
 80020a4:	4661      	mov	r1, ip
 80020a6:	408a      	lsls	r2, r1
 80020a8:	1e51      	subs	r1, r2, #1
 80020aa:	418a      	sbcs	r2, r1
 80020ac:	4659      	mov	r1, fp
 80020ae:	40d9      	lsrs	r1, r3
 80020b0:	4317      	orrs	r7, r2
 80020b2:	1864      	adds	r4, r4, r1
 80020b4:	183f      	adds	r7, r7, r0
 80020b6:	4287      	cmp	r7, r0
 80020b8:	4180      	sbcs	r0, r0
 80020ba:	4240      	negs	r0, r0
 80020bc:	1824      	adds	r4, r4, r0
 80020be:	0223      	lsls	r3, r4, #8
 80020c0:	d400      	bmi.n	80020c4 <__aeabi_dsub+0x1b4>
 80020c2:	e0c6      	b.n	8002252 <__aeabi_dsub+0x342>
 80020c4:	4b6b      	ldr	r3, [pc, #428]	@ (8002274 <__aeabi_dsub+0x364>)
 80020c6:	3501      	adds	r5, #1
 80020c8:	429d      	cmp	r5, r3
 80020ca:	d100      	bne.n	80020ce <__aeabi_dsub+0x1be>
 80020cc:	e0b2      	b.n	8002234 <__aeabi_dsub+0x324>
 80020ce:	2101      	movs	r1, #1
 80020d0:	4b69      	ldr	r3, [pc, #420]	@ (8002278 <__aeabi_dsub+0x368>)
 80020d2:	087a      	lsrs	r2, r7, #1
 80020d4:	401c      	ands	r4, r3
 80020d6:	4039      	ands	r1, r7
 80020d8:	430a      	orrs	r2, r1
 80020da:	07e7      	lsls	r7, r4, #31
 80020dc:	4317      	orrs	r7, r2
 80020de:	0864      	lsrs	r4, r4, #1
 80020e0:	e79e      	b.n	8002020 <__aeabi_dsub+0x110>
 80020e2:	4b66      	ldr	r3, [pc, #408]	@ (800227c <__aeabi_dsub+0x36c>)
 80020e4:	4311      	orrs	r1, r2
 80020e6:	468a      	mov	sl, r1
 80020e8:	18eb      	adds	r3, r5, r3
 80020ea:	2900      	cmp	r1, #0
 80020ec:	d028      	beq.n	8002140 <__aeabi_dsub+0x230>
 80020ee:	4566      	cmp	r6, ip
 80020f0:	d02c      	beq.n	800214c <__aeabi_dsub+0x23c>
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d05b      	beq.n	80021ae <__aeabi_dsub+0x29e>
 80020f6:	2d00      	cmp	r5, #0
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x1ec>
 80020fa:	e12c      	b.n	8002356 <__aeabi_dsub+0x446>
 80020fc:	465b      	mov	r3, fp
 80020fe:	4666      	mov	r6, ip
 8002100:	075f      	lsls	r7, r3, #29
 8002102:	08d2      	lsrs	r2, r2, #3
 8002104:	4317      	orrs	r7, r2
 8002106:	08dd      	lsrs	r5, r3, #3
 8002108:	003b      	movs	r3, r7
 800210a:	432b      	orrs	r3, r5
 800210c:	d100      	bne.n	8002110 <__aeabi_dsub+0x200>
 800210e:	e0e2      	b.n	80022d6 <__aeabi_dsub+0x3c6>
 8002110:	2480      	movs	r4, #128	@ 0x80
 8002112:	0324      	lsls	r4, r4, #12
 8002114:	432c      	orrs	r4, r5
 8002116:	0324      	lsls	r4, r4, #12
 8002118:	4d56      	ldr	r5, [pc, #344]	@ (8002274 <__aeabi_dsub+0x364>)
 800211a:	0b24      	lsrs	r4, r4, #12
 800211c:	e08c      	b.n	8002238 <__aeabi_dsub+0x328>
 800211e:	4659      	mov	r1, fp
 8002120:	4311      	orrs	r1, r2
 8002122:	d100      	bne.n	8002126 <__aeabi_dsub+0x216>
 8002124:	e0d5      	b.n	80022d2 <__aeabi_dsub+0x3c2>
 8002126:	1e59      	subs	r1, r3, #1
 8002128:	2b01      	cmp	r3, #1
 800212a:	d100      	bne.n	800212e <__aeabi_dsub+0x21e>
 800212c:	e1b9      	b.n	80024a2 <__aeabi_dsub+0x592>
 800212e:	42bb      	cmp	r3, r7
 8002130:	d100      	bne.n	8002134 <__aeabi_dsub+0x224>
 8002132:	e1b1      	b.n	8002498 <__aeabi_dsub+0x588>
 8002134:	2701      	movs	r7, #1
 8002136:	000b      	movs	r3, r1
 8002138:	2938      	cmp	r1, #56	@ 0x38
 800213a:	dd00      	ble.n	800213e <__aeabi_dsub+0x22e>
 800213c:	e740      	b.n	8001fc0 <__aeabi_dsub+0xb0>
 800213e:	e72a      	b.n	8001f96 <__aeabi_dsub+0x86>
 8002140:	4661      	mov	r1, ip
 8002142:	2701      	movs	r7, #1
 8002144:	4079      	eors	r1, r7
 8002146:	468c      	mov	ip, r1
 8002148:	4566      	cmp	r6, ip
 800214a:	d1d2      	bne.n	80020f2 <__aeabi_dsub+0x1e2>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d100      	bne.n	8002152 <__aeabi_dsub+0x242>
 8002150:	e0c5      	b.n	80022de <__aeabi_dsub+0x3ce>
 8002152:	2d00      	cmp	r5, #0
 8002154:	d000      	beq.n	8002158 <__aeabi_dsub+0x248>
 8002156:	e155      	b.n	8002404 <__aeabi_dsub+0x4f4>
 8002158:	464b      	mov	r3, r9
 800215a:	0025      	movs	r5, r4
 800215c:	4305      	orrs	r5, r0
 800215e:	d100      	bne.n	8002162 <__aeabi_dsub+0x252>
 8002160:	e212      	b.n	8002588 <__aeabi_dsub+0x678>
 8002162:	1e59      	subs	r1, r3, #1
 8002164:	468c      	mov	ip, r1
 8002166:	2b01      	cmp	r3, #1
 8002168:	d100      	bne.n	800216c <__aeabi_dsub+0x25c>
 800216a:	e249      	b.n	8002600 <__aeabi_dsub+0x6f0>
 800216c:	4d41      	ldr	r5, [pc, #260]	@ (8002274 <__aeabi_dsub+0x364>)
 800216e:	42ab      	cmp	r3, r5
 8002170:	d100      	bne.n	8002174 <__aeabi_dsub+0x264>
 8002172:	e28f      	b.n	8002694 <__aeabi_dsub+0x784>
 8002174:	2701      	movs	r7, #1
 8002176:	2938      	cmp	r1, #56	@ 0x38
 8002178:	dc11      	bgt.n	800219e <__aeabi_dsub+0x28e>
 800217a:	4663      	mov	r3, ip
 800217c:	2b1f      	cmp	r3, #31
 800217e:	dd00      	ble.n	8002182 <__aeabi_dsub+0x272>
 8002180:	e25b      	b.n	800263a <__aeabi_dsub+0x72a>
 8002182:	4661      	mov	r1, ip
 8002184:	2320      	movs	r3, #32
 8002186:	0027      	movs	r7, r4
 8002188:	1a5b      	subs	r3, r3, r1
 800218a:	0005      	movs	r5, r0
 800218c:	4098      	lsls	r0, r3
 800218e:	409f      	lsls	r7, r3
 8002190:	40cd      	lsrs	r5, r1
 8002192:	1e43      	subs	r3, r0, #1
 8002194:	4198      	sbcs	r0, r3
 8002196:	40cc      	lsrs	r4, r1
 8002198:	432f      	orrs	r7, r5
 800219a:	4307      	orrs	r7, r0
 800219c:	44a3      	add	fp, r4
 800219e:	18bf      	adds	r7, r7, r2
 80021a0:	4297      	cmp	r7, r2
 80021a2:	4192      	sbcs	r2, r2
 80021a4:	4252      	negs	r2, r2
 80021a6:	445a      	add	r2, fp
 80021a8:	0014      	movs	r4, r2
 80021aa:	464d      	mov	r5, r9
 80021ac:	e787      	b.n	80020be <__aeabi_dsub+0x1ae>
 80021ae:	4f34      	ldr	r7, [pc, #208]	@ (8002280 <__aeabi_dsub+0x370>)
 80021b0:	1c6b      	adds	r3, r5, #1
 80021b2:	423b      	tst	r3, r7
 80021b4:	d000      	beq.n	80021b8 <__aeabi_dsub+0x2a8>
 80021b6:	e0b6      	b.n	8002326 <__aeabi_dsub+0x416>
 80021b8:	4659      	mov	r1, fp
 80021ba:	0023      	movs	r3, r4
 80021bc:	4311      	orrs	r1, r2
 80021be:	000f      	movs	r7, r1
 80021c0:	4303      	orrs	r3, r0
 80021c2:	2d00      	cmp	r5, #0
 80021c4:	d000      	beq.n	80021c8 <__aeabi_dsub+0x2b8>
 80021c6:	e126      	b.n	8002416 <__aeabi_dsub+0x506>
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d100      	bne.n	80021ce <__aeabi_dsub+0x2be>
 80021cc:	e1c0      	b.n	8002550 <__aeabi_dsub+0x640>
 80021ce:	2900      	cmp	r1, #0
 80021d0:	d100      	bne.n	80021d4 <__aeabi_dsub+0x2c4>
 80021d2:	e0a1      	b.n	8002318 <__aeabi_dsub+0x408>
 80021d4:	1a83      	subs	r3, r0, r2
 80021d6:	4698      	mov	r8, r3
 80021d8:	465b      	mov	r3, fp
 80021da:	4540      	cmp	r0, r8
 80021dc:	41ad      	sbcs	r5, r5
 80021de:	1ae3      	subs	r3, r4, r3
 80021e0:	426d      	negs	r5, r5
 80021e2:	1b5b      	subs	r3, r3, r5
 80021e4:	2580      	movs	r5, #128	@ 0x80
 80021e6:	042d      	lsls	r5, r5, #16
 80021e8:	422b      	tst	r3, r5
 80021ea:	d100      	bne.n	80021ee <__aeabi_dsub+0x2de>
 80021ec:	e14b      	b.n	8002486 <__aeabi_dsub+0x576>
 80021ee:	465b      	mov	r3, fp
 80021f0:	1a10      	subs	r0, r2, r0
 80021f2:	4282      	cmp	r2, r0
 80021f4:	4192      	sbcs	r2, r2
 80021f6:	1b1c      	subs	r4, r3, r4
 80021f8:	0007      	movs	r7, r0
 80021fa:	2601      	movs	r6, #1
 80021fc:	4663      	mov	r3, ip
 80021fe:	4252      	negs	r2, r2
 8002200:	1aa4      	subs	r4, r4, r2
 8002202:	4327      	orrs	r7, r4
 8002204:	401e      	ands	r6, r3
 8002206:	2f00      	cmp	r7, #0
 8002208:	d100      	bne.n	800220c <__aeabi_dsub+0x2fc>
 800220a:	e142      	b.n	8002492 <__aeabi_dsub+0x582>
 800220c:	422c      	tst	r4, r5
 800220e:	d100      	bne.n	8002212 <__aeabi_dsub+0x302>
 8002210:	e26d      	b.n	80026ee <__aeabi_dsub+0x7de>
 8002212:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <__aeabi_dsub+0x368>)
 8002214:	2501      	movs	r5, #1
 8002216:	401c      	ands	r4, r3
 8002218:	e71b      	b.n	8002052 <__aeabi_dsub+0x142>
 800221a:	42bd      	cmp	r5, r7
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x310>
 800221e:	e13b      	b.n	8002498 <__aeabi_dsub+0x588>
 8002220:	2701      	movs	r7, #1
 8002222:	2b38      	cmp	r3, #56	@ 0x38
 8002224:	dd00      	ble.n	8002228 <__aeabi_dsub+0x318>
 8002226:	e745      	b.n	80020b4 <__aeabi_dsub+0x1a4>
 8002228:	2780      	movs	r7, #128	@ 0x80
 800222a:	4659      	mov	r1, fp
 800222c:	043f      	lsls	r7, r7, #16
 800222e:	4339      	orrs	r1, r7
 8002230:	468b      	mov	fp, r1
 8002232:	e72a      	b.n	800208a <__aeabi_dsub+0x17a>
 8002234:	2400      	movs	r4, #0
 8002236:	2700      	movs	r7, #0
 8002238:	052d      	lsls	r5, r5, #20
 800223a:	4325      	orrs	r5, r4
 800223c:	07f6      	lsls	r6, r6, #31
 800223e:	4335      	orrs	r5, r6
 8002240:	0038      	movs	r0, r7
 8002242:	0029      	movs	r1, r5
 8002244:	b003      	add	sp, #12
 8002246:	bcf0      	pop	{r4, r5, r6, r7}
 8002248:	46bb      	mov	fp, r7
 800224a:	46b2      	mov	sl, r6
 800224c:	46a9      	mov	r9, r5
 800224e:	46a0      	mov	r8, r4
 8002250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	d004      	beq.n	8002260 <__aeabi_dsub+0x350>
 8002256:	230f      	movs	r3, #15
 8002258:	403b      	ands	r3, r7
 800225a:	2b04      	cmp	r3, #4
 800225c:	d000      	beq.n	8002260 <__aeabi_dsub+0x350>
 800225e:	e6e7      	b.n	8002030 <__aeabi_dsub+0x120>
 8002260:	002b      	movs	r3, r5
 8002262:	08f8      	lsrs	r0, r7, #3
 8002264:	4a03      	ldr	r2, [pc, #12]	@ (8002274 <__aeabi_dsub+0x364>)
 8002266:	0767      	lsls	r7, r4, #29
 8002268:	4307      	orrs	r7, r0
 800226a:	08e5      	lsrs	r5, r4, #3
 800226c:	4293      	cmp	r3, r2
 800226e:	d100      	bne.n	8002272 <__aeabi_dsub+0x362>
 8002270:	e74a      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002272:	e0a5      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002274:	000007ff 	.word	0x000007ff
 8002278:	ff7fffff 	.word	0xff7fffff
 800227c:	fffff801 	.word	0xfffff801
 8002280:	000007fe 	.word	0x000007fe
 8002284:	0038      	movs	r0, r7
 8002286:	f000 fbbb 	bl	8002a00 <__clzsi2>
 800228a:	0003      	movs	r3, r0
 800228c:	3318      	adds	r3, #24
 800228e:	2b1f      	cmp	r3, #31
 8002290:	dc00      	bgt.n	8002294 <__aeabi_dsub+0x384>
 8002292:	e6a7      	b.n	8001fe4 <__aeabi_dsub+0xd4>
 8002294:	003a      	movs	r2, r7
 8002296:	3808      	subs	r0, #8
 8002298:	4082      	lsls	r2, r0
 800229a:	429d      	cmp	r5, r3
 800229c:	dd00      	ble.n	80022a0 <__aeabi_dsub+0x390>
 800229e:	e08a      	b.n	80023b6 <__aeabi_dsub+0x4a6>
 80022a0:	1b5b      	subs	r3, r3, r5
 80022a2:	1c58      	adds	r0, r3, #1
 80022a4:	281f      	cmp	r0, #31
 80022a6:	dc00      	bgt.n	80022aa <__aeabi_dsub+0x39a>
 80022a8:	e1d8      	b.n	800265c <__aeabi_dsub+0x74c>
 80022aa:	0017      	movs	r7, r2
 80022ac:	3b1f      	subs	r3, #31
 80022ae:	40df      	lsrs	r7, r3
 80022b0:	2820      	cmp	r0, #32
 80022b2:	d005      	beq.n	80022c0 <__aeabi_dsub+0x3b0>
 80022b4:	2340      	movs	r3, #64	@ 0x40
 80022b6:	1a1b      	subs	r3, r3, r0
 80022b8:	409a      	lsls	r2, r3
 80022ba:	1e53      	subs	r3, r2, #1
 80022bc:	419a      	sbcs	r2, r3
 80022be:	4317      	orrs	r7, r2
 80022c0:	2500      	movs	r5, #0
 80022c2:	2f00      	cmp	r7, #0
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x3b8>
 80022c6:	e0e5      	b.n	8002494 <__aeabi_dsub+0x584>
 80022c8:	077b      	lsls	r3, r7, #29
 80022ca:	d000      	beq.n	80022ce <__aeabi_dsub+0x3be>
 80022cc:	e6ab      	b.n	8002026 <__aeabi_dsub+0x116>
 80022ce:	002c      	movs	r4, r5
 80022d0:	e7c6      	b.n	8002260 <__aeabi_dsub+0x350>
 80022d2:	08c0      	lsrs	r0, r0, #3
 80022d4:	e7c6      	b.n	8002264 <__aeabi_dsub+0x354>
 80022d6:	2700      	movs	r7, #0
 80022d8:	2400      	movs	r4, #0
 80022da:	4dd1      	ldr	r5, [pc, #836]	@ (8002620 <__aeabi_dsub+0x710>)
 80022dc:	e7ac      	b.n	8002238 <__aeabi_dsub+0x328>
 80022de:	4fd1      	ldr	r7, [pc, #836]	@ (8002624 <__aeabi_dsub+0x714>)
 80022e0:	1c6b      	adds	r3, r5, #1
 80022e2:	423b      	tst	r3, r7
 80022e4:	d171      	bne.n	80023ca <__aeabi_dsub+0x4ba>
 80022e6:	0023      	movs	r3, r4
 80022e8:	4303      	orrs	r3, r0
 80022ea:	2d00      	cmp	r5, #0
 80022ec:	d000      	beq.n	80022f0 <__aeabi_dsub+0x3e0>
 80022ee:	e14e      	b.n	800258e <__aeabi_dsub+0x67e>
 80022f0:	4657      	mov	r7, sl
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d100      	bne.n	80022f8 <__aeabi_dsub+0x3e8>
 80022f6:	e1b5      	b.n	8002664 <__aeabi_dsub+0x754>
 80022f8:	2f00      	cmp	r7, #0
 80022fa:	d00d      	beq.n	8002318 <__aeabi_dsub+0x408>
 80022fc:	1883      	adds	r3, r0, r2
 80022fe:	4283      	cmp	r3, r0
 8002300:	4180      	sbcs	r0, r0
 8002302:	445c      	add	r4, fp
 8002304:	4240      	negs	r0, r0
 8002306:	1824      	adds	r4, r4, r0
 8002308:	0222      	lsls	r2, r4, #8
 800230a:	d500      	bpl.n	800230e <__aeabi_dsub+0x3fe>
 800230c:	e1c8      	b.n	80026a0 <__aeabi_dsub+0x790>
 800230e:	001f      	movs	r7, r3
 8002310:	4698      	mov	r8, r3
 8002312:	4327      	orrs	r7, r4
 8002314:	d100      	bne.n	8002318 <__aeabi_dsub+0x408>
 8002316:	e0bc      	b.n	8002492 <__aeabi_dsub+0x582>
 8002318:	4643      	mov	r3, r8
 800231a:	0767      	lsls	r7, r4, #29
 800231c:	08db      	lsrs	r3, r3, #3
 800231e:	431f      	orrs	r7, r3
 8002320:	08e5      	lsrs	r5, r4, #3
 8002322:	2300      	movs	r3, #0
 8002324:	e04c      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002326:	1a83      	subs	r3, r0, r2
 8002328:	4698      	mov	r8, r3
 800232a:	465b      	mov	r3, fp
 800232c:	4540      	cmp	r0, r8
 800232e:	41bf      	sbcs	r7, r7
 8002330:	1ae3      	subs	r3, r4, r3
 8002332:	427f      	negs	r7, r7
 8002334:	1bdb      	subs	r3, r3, r7
 8002336:	021f      	lsls	r7, r3, #8
 8002338:	d47c      	bmi.n	8002434 <__aeabi_dsub+0x524>
 800233a:	4647      	mov	r7, r8
 800233c:	431f      	orrs	r7, r3
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x432>
 8002340:	e0a6      	b.n	8002490 <__aeabi_dsub+0x580>
 8002342:	001c      	movs	r4, r3
 8002344:	4647      	mov	r7, r8
 8002346:	e645      	b.n	8001fd4 <__aeabi_dsub+0xc4>
 8002348:	4cb7      	ldr	r4, [pc, #732]	@ (8002628 <__aeabi_dsub+0x718>)
 800234a:	1aed      	subs	r5, r5, r3
 800234c:	4014      	ands	r4, r2
 800234e:	077b      	lsls	r3, r7, #29
 8002350:	d000      	beq.n	8002354 <__aeabi_dsub+0x444>
 8002352:	e780      	b.n	8002256 <__aeabi_dsub+0x346>
 8002354:	e784      	b.n	8002260 <__aeabi_dsub+0x350>
 8002356:	464b      	mov	r3, r9
 8002358:	0025      	movs	r5, r4
 800235a:	4305      	orrs	r5, r0
 800235c:	d066      	beq.n	800242c <__aeabi_dsub+0x51c>
 800235e:	1e5f      	subs	r7, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d100      	bne.n	8002366 <__aeabi_dsub+0x456>
 8002364:	e0fc      	b.n	8002560 <__aeabi_dsub+0x650>
 8002366:	4dae      	ldr	r5, [pc, #696]	@ (8002620 <__aeabi_dsub+0x710>)
 8002368:	42ab      	cmp	r3, r5
 800236a:	d100      	bne.n	800236e <__aeabi_dsub+0x45e>
 800236c:	e15e      	b.n	800262c <__aeabi_dsub+0x71c>
 800236e:	4666      	mov	r6, ip
 8002370:	2f38      	cmp	r7, #56	@ 0x38
 8002372:	dc00      	bgt.n	8002376 <__aeabi_dsub+0x466>
 8002374:	e0b4      	b.n	80024e0 <__aeabi_dsub+0x5d0>
 8002376:	2001      	movs	r0, #1
 8002378:	1a17      	subs	r7, r2, r0
 800237a:	42ba      	cmp	r2, r7
 800237c:	4192      	sbcs	r2, r2
 800237e:	465b      	mov	r3, fp
 8002380:	4252      	negs	r2, r2
 8002382:	464d      	mov	r5, r9
 8002384:	1a9c      	subs	r4, r3, r2
 8002386:	e620      	b.n	8001fca <__aeabi_dsub+0xba>
 8002388:	0767      	lsls	r7, r4, #29
 800238a:	08c0      	lsrs	r0, r0, #3
 800238c:	4307      	orrs	r7, r0
 800238e:	08e5      	lsrs	r5, r4, #3
 8002390:	e6ba      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002392:	001f      	movs	r7, r3
 8002394:	4659      	mov	r1, fp
 8002396:	3f20      	subs	r7, #32
 8002398:	40f9      	lsrs	r1, r7
 800239a:	000f      	movs	r7, r1
 800239c:	2b20      	cmp	r3, #32
 800239e:	d005      	beq.n	80023ac <__aeabi_dsub+0x49c>
 80023a0:	2140      	movs	r1, #64	@ 0x40
 80023a2:	1acb      	subs	r3, r1, r3
 80023a4:	4659      	mov	r1, fp
 80023a6:	4099      	lsls	r1, r3
 80023a8:	430a      	orrs	r2, r1
 80023aa:	4692      	mov	sl, r2
 80023ac:	4653      	mov	r3, sl
 80023ae:	1e5a      	subs	r2, r3, #1
 80023b0:	4193      	sbcs	r3, r2
 80023b2:	431f      	orrs	r7, r3
 80023b4:	e604      	b.n	8001fc0 <__aeabi_dsub+0xb0>
 80023b6:	1aeb      	subs	r3, r5, r3
 80023b8:	4d9b      	ldr	r5, [pc, #620]	@ (8002628 <__aeabi_dsub+0x718>)
 80023ba:	4015      	ands	r5, r2
 80023bc:	076f      	lsls	r7, r5, #29
 80023be:	08ed      	lsrs	r5, r5, #3
 80023c0:	032c      	lsls	r4, r5, #12
 80023c2:	055d      	lsls	r5, r3, #21
 80023c4:	0b24      	lsrs	r4, r4, #12
 80023c6:	0d6d      	lsrs	r5, r5, #21
 80023c8:	e736      	b.n	8002238 <__aeabi_dsub+0x328>
 80023ca:	4d95      	ldr	r5, [pc, #596]	@ (8002620 <__aeabi_dsub+0x710>)
 80023cc:	42ab      	cmp	r3, r5
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x4c2>
 80023d0:	e0d6      	b.n	8002580 <__aeabi_dsub+0x670>
 80023d2:	1882      	adds	r2, r0, r2
 80023d4:	0021      	movs	r1, r4
 80023d6:	4282      	cmp	r2, r0
 80023d8:	4180      	sbcs	r0, r0
 80023da:	4459      	add	r1, fp
 80023dc:	4240      	negs	r0, r0
 80023de:	1808      	adds	r0, r1, r0
 80023e0:	07c7      	lsls	r7, r0, #31
 80023e2:	0852      	lsrs	r2, r2, #1
 80023e4:	4317      	orrs	r7, r2
 80023e6:	0844      	lsrs	r4, r0, #1
 80023e8:	0752      	lsls	r2, r2, #29
 80023ea:	d400      	bmi.n	80023ee <__aeabi_dsub+0x4de>
 80023ec:	e185      	b.n	80026fa <__aeabi_dsub+0x7ea>
 80023ee:	220f      	movs	r2, #15
 80023f0:	001d      	movs	r5, r3
 80023f2:	403a      	ands	r2, r7
 80023f4:	2a04      	cmp	r2, #4
 80023f6:	d000      	beq.n	80023fa <__aeabi_dsub+0x4ea>
 80023f8:	e61a      	b.n	8002030 <__aeabi_dsub+0x120>
 80023fa:	08ff      	lsrs	r7, r7, #3
 80023fc:	0764      	lsls	r4, r4, #29
 80023fe:	4327      	orrs	r7, r4
 8002400:	0905      	lsrs	r5, r0, #4
 8002402:	e7dd      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002404:	465b      	mov	r3, fp
 8002406:	08d2      	lsrs	r2, r2, #3
 8002408:	075f      	lsls	r7, r3, #29
 800240a:	4317      	orrs	r7, r2
 800240c:	08dd      	lsrs	r5, r3, #3
 800240e:	e67b      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002410:	2700      	movs	r7, #0
 8002412:	2400      	movs	r4, #0
 8002414:	e710      	b.n	8002238 <__aeabi_dsub+0x328>
 8002416:	2b00      	cmp	r3, #0
 8002418:	d000      	beq.n	800241c <__aeabi_dsub+0x50c>
 800241a:	e0d6      	b.n	80025ca <__aeabi_dsub+0x6ba>
 800241c:	2900      	cmp	r1, #0
 800241e:	d000      	beq.n	8002422 <__aeabi_dsub+0x512>
 8002420:	e12f      	b.n	8002682 <__aeabi_dsub+0x772>
 8002422:	2480      	movs	r4, #128	@ 0x80
 8002424:	2600      	movs	r6, #0
 8002426:	4d7e      	ldr	r5, [pc, #504]	@ (8002620 <__aeabi_dsub+0x710>)
 8002428:	0324      	lsls	r4, r4, #12
 800242a:	e705      	b.n	8002238 <__aeabi_dsub+0x328>
 800242c:	4666      	mov	r6, ip
 800242e:	465c      	mov	r4, fp
 8002430:	08d0      	lsrs	r0, r2, #3
 8002432:	e717      	b.n	8002264 <__aeabi_dsub+0x354>
 8002434:	465b      	mov	r3, fp
 8002436:	1a17      	subs	r7, r2, r0
 8002438:	42ba      	cmp	r2, r7
 800243a:	4192      	sbcs	r2, r2
 800243c:	1b1c      	subs	r4, r3, r4
 800243e:	2601      	movs	r6, #1
 8002440:	4663      	mov	r3, ip
 8002442:	4252      	negs	r2, r2
 8002444:	1aa4      	subs	r4, r4, r2
 8002446:	401e      	ands	r6, r3
 8002448:	e5c4      	b.n	8001fd4 <__aeabi_dsub+0xc4>
 800244a:	1883      	adds	r3, r0, r2
 800244c:	4283      	cmp	r3, r0
 800244e:	4180      	sbcs	r0, r0
 8002450:	445c      	add	r4, fp
 8002452:	4240      	negs	r0, r0
 8002454:	1825      	adds	r5, r4, r0
 8002456:	022a      	lsls	r2, r5, #8
 8002458:	d400      	bmi.n	800245c <__aeabi_dsub+0x54c>
 800245a:	e0da      	b.n	8002612 <__aeabi_dsub+0x702>
 800245c:	4a72      	ldr	r2, [pc, #456]	@ (8002628 <__aeabi_dsub+0x718>)
 800245e:	085b      	lsrs	r3, r3, #1
 8002460:	4015      	ands	r5, r2
 8002462:	07ea      	lsls	r2, r5, #31
 8002464:	431a      	orrs	r2, r3
 8002466:	0869      	lsrs	r1, r5, #1
 8002468:	075b      	lsls	r3, r3, #29
 800246a:	d400      	bmi.n	800246e <__aeabi_dsub+0x55e>
 800246c:	e14a      	b.n	8002704 <__aeabi_dsub+0x7f4>
 800246e:	230f      	movs	r3, #15
 8002470:	4013      	ands	r3, r2
 8002472:	2b04      	cmp	r3, #4
 8002474:	d100      	bne.n	8002478 <__aeabi_dsub+0x568>
 8002476:	e0fc      	b.n	8002672 <__aeabi_dsub+0x762>
 8002478:	1d17      	adds	r7, r2, #4
 800247a:	4297      	cmp	r7, r2
 800247c:	41a4      	sbcs	r4, r4
 800247e:	4264      	negs	r4, r4
 8002480:	2502      	movs	r5, #2
 8002482:	1864      	adds	r4, r4, r1
 8002484:	e6ec      	b.n	8002260 <__aeabi_dsub+0x350>
 8002486:	4647      	mov	r7, r8
 8002488:	001c      	movs	r4, r3
 800248a:	431f      	orrs	r7, r3
 800248c:	d000      	beq.n	8002490 <__aeabi_dsub+0x580>
 800248e:	e743      	b.n	8002318 <__aeabi_dsub+0x408>
 8002490:	2600      	movs	r6, #0
 8002492:	2500      	movs	r5, #0
 8002494:	2400      	movs	r4, #0
 8002496:	e6cf      	b.n	8002238 <__aeabi_dsub+0x328>
 8002498:	08c0      	lsrs	r0, r0, #3
 800249a:	0767      	lsls	r7, r4, #29
 800249c:	4307      	orrs	r7, r0
 800249e:	08e5      	lsrs	r5, r4, #3
 80024a0:	e632      	b.n	8002108 <__aeabi_dsub+0x1f8>
 80024a2:	1a87      	subs	r7, r0, r2
 80024a4:	465b      	mov	r3, fp
 80024a6:	42b8      	cmp	r0, r7
 80024a8:	4180      	sbcs	r0, r0
 80024aa:	1ae4      	subs	r4, r4, r3
 80024ac:	4240      	negs	r0, r0
 80024ae:	1a24      	subs	r4, r4, r0
 80024b0:	0223      	lsls	r3, r4, #8
 80024b2:	d428      	bmi.n	8002506 <__aeabi_dsub+0x5f6>
 80024b4:	0763      	lsls	r3, r4, #29
 80024b6:	08ff      	lsrs	r7, r7, #3
 80024b8:	431f      	orrs	r7, r3
 80024ba:	08e5      	lsrs	r5, r4, #3
 80024bc:	2301      	movs	r3, #1
 80024be:	e77f      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d100      	bne.n	80024c6 <__aeabi_dsub+0x5b6>
 80024c4:	e673      	b.n	80021ae <__aeabi_dsub+0x29e>
 80024c6:	464b      	mov	r3, r9
 80024c8:	1b5f      	subs	r7, r3, r5
 80024ca:	003b      	movs	r3, r7
 80024cc:	2d00      	cmp	r5, #0
 80024ce:	d100      	bne.n	80024d2 <__aeabi_dsub+0x5c2>
 80024d0:	e742      	b.n	8002358 <__aeabi_dsub+0x448>
 80024d2:	2f38      	cmp	r7, #56	@ 0x38
 80024d4:	dd00      	ble.n	80024d8 <__aeabi_dsub+0x5c8>
 80024d6:	e0ec      	b.n	80026b2 <__aeabi_dsub+0x7a2>
 80024d8:	2380      	movs	r3, #128	@ 0x80
 80024da:	000e      	movs	r6, r1
 80024dc:	041b      	lsls	r3, r3, #16
 80024de:	431c      	orrs	r4, r3
 80024e0:	2f1f      	cmp	r7, #31
 80024e2:	dc25      	bgt.n	8002530 <__aeabi_dsub+0x620>
 80024e4:	2520      	movs	r5, #32
 80024e6:	0023      	movs	r3, r4
 80024e8:	1bed      	subs	r5, r5, r7
 80024ea:	0001      	movs	r1, r0
 80024ec:	40a8      	lsls	r0, r5
 80024ee:	40ab      	lsls	r3, r5
 80024f0:	40f9      	lsrs	r1, r7
 80024f2:	1e45      	subs	r5, r0, #1
 80024f4:	41a8      	sbcs	r0, r5
 80024f6:	430b      	orrs	r3, r1
 80024f8:	40fc      	lsrs	r4, r7
 80024fa:	4318      	orrs	r0, r3
 80024fc:	465b      	mov	r3, fp
 80024fe:	1b1b      	subs	r3, r3, r4
 8002500:	469b      	mov	fp, r3
 8002502:	e739      	b.n	8002378 <__aeabi_dsub+0x468>
 8002504:	4666      	mov	r6, ip
 8002506:	2501      	movs	r5, #1
 8002508:	e562      	b.n	8001fd0 <__aeabi_dsub+0xc0>
 800250a:	001f      	movs	r7, r3
 800250c:	4659      	mov	r1, fp
 800250e:	3f20      	subs	r7, #32
 8002510:	40f9      	lsrs	r1, r7
 8002512:	468c      	mov	ip, r1
 8002514:	2b20      	cmp	r3, #32
 8002516:	d005      	beq.n	8002524 <__aeabi_dsub+0x614>
 8002518:	2740      	movs	r7, #64	@ 0x40
 800251a:	4659      	mov	r1, fp
 800251c:	1afb      	subs	r3, r7, r3
 800251e:	4099      	lsls	r1, r3
 8002520:	430a      	orrs	r2, r1
 8002522:	4692      	mov	sl, r2
 8002524:	4657      	mov	r7, sl
 8002526:	1e7b      	subs	r3, r7, #1
 8002528:	419f      	sbcs	r7, r3
 800252a:	4663      	mov	r3, ip
 800252c:	431f      	orrs	r7, r3
 800252e:	e5c1      	b.n	80020b4 <__aeabi_dsub+0x1a4>
 8002530:	003b      	movs	r3, r7
 8002532:	0025      	movs	r5, r4
 8002534:	3b20      	subs	r3, #32
 8002536:	40dd      	lsrs	r5, r3
 8002538:	2f20      	cmp	r7, #32
 800253a:	d004      	beq.n	8002546 <__aeabi_dsub+0x636>
 800253c:	2340      	movs	r3, #64	@ 0x40
 800253e:	1bdb      	subs	r3, r3, r7
 8002540:	409c      	lsls	r4, r3
 8002542:	4320      	orrs	r0, r4
 8002544:	4680      	mov	r8, r0
 8002546:	4640      	mov	r0, r8
 8002548:	1e43      	subs	r3, r0, #1
 800254a:	4198      	sbcs	r0, r3
 800254c:	4328      	orrs	r0, r5
 800254e:	e713      	b.n	8002378 <__aeabi_dsub+0x468>
 8002550:	2900      	cmp	r1, #0
 8002552:	d09d      	beq.n	8002490 <__aeabi_dsub+0x580>
 8002554:	2601      	movs	r6, #1
 8002556:	4663      	mov	r3, ip
 8002558:	465c      	mov	r4, fp
 800255a:	4690      	mov	r8, r2
 800255c:	401e      	ands	r6, r3
 800255e:	e6db      	b.n	8002318 <__aeabi_dsub+0x408>
 8002560:	1a17      	subs	r7, r2, r0
 8002562:	465b      	mov	r3, fp
 8002564:	42ba      	cmp	r2, r7
 8002566:	4192      	sbcs	r2, r2
 8002568:	1b1c      	subs	r4, r3, r4
 800256a:	4252      	negs	r2, r2
 800256c:	1aa4      	subs	r4, r4, r2
 800256e:	0223      	lsls	r3, r4, #8
 8002570:	d4c8      	bmi.n	8002504 <__aeabi_dsub+0x5f4>
 8002572:	0763      	lsls	r3, r4, #29
 8002574:	08ff      	lsrs	r7, r7, #3
 8002576:	431f      	orrs	r7, r3
 8002578:	4666      	mov	r6, ip
 800257a:	2301      	movs	r3, #1
 800257c:	08e5      	lsrs	r5, r4, #3
 800257e:	e71f      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002580:	001d      	movs	r5, r3
 8002582:	2400      	movs	r4, #0
 8002584:	2700      	movs	r7, #0
 8002586:	e657      	b.n	8002238 <__aeabi_dsub+0x328>
 8002588:	465c      	mov	r4, fp
 800258a:	08d0      	lsrs	r0, r2, #3
 800258c:	e66a      	b.n	8002264 <__aeabi_dsub+0x354>
 800258e:	2b00      	cmp	r3, #0
 8002590:	d100      	bne.n	8002594 <__aeabi_dsub+0x684>
 8002592:	e737      	b.n	8002404 <__aeabi_dsub+0x4f4>
 8002594:	4653      	mov	r3, sl
 8002596:	08c0      	lsrs	r0, r0, #3
 8002598:	0767      	lsls	r7, r4, #29
 800259a:	4307      	orrs	r7, r0
 800259c:	08e5      	lsrs	r5, r4, #3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d100      	bne.n	80025a4 <__aeabi_dsub+0x694>
 80025a2:	e5b1      	b.n	8002108 <__aeabi_dsub+0x1f8>
 80025a4:	2380      	movs	r3, #128	@ 0x80
 80025a6:	031b      	lsls	r3, r3, #12
 80025a8:	421d      	tst	r5, r3
 80025aa:	d008      	beq.n	80025be <__aeabi_dsub+0x6ae>
 80025ac:	4659      	mov	r1, fp
 80025ae:	08c8      	lsrs	r0, r1, #3
 80025b0:	4218      	tst	r0, r3
 80025b2:	d104      	bne.n	80025be <__aeabi_dsub+0x6ae>
 80025b4:	08d2      	lsrs	r2, r2, #3
 80025b6:	0749      	lsls	r1, r1, #29
 80025b8:	430a      	orrs	r2, r1
 80025ba:	0017      	movs	r7, r2
 80025bc:	0005      	movs	r5, r0
 80025be:	0f7b      	lsrs	r3, r7, #29
 80025c0:	00ff      	lsls	r7, r7, #3
 80025c2:	08ff      	lsrs	r7, r7, #3
 80025c4:	075b      	lsls	r3, r3, #29
 80025c6:	431f      	orrs	r7, r3
 80025c8:	e59e      	b.n	8002108 <__aeabi_dsub+0x1f8>
 80025ca:	08c0      	lsrs	r0, r0, #3
 80025cc:	0763      	lsls	r3, r4, #29
 80025ce:	4318      	orrs	r0, r3
 80025d0:	08e5      	lsrs	r5, r4, #3
 80025d2:	2900      	cmp	r1, #0
 80025d4:	d053      	beq.n	800267e <__aeabi_dsub+0x76e>
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	031b      	lsls	r3, r3, #12
 80025da:	421d      	tst	r5, r3
 80025dc:	d00a      	beq.n	80025f4 <__aeabi_dsub+0x6e4>
 80025de:	4659      	mov	r1, fp
 80025e0:	08cc      	lsrs	r4, r1, #3
 80025e2:	421c      	tst	r4, r3
 80025e4:	d106      	bne.n	80025f4 <__aeabi_dsub+0x6e4>
 80025e6:	2601      	movs	r6, #1
 80025e8:	4663      	mov	r3, ip
 80025ea:	0025      	movs	r5, r4
 80025ec:	08d0      	lsrs	r0, r2, #3
 80025ee:	0749      	lsls	r1, r1, #29
 80025f0:	4308      	orrs	r0, r1
 80025f2:	401e      	ands	r6, r3
 80025f4:	0f47      	lsrs	r7, r0, #29
 80025f6:	00c0      	lsls	r0, r0, #3
 80025f8:	08c0      	lsrs	r0, r0, #3
 80025fa:	077f      	lsls	r7, r7, #29
 80025fc:	4307      	orrs	r7, r0
 80025fe:	e583      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002600:	1883      	adds	r3, r0, r2
 8002602:	4293      	cmp	r3, r2
 8002604:	4192      	sbcs	r2, r2
 8002606:	445c      	add	r4, fp
 8002608:	4252      	negs	r2, r2
 800260a:	18a5      	adds	r5, r4, r2
 800260c:	022a      	lsls	r2, r5, #8
 800260e:	d500      	bpl.n	8002612 <__aeabi_dsub+0x702>
 8002610:	e724      	b.n	800245c <__aeabi_dsub+0x54c>
 8002612:	076f      	lsls	r7, r5, #29
 8002614:	08db      	lsrs	r3, r3, #3
 8002616:	431f      	orrs	r7, r3
 8002618:	08ed      	lsrs	r5, r5, #3
 800261a:	2301      	movs	r3, #1
 800261c:	e6d0      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 800261e:	46c0      	nop			@ (mov r8, r8)
 8002620:	000007ff 	.word	0x000007ff
 8002624:	000007fe 	.word	0x000007fe
 8002628:	ff7fffff 	.word	0xff7fffff
 800262c:	465b      	mov	r3, fp
 800262e:	08d2      	lsrs	r2, r2, #3
 8002630:	075f      	lsls	r7, r3, #29
 8002632:	4666      	mov	r6, ip
 8002634:	4317      	orrs	r7, r2
 8002636:	08dd      	lsrs	r5, r3, #3
 8002638:	e566      	b.n	8002108 <__aeabi_dsub+0x1f8>
 800263a:	0025      	movs	r5, r4
 800263c:	3b20      	subs	r3, #32
 800263e:	40dd      	lsrs	r5, r3
 8002640:	4663      	mov	r3, ip
 8002642:	2b20      	cmp	r3, #32
 8002644:	d005      	beq.n	8002652 <__aeabi_dsub+0x742>
 8002646:	2340      	movs	r3, #64	@ 0x40
 8002648:	4661      	mov	r1, ip
 800264a:	1a5b      	subs	r3, r3, r1
 800264c:	409c      	lsls	r4, r3
 800264e:	4320      	orrs	r0, r4
 8002650:	4680      	mov	r8, r0
 8002652:	4647      	mov	r7, r8
 8002654:	1e7b      	subs	r3, r7, #1
 8002656:	419f      	sbcs	r7, r3
 8002658:	432f      	orrs	r7, r5
 800265a:	e5a0      	b.n	800219e <__aeabi_dsub+0x28e>
 800265c:	2120      	movs	r1, #32
 800265e:	2700      	movs	r7, #0
 8002660:	1a09      	subs	r1, r1, r0
 8002662:	e4d2      	b.n	800200a <__aeabi_dsub+0xfa>
 8002664:	2f00      	cmp	r7, #0
 8002666:	d100      	bne.n	800266a <__aeabi_dsub+0x75a>
 8002668:	e713      	b.n	8002492 <__aeabi_dsub+0x582>
 800266a:	465c      	mov	r4, fp
 800266c:	0017      	movs	r7, r2
 800266e:	2500      	movs	r5, #0
 8002670:	e5f6      	b.n	8002260 <__aeabi_dsub+0x350>
 8002672:	08d7      	lsrs	r7, r2, #3
 8002674:	0749      	lsls	r1, r1, #29
 8002676:	2302      	movs	r3, #2
 8002678:	430f      	orrs	r7, r1
 800267a:	092d      	lsrs	r5, r5, #4
 800267c:	e6a0      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 800267e:	0007      	movs	r7, r0
 8002680:	e542      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002682:	465b      	mov	r3, fp
 8002684:	2601      	movs	r6, #1
 8002686:	075f      	lsls	r7, r3, #29
 8002688:	08dd      	lsrs	r5, r3, #3
 800268a:	4663      	mov	r3, ip
 800268c:	08d2      	lsrs	r2, r2, #3
 800268e:	4317      	orrs	r7, r2
 8002690:	401e      	ands	r6, r3
 8002692:	e539      	b.n	8002108 <__aeabi_dsub+0x1f8>
 8002694:	465b      	mov	r3, fp
 8002696:	08d2      	lsrs	r2, r2, #3
 8002698:	075f      	lsls	r7, r3, #29
 800269a:	4317      	orrs	r7, r2
 800269c:	08dd      	lsrs	r5, r3, #3
 800269e:	e533      	b.n	8002108 <__aeabi_dsub+0x1f8>
 80026a0:	4a1e      	ldr	r2, [pc, #120]	@ (800271c <__aeabi_dsub+0x80c>)
 80026a2:	08db      	lsrs	r3, r3, #3
 80026a4:	4022      	ands	r2, r4
 80026a6:	0757      	lsls	r7, r2, #29
 80026a8:	0252      	lsls	r2, r2, #9
 80026aa:	2501      	movs	r5, #1
 80026ac:	431f      	orrs	r7, r3
 80026ae:	0b14      	lsrs	r4, r2, #12
 80026b0:	e5c2      	b.n	8002238 <__aeabi_dsub+0x328>
 80026b2:	000e      	movs	r6, r1
 80026b4:	2001      	movs	r0, #1
 80026b6:	e65f      	b.n	8002378 <__aeabi_dsub+0x468>
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00d      	beq.n	80026d8 <__aeabi_dsub+0x7c8>
 80026bc:	464b      	mov	r3, r9
 80026be:	1b5b      	subs	r3, r3, r5
 80026c0:	469c      	mov	ip, r3
 80026c2:	2d00      	cmp	r5, #0
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dsub+0x7b8>
 80026c6:	e548      	b.n	800215a <__aeabi_dsub+0x24a>
 80026c8:	2701      	movs	r7, #1
 80026ca:	2b38      	cmp	r3, #56	@ 0x38
 80026cc:	dd00      	ble.n	80026d0 <__aeabi_dsub+0x7c0>
 80026ce:	e566      	b.n	800219e <__aeabi_dsub+0x28e>
 80026d0:	2380      	movs	r3, #128	@ 0x80
 80026d2:	041b      	lsls	r3, r3, #16
 80026d4:	431c      	orrs	r4, r3
 80026d6:	e550      	b.n	800217a <__aeabi_dsub+0x26a>
 80026d8:	1c6b      	adds	r3, r5, #1
 80026da:	4d11      	ldr	r5, [pc, #68]	@ (8002720 <__aeabi_dsub+0x810>)
 80026dc:	422b      	tst	r3, r5
 80026de:	d000      	beq.n	80026e2 <__aeabi_dsub+0x7d2>
 80026e0:	e673      	b.n	80023ca <__aeabi_dsub+0x4ba>
 80026e2:	4659      	mov	r1, fp
 80026e4:	0023      	movs	r3, r4
 80026e6:	4311      	orrs	r1, r2
 80026e8:	468a      	mov	sl, r1
 80026ea:	4303      	orrs	r3, r0
 80026ec:	e600      	b.n	80022f0 <__aeabi_dsub+0x3e0>
 80026ee:	0767      	lsls	r7, r4, #29
 80026f0:	08c0      	lsrs	r0, r0, #3
 80026f2:	2300      	movs	r3, #0
 80026f4:	4307      	orrs	r7, r0
 80026f6:	08e5      	lsrs	r5, r4, #3
 80026f8:	e662      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 80026fa:	0764      	lsls	r4, r4, #29
 80026fc:	08ff      	lsrs	r7, r7, #3
 80026fe:	4327      	orrs	r7, r4
 8002700:	0905      	lsrs	r5, r0, #4
 8002702:	e65d      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002704:	08d2      	lsrs	r2, r2, #3
 8002706:	0749      	lsls	r1, r1, #29
 8002708:	4311      	orrs	r1, r2
 800270a:	000f      	movs	r7, r1
 800270c:	2302      	movs	r3, #2
 800270e:	092d      	lsrs	r5, r5, #4
 8002710:	e656      	b.n	80023c0 <__aeabi_dsub+0x4b0>
 8002712:	0007      	movs	r7, r0
 8002714:	e5a4      	b.n	8002260 <__aeabi_dsub+0x350>
 8002716:	0038      	movs	r0, r7
 8002718:	e48f      	b.n	800203a <__aeabi_dsub+0x12a>
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	ff7fffff 	.word	0xff7fffff
 8002720:	000007fe 	.word	0x000007fe

08002724 <__aeabi_d2iz>:
 8002724:	000b      	movs	r3, r1
 8002726:	0002      	movs	r2, r0
 8002728:	b570      	push	{r4, r5, r6, lr}
 800272a:	4d16      	ldr	r5, [pc, #88]	@ (8002784 <__aeabi_d2iz+0x60>)
 800272c:	030c      	lsls	r4, r1, #12
 800272e:	b082      	sub	sp, #8
 8002730:	0049      	lsls	r1, r1, #1
 8002732:	2000      	movs	r0, #0
 8002734:	9200      	str	r2, [sp, #0]
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	0b24      	lsrs	r4, r4, #12
 800273a:	0d49      	lsrs	r1, r1, #21
 800273c:	0fde      	lsrs	r6, r3, #31
 800273e:	42a9      	cmp	r1, r5
 8002740:	dd04      	ble.n	800274c <__aeabi_d2iz+0x28>
 8002742:	4811      	ldr	r0, [pc, #68]	@ (8002788 <__aeabi_d2iz+0x64>)
 8002744:	4281      	cmp	r1, r0
 8002746:	dd03      	ble.n	8002750 <__aeabi_d2iz+0x2c>
 8002748:	4b10      	ldr	r3, [pc, #64]	@ (800278c <__aeabi_d2iz+0x68>)
 800274a:	18f0      	adds	r0, r6, r3
 800274c:	b002      	add	sp, #8
 800274e:	bd70      	pop	{r4, r5, r6, pc}
 8002750:	2080      	movs	r0, #128	@ 0x80
 8002752:	0340      	lsls	r0, r0, #13
 8002754:	4320      	orrs	r0, r4
 8002756:	4c0e      	ldr	r4, [pc, #56]	@ (8002790 <__aeabi_d2iz+0x6c>)
 8002758:	1a64      	subs	r4, r4, r1
 800275a:	2c1f      	cmp	r4, #31
 800275c:	dd08      	ble.n	8002770 <__aeabi_d2iz+0x4c>
 800275e:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <__aeabi_d2iz+0x70>)
 8002760:	1a5b      	subs	r3, r3, r1
 8002762:	40d8      	lsrs	r0, r3
 8002764:	0003      	movs	r3, r0
 8002766:	4258      	negs	r0, r3
 8002768:	2e00      	cmp	r6, #0
 800276a:	d1ef      	bne.n	800274c <__aeabi_d2iz+0x28>
 800276c:	0018      	movs	r0, r3
 800276e:	e7ed      	b.n	800274c <__aeabi_d2iz+0x28>
 8002770:	4b09      	ldr	r3, [pc, #36]	@ (8002798 <__aeabi_d2iz+0x74>)
 8002772:	9a00      	ldr	r2, [sp, #0]
 8002774:	469c      	mov	ip, r3
 8002776:	0003      	movs	r3, r0
 8002778:	4461      	add	r1, ip
 800277a:	408b      	lsls	r3, r1
 800277c:	40e2      	lsrs	r2, r4
 800277e:	4313      	orrs	r3, r2
 8002780:	e7f1      	b.n	8002766 <__aeabi_d2iz+0x42>
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	000003fe 	.word	0x000003fe
 8002788:	0000041d 	.word	0x0000041d
 800278c:	7fffffff 	.word	0x7fffffff
 8002790:	00000433 	.word	0x00000433
 8002794:	00000413 	.word	0x00000413
 8002798:	fffffbed 	.word	0xfffffbed

0800279c <__aeabi_i2d>:
 800279c:	b570      	push	{r4, r5, r6, lr}
 800279e:	2800      	cmp	r0, #0
 80027a0:	d016      	beq.n	80027d0 <__aeabi_i2d+0x34>
 80027a2:	17c3      	asrs	r3, r0, #31
 80027a4:	18c5      	adds	r5, r0, r3
 80027a6:	405d      	eors	r5, r3
 80027a8:	0fc4      	lsrs	r4, r0, #31
 80027aa:	0028      	movs	r0, r5
 80027ac:	f000 f928 	bl	8002a00 <__clzsi2>
 80027b0:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <__aeabi_i2d+0x58>)
 80027b2:	1a1b      	subs	r3, r3, r0
 80027b4:	055b      	lsls	r3, r3, #21
 80027b6:	0d5b      	lsrs	r3, r3, #21
 80027b8:	280a      	cmp	r0, #10
 80027ba:	dc14      	bgt.n	80027e6 <__aeabi_i2d+0x4a>
 80027bc:	0002      	movs	r2, r0
 80027be:	002e      	movs	r6, r5
 80027c0:	3215      	adds	r2, #21
 80027c2:	4096      	lsls	r6, r2
 80027c4:	220b      	movs	r2, #11
 80027c6:	1a12      	subs	r2, r2, r0
 80027c8:	40d5      	lsrs	r5, r2
 80027ca:	032d      	lsls	r5, r5, #12
 80027cc:	0b2d      	lsrs	r5, r5, #12
 80027ce:	e003      	b.n	80027d8 <__aeabi_i2d+0x3c>
 80027d0:	2400      	movs	r4, #0
 80027d2:	2300      	movs	r3, #0
 80027d4:	2500      	movs	r5, #0
 80027d6:	2600      	movs	r6, #0
 80027d8:	051b      	lsls	r3, r3, #20
 80027da:	432b      	orrs	r3, r5
 80027dc:	07e4      	lsls	r4, r4, #31
 80027de:	4323      	orrs	r3, r4
 80027e0:	0030      	movs	r0, r6
 80027e2:	0019      	movs	r1, r3
 80027e4:	bd70      	pop	{r4, r5, r6, pc}
 80027e6:	380b      	subs	r0, #11
 80027e8:	4085      	lsls	r5, r0
 80027ea:	032d      	lsls	r5, r5, #12
 80027ec:	2600      	movs	r6, #0
 80027ee:	0b2d      	lsrs	r5, r5, #12
 80027f0:	e7f2      	b.n	80027d8 <__aeabi_i2d+0x3c>
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	0000041e 	.word	0x0000041e

080027f8 <__aeabi_f2d>:
 80027f8:	b570      	push	{r4, r5, r6, lr}
 80027fa:	0242      	lsls	r2, r0, #9
 80027fc:	0043      	lsls	r3, r0, #1
 80027fe:	0fc4      	lsrs	r4, r0, #31
 8002800:	20fe      	movs	r0, #254	@ 0xfe
 8002802:	0e1b      	lsrs	r3, r3, #24
 8002804:	1c59      	adds	r1, r3, #1
 8002806:	0a55      	lsrs	r5, r2, #9
 8002808:	4208      	tst	r0, r1
 800280a:	d00c      	beq.n	8002826 <__aeabi_f2d+0x2e>
 800280c:	21e0      	movs	r1, #224	@ 0xe0
 800280e:	0089      	lsls	r1, r1, #2
 8002810:	468c      	mov	ip, r1
 8002812:	076d      	lsls	r5, r5, #29
 8002814:	0b12      	lsrs	r2, r2, #12
 8002816:	4463      	add	r3, ip
 8002818:	051b      	lsls	r3, r3, #20
 800281a:	4313      	orrs	r3, r2
 800281c:	07e4      	lsls	r4, r4, #31
 800281e:	4323      	orrs	r3, r4
 8002820:	0028      	movs	r0, r5
 8002822:	0019      	movs	r1, r3
 8002824:	bd70      	pop	{r4, r5, r6, pc}
 8002826:	2b00      	cmp	r3, #0
 8002828:	d114      	bne.n	8002854 <__aeabi_f2d+0x5c>
 800282a:	2d00      	cmp	r5, #0
 800282c:	d01b      	beq.n	8002866 <__aeabi_f2d+0x6e>
 800282e:	0028      	movs	r0, r5
 8002830:	f000 f8e6 	bl	8002a00 <__clzsi2>
 8002834:	280a      	cmp	r0, #10
 8002836:	dc1c      	bgt.n	8002872 <__aeabi_f2d+0x7a>
 8002838:	230b      	movs	r3, #11
 800283a:	002a      	movs	r2, r5
 800283c:	1a1b      	subs	r3, r3, r0
 800283e:	40da      	lsrs	r2, r3
 8002840:	0003      	movs	r3, r0
 8002842:	3315      	adds	r3, #21
 8002844:	409d      	lsls	r5, r3
 8002846:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <__aeabi_f2d+0x88>)
 8002848:	0312      	lsls	r2, r2, #12
 800284a:	1a1b      	subs	r3, r3, r0
 800284c:	055b      	lsls	r3, r3, #21
 800284e:	0b12      	lsrs	r2, r2, #12
 8002850:	0d5b      	lsrs	r3, r3, #21
 8002852:	e7e1      	b.n	8002818 <__aeabi_f2d+0x20>
 8002854:	2d00      	cmp	r5, #0
 8002856:	d009      	beq.n	800286c <__aeabi_f2d+0x74>
 8002858:	0b13      	lsrs	r3, r2, #12
 800285a:	2280      	movs	r2, #128	@ 0x80
 800285c:	0312      	lsls	r2, r2, #12
 800285e:	431a      	orrs	r2, r3
 8002860:	076d      	lsls	r5, r5, #29
 8002862:	4b08      	ldr	r3, [pc, #32]	@ (8002884 <__aeabi_f2d+0x8c>)
 8002864:	e7d8      	b.n	8002818 <__aeabi_f2d+0x20>
 8002866:	2300      	movs	r3, #0
 8002868:	2200      	movs	r2, #0
 800286a:	e7d5      	b.n	8002818 <__aeabi_f2d+0x20>
 800286c:	2200      	movs	r2, #0
 800286e:	4b05      	ldr	r3, [pc, #20]	@ (8002884 <__aeabi_f2d+0x8c>)
 8002870:	e7d2      	b.n	8002818 <__aeabi_f2d+0x20>
 8002872:	0003      	movs	r3, r0
 8002874:	002a      	movs	r2, r5
 8002876:	3b0b      	subs	r3, #11
 8002878:	409a      	lsls	r2, r3
 800287a:	2500      	movs	r5, #0
 800287c:	e7e3      	b.n	8002846 <__aeabi_f2d+0x4e>
 800287e:	46c0      	nop			@ (mov r8, r8)
 8002880:	00000389 	.word	0x00000389
 8002884:	000007ff 	.word	0x000007ff

08002888 <__aeabi_d2f>:
 8002888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800288a:	004b      	lsls	r3, r1, #1
 800288c:	030f      	lsls	r7, r1, #12
 800288e:	0d5b      	lsrs	r3, r3, #21
 8002890:	4c3a      	ldr	r4, [pc, #232]	@ (800297c <__aeabi_d2f+0xf4>)
 8002892:	0f45      	lsrs	r5, r0, #29
 8002894:	b083      	sub	sp, #12
 8002896:	0a7f      	lsrs	r7, r7, #9
 8002898:	1c5e      	adds	r6, r3, #1
 800289a:	432f      	orrs	r7, r5
 800289c:	9000      	str	r0, [sp, #0]
 800289e:	9101      	str	r1, [sp, #4]
 80028a0:	0fca      	lsrs	r2, r1, #31
 80028a2:	00c5      	lsls	r5, r0, #3
 80028a4:	4226      	tst	r6, r4
 80028a6:	d00b      	beq.n	80028c0 <__aeabi_d2f+0x38>
 80028a8:	4935      	ldr	r1, [pc, #212]	@ (8002980 <__aeabi_d2f+0xf8>)
 80028aa:	185c      	adds	r4, r3, r1
 80028ac:	2cfe      	cmp	r4, #254	@ 0xfe
 80028ae:	dd13      	ble.n	80028d8 <__aeabi_d2f+0x50>
 80028b0:	20ff      	movs	r0, #255	@ 0xff
 80028b2:	2300      	movs	r3, #0
 80028b4:	05c0      	lsls	r0, r0, #23
 80028b6:	4318      	orrs	r0, r3
 80028b8:	07d2      	lsls	r2, r2, #31
 80028ba:	4310      	orrs	r0, r2
 80028bc:	b003      	add	sp, #12
 80028be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028c0:	433d      	orrs	r5, r7
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <__aeabi_d2f+0x42>
 80028c6:	2000      	movs	r0, #0
 80028c8:	e7f4      	b.n	80028b4 <__aeabi_d2f+0x2c>
 80028ca:	2d00      	cmp	r5, #0
 80028cc:	d0f0      	beq.n	80028b0 <__aeabi_d2f+0x28>
 80028ce:	2380      	movs	r3, #128	@ 0x80
 80028d0:	03db      	lsls	r3, r3, #15
 80028d2:	20ff      	movs	r0, #255	@ 0xff
 80028d4:	433b      	orrs	r3, r7
 80028d6:	e7ed      	b.n	80028b4 <__aeabi_d2f+0x2c>
 80028d8:	2c00      	cmp	r4, #0
 80028da:	dd0c      	ble.n	80028f6 <__aeabi_d2f+0x6e>
 80028dc:	9b00      	ldr	r3, [sp, #0]
 80028de:	00ff      	lsls	r7, r7, #3
 80028e0:	019b      	lsls	r3, r3, #6
 80028e2:	1e58      	subs	r0, r3, #1
 80028e4:	4183      	sbcs	r3, r0
 80028e6:	0f69      	lsrs	r1, r5, #29
 80028e8:	433b      	orrs	r3, r7
 80028ea:	430b      	orrs	r3, r1
 80028ec:	0759      	lsls	r1, r3, #29
 80028ee:	d127      	bne.n	8002940 <__aeabi_d2f+0xb8>
 80028f0:	08db      	lsrs	r3, r3, #3
 80028f2:	b2e0      	uxtb	r0, r4
 80028f4:	e7de      	b.n	80028b4 <__aeabi_d2f+0x2c>
 80028f6:	0021      	movs	r1, r4
 80028f8:	3117      	adds	r1, #23
 80028fa:	db31      	blt.n	8002960 <__aeabi_d2f+0xd8>
 80028fc:	2180      	movs	r1, #128	@ 0x80
 80028fe:	201e      	movs	r0, #30
 8002900:	0409      	lsls	r1, r1, #16
 8002902:	4339      	orrs	r1, r7
 8002904:	1b00      	subs	r0, r0, r4
 8002906:	281f      	cmp	r0, #31
 8002908:	dd2d      	ble.n	8002966 <__aeabi_d2f+0xde>
 800290a:	2602      	movs	r6, #2
 800290c:	4276      	negs	r6, r6
 800290e:	1b34      	subs	r4, r6, r4
 8002910:	000e      	movs	r6, r1
 8002912:	40e6      	lsrs	r6, r4
 8002914:	0034      	movs	r4, r6
 8002916:	2820      	cmp	r0, #32
 8002918:	d004      	beq.n	8002924 <__aeabi_d2f+0x9c>
 800291a:	481a      	ldr	r0, [pc, #104]	@ (8002984 <__aeabi_d2f+0xfc>)
 800291c:	4684      	mov	ip, r0
 800291e:	4463      	add	r3, ip
 8002920:	4099      	lsls	r1, r3
 8002922:	430d      	orrs	r5, r1
 8002924:	002b      	movs	r3, r5
 8002926:	1e59      	subs	r1, r3, #1
 8002928:	418b      	sbcs	r3, r1
 800292a:	4323      	orrs	r3, r4
 800292c:	0759      	lsls	r1, r3, #29
 800292e:	d003      	beq.n	8002938 <__aeabi_d2f+0xb0>
 8002930:	210f      	movs	r1, #15
 8002932:	4019      	ands	r1, r3
 8002934:	2904      	cmp	r1, #4
 8002936:	d10b      	bne.n	8002950 <__aeabi_d2f+0xc8>
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	2000      	movs	r0, #0
 800293c:	0a5b      	lsrs	r3, r3, #9
 800293e:	e7b9      	b.n	80028b4 <__aeabi_d2f+0x2c>
 8002940:	210f      	movs	r1, #15
 8002942:	4019      	ands	r1, r3
 8002944:	2904      	cmp	r1, #4
 8002946:	d104      	bne.n	8002952 <__aeabi_d2f+0xca>
 8002948:	019b      	lsls	r3, r3, #6
 800294a:	0a5b      	lsrs	r3, r3, #9
 800294c:	b2e0      	uxtb	r0, r4
 800294e:	e7b1      	b.n	80028b4 <__aeabi_d2f+0x2c>
 8002950:	2400      	movs	r4, #0
 8002952:	3304      	adds	r3, #4
 8002954:	0159      	lsls	r1, r3, #5
 8002956:	d5f7      	bpl.n	8002948 <__aeabi_d2f+0xc0>
 8002958:	3401      	adds	r4, #1
 800295a:	2300      	movs	r3, #0
 800295c:	b2e0      	uxtb	r0, r4
 800295e:	e7a9      	b.n	80028b4 <__aeabi_d2f+0x2c>
 8002960:	2000      	movs	r0, #0
 8002962:	2300      	movs	r3, #0
 8002964:	e7a6      	b.n	80028b4 <__aeabi_d2f+0x2c>
 8002966:	4c08      	ldr	r4, [pc, #32]	@ (8002988 <__aeabi_d2f+0x100>)
 8002968:	191c      	adds	r4, r3, r4
 800296a:	002b      	movs	r3, r5
 800296c:	40a5      	lsls	r5, r4
 800296e:	40c3      	lsrs	r3, r0
 8002970:	40a1      	lsls	r1, r4
 8002972:	1e68      	subs	r0, r5, #1
 8002974:	4185      	sbcs	r5, r0
 8002976:	4329      	orrs	r1, r5
 8002978:	430b      	orrs	r3, r1
 800297a:	e7d7      	b.n	800292c <__aeabi_d2f+0xa4>
 800297c:	000007fe 	.word	0x000007fe
 8002980:	fffffc80 	.word	0xfffffc80
 8002984:	fffffca2 	.word	0xfffffca2
 8002988:	fffffc82 	.word	0xfffffc82

0800298c <__aeabi_cfrcmple>:
 800298c:	4684      	mov	ip, r0
 800298e:	0008      	movs	r0, r1
 8002990:	4661      	mov	r1, ip
 8002992:	e7ff      	b.n	8002994 <__aeabi_cfcmpeq>

08002994 <__aeabi_cfcmpeq>:
 8002994:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002996:	f000 f8c1 	bl	8002b1c <__lesf2>
 800299a:	2800      	cmp	r0, #0
 800299c:	d401      	bmi.n	80029a2 <__aeabi_cfcmpeq+0xe>
 800299e:	2100      	movs	r1, #0
 80029a0:	42c8      	cmn	r0, r1
 80029a2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080029a4 <__aeabi_fcmpeq>:
 80029a4:	b510      	push	{r4, lr}
 80029a6:	f000 f849 	bl	8002a3c <__eqsf2>
 80029aa:	4240      	negs	r0, r0
 80029ac:	3001      	adds	r0, #1
 80029ae:	bd10      	pop	{r4, pc}

080029b0 <__aeabi_fcmplt>:
 80029b0:	b510      	push	{r4, lr}
 80029b2:	f000 f8b3 	bl	8002b1c <__lesf2>
 80029b6:	2800      	cmp	r0, #0
 80029b8:	db01      	blt.n	80029be <__aeabi_fcmplt+0xe>
 80029ba:	2000      	movs	r0, #0
 80029bc:	bd10      	pop	{r4, pc}
 80029be:	2001      	movs	r0, #1
 80029c0:	bd10      	pop	{r4, pc}
 80029c2:	46c0      	nop			@ (mov r8, r8)

080029c4 <__aeabi_fcmple>:
 80029c4:	b510      	push	{r4, lr}
 80029c6:	f000 f8a9 	bl	8002b1c <__lesf2>
 80029ca:	2800      	cmp	r0, #0
 80029cc:	dd01      	ble.n	80029d2 <__aeabi_fcmple+0xe>
 80029ce:	2000      	movs	r0, #0
 80029d0:	bd10      	pop	{r4, pc}
 80029d2:	2001      	movs	r0, #1
 80029d4:	bd10      	pop	{r4, pc}
 80029d6:	46c0      	nop			@ (mov r8, r8)

080029d8 <__aeabi_fcmpgt>:
 80029d8:	b510      	push	{r4, lr}
 80029da:	f000 f857 	bl	8002a8c <__gesf2>
 80029de:	2800      	cmp	r0, #0
 80029e0:	dc01      	bgt.n	80029e6 <__aeabi_fcmpgt+0xe>
 80029e2:	2000      	movs	r0, #0
 80029e4:	bd10      	pop	{r4, pc}
 80029e6:	2001      	movs	r0, #1
 80029e8:	bd10      	pop	{r4, pc}
 80029ea:	46c0      	nop			@ (mov r8, r8)

080029ec <__aeabi_fcmpge>:
 80029ec:	b510      	push	{r4, lr}
 80029ee:	f000 f84d 	bl	8002a8c <__gesf2>
 80029f2:	2800      	cmp	r0, #0
 80029f4:	da01      	bge.n	80029fa <__aeabi_fcmpge+0xe>
 80029f6:	2000      	movs	r0, #0
 80029f8:	bd10      	pop	{r4, pc}
 80029fa:	2001      	movs	r0, #1
 80029fc:	bd10      	pop	{r4, pc}
 80029fe:	46c0      	nop			@ (mov r8, r8)

08002a00 <__clzsi2>:
 8002a00:	211c      	movs	r1, #28
 8002a02:	2301      	movs	r3, #1
 8002a04:	041b      	lsls	r3, r3, #16
 8002a06:	4298      	cmp	r0, r3
 8002a08:	d301      	bcc.n	8002a0e <__clzsi2+0xe>
 8002a0a:	0c00      	lsrs	r0, r0, #16
 8002a0c:	3910      	subs	r1, #16
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	4298      	cmp	r0, r3
 8002a12:	d301      	bcc.n	8002a18 <__clzsi2+0x18>
 8002a14:	0a00      	lsrs	r0, r0, #8
 8002a16:	3908      	subs	r1, #8
 8002a18:	091b      	lsrs	r3, r3, #4
 8002a1a:	4298      	cmp	r0, r3
 8002a1c:	d301      	bcc.n	8002a22 <__clzsi2+0x22>
 8002a1e:	0900      	lsrs	r0, r0, #4
 8002a20:	3904      	subs	r1, #4
 8002a22:	a202      	add	r2, pc, #8	@ (adr r2, 8002a2c <__clzsi2+0x2c>)
 8002a24:	5c10      	ldrb	r0, [r2, r0]
 8002a26:	1840      	adds	r0, r0, r1
 8002a28:	4770      	bx	lr
 8002a2a:	46c0      	nop			@ (mov r8, r8)
 8002a2c:	02020304 	.word	0x02020304
 8002a30:	01010101 	.word	0x01010101
	...

08002a3c <__eqsf2>:
 8002a3c:	b570      	push	{r4, r5, r6, lr}
 8002a3e:	0042      	lsls	r2, r0, #1
 8002a40:	024e      	lsls	r6, r1, #9
 8002a42:	004c      	lsls	r4, r1, #1
 8002a44:	0245      	lsls	r5, r0, #9
 8002a46:	0a6d      	lsrs	r5, r5, #9
 8002a48:	0e12      	lsrs	r2, r2, #24
 8002a4a:	0fc3      	lsrs	r3, r0, #31
 8002a4c:	0a76      	lsrs	r6, r6, #9
 8002a4e:	0e24      	lsrs	r4, r4, #24
 8002a50:	0fc9      	lsrs	r1, r1, #31
 8002a52:	2aff      	cmp	r2, #255	@ 0xff
 8002a54:	d010      	beq.n	8002a78 <__eqsf2+0x3c>
 8002a56:	2cff      	cmp	r4, #255	@ 0xff
 8002a58:	d00c      	beq.n	8002a74 <__eqsf2+0x38>
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	42a2      	cmp	r2, r4
 8002a5e:	d10a      	bne.n	8002a76 <__eqsf2+0x3a>
 8002a60:	42b5      	cmp	r5, r6
 8002a62:	d108      	bne.n	8002a76 <__eqsf2+0x3a>
 8002a64:	428b      	cmp	r3, r1
 8002a66:	d00f      	beq.n	8002a88 <__eqsf2+0x4c>
 8002a68:	2a00      	cmp	r2, #0
 8002a6a:	d104      	bne.n	8002a76 <__eqsf2+0x3a>
 8002a6c:	0028      	movs	r0, r5
 8002a6e:	1e43      	subs	r3, r0, #1
 8002a70:	4198      	sbcs	r0, r3
 8002a72:	e000      	b.n	8002a76 <__eqsf2+0x3a>
 8002a74:	2001      	movs	r0, #1
 8002a76:	bd70      	pop	{r4, r5, r6, pc}
 8002a78:	2001      	movs	r0, #1
 8002a7a:	2cff      	cmp	r4, #255	@ 0xff
 8002a7c:	d1fb      	bne.n	8002a76 <__eqsf2+0x3a>
 8002a7e:	4335      	orrs	r5, r6
 8002a80:	d1f9      	bne.n	8002a76 <__eqsf2+0x3a>
 8002a82:	404b      	eors	r3, r1
 8002a84:	0018      	movs	r0, r3
 8002a86:	e7f6      	b.n	8002a76 <__eqsf2+0x3a>
 8002a88:	2000      	movs	r0, #0
 8002a8a:	e7f4      	b.n	8002a76 <__eqsf2+0x3a>

08002a8c <__gesf2>:
 8002a8c:	b530      	push	{r4, r5, lr}
 8002a8e:	0042      	lsls	r2, r0, #1
 8002a90:	0244      	lsls	r4, r0, #9
 8002a92:	024d      	lsls	r5, r1, #9
 8002a94:	0fc3      	lsrs	r3, r0, #31
 8002a96:	0048      	lsls	r0, r1, #1
 8002a98:	0a64      	lsrs	r4, r4, #9
 8002a9a:	0e12      	lsrs	r2, r2, #24
 8002a9c:	0a6d      	lsrs	r5, r5, #9
 8002a9e:	0e00      	lsrs	r0, r0, #24
 8002aa0:	0fc9      	lsrs	r1, r1, #31
 8002aa2:	2aff      	cmp	r2, #255	@ 0xff
 8002aa4:	d018      	beq.n	8002ad8 <__gesf2+0x4c>
 8002aa6:	28ff      	cmp	r0, #255	@ 0xff
 8002aa8:	d00a      	beq.n	8002ac0 <__gesf2+0x34>
 8002aaa:	2a00      	cmp	r2, #0
 8002aac:	d11e      	bne.n	8002aec <__gesf2+0x60>
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	d10a      	bne.n	8002ac8 <__gesf2+0x3c>
 8002ab2:	2d00      	cmp	r5, #0
 8002ab4:	d029      	beq.n	8002b0a <__gesf2+0x7e>
 8002ab6:	2c00      	cmp	r4, #0
 8002ab8:	d12d      	bne.n	8002b16 <__gesf2+0x8a>
 8002aba:	0048      	lsls	r0, r1, #1
 8002abc:	3801      	subs	r0, #1
 8002abe:	bd30      	pop	{r4, r5, pc}
 8002ac0:	2d00      	cmp	r5, #0
 8002ac2:	d125      	bne.n	8002b10 <__gesf2+0x84>
 8002ac4:	2a00      	cmp	r2, #0
 8002ac6:	d101      	bne.n	8002acc <__gesf2+0x40>
 8002ac8:	2c00      	cmp	r4, #0
 8002aca:	d0f6      	beq.n	8002aba <__gesf2+0x2e>
 8002acc:	428b      	cmp	r3, r1
 8002ace:	d019      	beq.n	8002b04 <__gesf2+0x78>
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	425b      	negs	r3, r3
 8002ad4:	4318      	orrs	r0, r3
 8002ad6:	e7f2      	b.n	8002abe <__gesf2+0x32>
 8002ad8:	2c00      	cmp	r4, #0
 8002ada:	d119      	bne.n	8002b10 <__gesf2+0x84>
 8002adc:	28ff      	cmp	r0, #255	@ 0xff
 8002ade:	d1f7      	bne.n	8002ad0 <__gesf2+0x44>
 8002ae0:	2d00      	cmp	r5, #0
 8002ae2:	d115      	bne.n	8002b10 <__gesf2+0x84>
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	428b      	cmp	r3, r1
 8002ae8:	d1f2      	bne.n	8002ad0 <__gesf2+0x44>
 8002aea:	e7e8      	b.n	8002abe <__gesf2+0x32>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d0ef      	beq.n	8002ad0 <__gesf2+0x44>
 8002af0:	428b      	cmp	r3, r1
 8002af2:	d1ed      	bne.n	8002ad0 <__gesf2+0x44>
 8002af4:	4282      	cmp	r2, r0
 8002af6:	dceb      	bgt.n	8002ad0 <__gesf2+0x44>
 8002af8:	db04      	blt.n	8002b04 <__gesf2+0x78>
 8002afa:	42ac      	cmp	r4, r5
 8002afc:	d8e8      	bhi.n	8002ad0 <__gesf2+0x44>
 8002afe:	2000      	movs	r0, #0
 8002b00:	42ac      	cmp	r4, r5
 8002b02:	d2dc      	bcs.n	8002abe <__gesf2+0x32>
 8002b04:	0058      	lsls	r0, r3, #1
 8002b06:	3801      	subs	r0, #1
 8002b08:	e7d9      	b.n	8002abe <__gesf2+0x32>
 8002b0a:	2c00      	cmp	r4, #0
 8002b0c:	d0d7      	beq.n	8002abe <__gesf2+0x32>
 8002b0e:	e7df      	b.n	8002ad0 <__gesf2+0x44>
 8002b10:	2002      	movs	r0, #2
 8002b12:	4240      	negs	r0, r0
 8002b14:	e7d3      	b.n	8002abe <__gesf2+0x32>
 8002b16:	428b      	cmp	r3, r1
 8002b18:	d1da      	bne.n	8002ad0 <__gesf2+0x44>
 8002b1a:	e7ee      	b.n	8002afa <__gesf2+0x6e>

08002b1c <__lesf2>:
 8002b1c:	b530      	push	{r4, r5, lr}
 8002b1e:	0042      	lsls	r2, r0, #1
 8002b20:	0244      	lsls	r4, r0, #9
 8002b22:	024d      	lsls	r5, r1, #9
 8002b24:	0fc3      	lsrs	r3, r0, #31
 8002b26:	0048      	lsls	r0, r1, #1
 8002b28:	0a64      	lsrs	r4, r4, #9
 8002b2a:	0e12      	lsrs	r2, r2, #24
 8002b2c:	0a6d      	lsrs	r5, r5, #9
 8002b2e:	0e00      	lsrs	r0, r0, #24
 8002b30:	0fc9      	lsrs	r1, r1, #31
 8002b32:	2aff      	cmp	r2, #255	@ 0xff
 8002b34:	d017      	beq.n	8002b66 <__lesf2+0x4a>
 8002b36:	28ff      	cmp	r0, #255	@ 0xff
 8002b38:	d00a      	beq.n	8002b50 <__lesf2+0x34>
 8002b3a:	2a00      	cmp	r2, #0
 8002b3c:	d11b      	bne.n	8002b76 <__lesf2+0x5a>
 8002b3e:	2800      	cmp	r0, #0
 8002b40:	d10a      	bne.n	8002b58 <__lesf2+0x3c>
 8002b42:	2d00      	cmp	r5, #0
 8002b44:	d01d      	beq.n	8002b82 <__lesf2+0x66>
 8002b46:	2c00      	cmp	r4, #0
 8002b48:	d12d      	bne.n	8002ba6 <__lesf2+0x8a>
 8002b4a:	0048      	lsls	r0, r1, #1
 8002b4c:	3801      	subs	r0, #1
 8002b4e:	e011      	b.n	8002b74 <__lesf2+0x58>
 8002b50:	2d00      	cmp	r5, #0
 8002b52:	d10e      	bne.n	8002b72 <__lesf2+0x56>
 8002b54:	2a00      	cmp	r2, #0
 8002b56:	d101      	bne.n	8002b5c <__lesf2+0x40>
 8002b58:	2c00      	cmp	r4, #0
 8002b5a:	d0f6      	beq.n	8002b4a <__lesf2+0x2e>
 8002b5c:	428b      	cmp	r3, r1
 8002b5e:	d10c      	bne.n	8002b7a <__lesf2+0x5e>
 8002b60:	0058      	lsls	r0, r3, #1
 8002b62:	3801      	subs	r0, #1
 8002b64:	e006      	b.n	8002b74 <__lesf2+0x58>
 8002b66:	2c00      	cmp	r4, #0
 8002b68:	d103      	bne.n	8002b72 <__lesf2+0x56>
 8002b6a:	28ff      	cmp	r0, #255	@ 0xff
 8002b6c:	d105      	bne.n	8002b7a <__lesf2+0x5e>
 8002b6e:	2d00      	cmp	r5, #0
 8002b70:	d015      	beq.n	8002b9e <__lesf2+0x82>
 8002b72:	2002      	movs	r0, #2
 8002b74:	bd30      	pop	{r4, r5, pc}
 8002b76:	2800      	cmp	r0, #0
 8002b78:	d106      	bne.n	8002b88 <__lesf2+0x6c>
 8002b7a:	2001      	movs	r0, #1
 8002b7c:	425b      	negs	r3, r3
 8002b7e:	4318      	orrs	r0, r3
 8002b80:	e7f8      	b.n	8002b74 <__lesf2+0x58>
 8002b82:	2c00      	cmp	r4, #0
 8002b84:	d0f6      	beq.n	8002b74 <__lesf2+0x58>
 8002b86:	e7f8      	b.n	8002b7a <__lesf2+0x5e>
 8002b88:	428b      	cmp	r3, r1
 8002b8a:	d1f6      	bne.n	8002b7a <__lesf2+0x5e>
 8002b8c:	4282      	cmp	r2, r0
 8002b8e:	dcf4      	bgt.n	8002b7a <__lesf2+0x5e>
 8002b90:	dbe6      	blt.n	8002b60 <__lesf2+0x44>
 8002b92:	42ac      	cmp	r4, r5
 8002b94:	d8f1      	bhi.n	8002b7a <__lesf2+0x5e>
 8002b96:	2000      	movs	r0, #0
 8002b98:	42ac      	cmp	r4, r5
 8002b9a:	d2eb      	bcs.n	8002b74 <__lesf2+0x58>
 8002b9c:	e7e0      	b.n	8002b60 <__lesf2+0x44>
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	428b      	cmp	r3, r1
 8002ba2:	d1ea      	bne.n	8002b7a <__lesf2+0x5e>
 8002ba4:	e7e6      	b.n	8002b74 <__lesf2+0x58>
 8002ba6:	428b      	cmp	r3, r1
 8002ba8:	d1e7      	bne.n	8002b7a <__lesf2+0x5e>
 8002baa:	e7f2      	b.n	8002b92 <__lesf2+0x76>

08002bac <HAL_TIM_PWM_PulseFinishedCallback>:
uint16_t effStep = 0;//variable solo para los efectos
uint16_t effStart = 0;//variable solo para los efectos

/* Private functions ---------------------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	0018      	movs	r0, r3
 8002bba:	f005 fdf5 	bl	80087a8 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8002bbe:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	701a      	strb	r2, [r3, #0]
}
 8002bc4:	46c0      	nop			@ (mov r8, r8)
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	b002      	add	sp, #8
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000454 	.word	0x20000454
 8002bd0:	20000050 	.word	0x20000050

08002bd4 <Set_LED>:

void Set_LED(uint16_t LEDnum, uint8_t Red, uint8_t Green, uint8_t Blue){
 8002bd4:	b5b0      	push	{r4, r5, r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	0005      	movs	r5, r0
 8002bdc:	000c      	movs	r4, r1
 8002bde:	0010      	movs	r0, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	1dbb      	adds	r3, r7, #6
 8002be4:	1c2a      	adds	r2, r5, #0
 8002be6:	801a      	strh	r2, [r3, #0]
 8002be8:	1d7b      	adds	r3, r7, #5
 8002bea:	1c22      	adds	r2, r4, #0
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	1c02      	adds	r2, r0, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
 8002bf4:	1cfb      	adds	r3, r7, #3
 8002bf6:	1c0a      	adds	r2, r1, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8002bfa:	1dbb      	adds	r3, r7, #6
 8002bfc:	881a      	ldrh	r2, [r3, #0]
 8002bfe:	1dbb      	adds	r3, r7, #6
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b2d9      	uxtb	r1, r3
 8002c04:	4b10      	ldr	r3, [pc, #64]	@ (8002c48 <Set_LED+0x74>)
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	54d1      	strb	r1, [r2, r3]
	LED_Data[LEDnum][1] = Red;
 8002c0a:	1dbb      	adds	r3, r7, #6
 8002c0c:	881b      	ldrh	r3, [r3, #0]
 8002c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c48 <Set_LED+0x74>)
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	18d3      	adds	r3, r2, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	1d7a      	adds	r2, r7, #5
 8002c18:	7812      	ldrb	r2, [r2, #0]
 8002c1a:	701a      	strb	r2, [r3, #0]
	LED_Data[LEDnum][2] = Green;
 8002c1c:	1dbb      	adds	r3, r7, #6
 8002c1e:	881b      	ldrh	r3, [r3, #0]
 8002c20:	4a09      	ldr	r2, [pc, #36]	@ (8002c48 <Set_LED+0x74>)
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	18d3      	adds	r3, r2, r3
 8002c26:	3302      	adds	r3, #2
 8002c28:	1d3a      	adds	r2, r7, #4
 8002c2a:	7812      	ldrb	r2, [r2, #0]
 8002c2c:	701a      	strb	r2, [r3, #0]
	LED_Data[LEDnum][3] = Blue;
 8002c2e:	1dbb      	adds	r3, r7, #6
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	4a05      	ldr	r2, [pc, #20]	@ (8002c48 <Set_LED+0x74>)
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	18d3      	adds	r3, r2, r3
 8002c38:	3303      	adds	r3, #3
 8002c3a:	1cfa      	adds	r2, r7, #3
 8002c3c:	7812      	ldrb	r2, [r2, #0]
 8002c3e:	701a      	strb	r2, [r3, #0]
}
 8002c40:	46c0      	nop			@ (mov r8, r8)
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b002      	add	sp, #8
 8002c46:	bdb0      	pop	{r4, r5, r7, pc}
 8002c48:	2000002c 	.word	0x2000002c

08002c4c <WS2811_Send>:

void WS2811_Send(void){
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	60fb      	str	r3, [r7, #12]
	uint32_t color;

	for(uint8_t i= 0; i<MAX_LEDS; i++){
 8002c56:	230b      	movs	r3, #11
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	701a      	strb	r2, [r3, #0]
 8002c5e:	e04c      	b.n	8002cfa <WS2811_Send+0xae>
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8002c60:	200b      	movs	r0, #11
 8002c62:	183b      	adds	r3, r7, r0
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	4a39      	ldr	r2, [pc, #228]	@ (8002d4c <WS2811_Send+0x100>)
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	18d3      	adds	r3, r2, r3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	041a      	lsls	r2, r3, #16
 8002c72:	183b      	adds	r3, r7, r0
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	4935      	ldr	r1, [pc, #212]	@ (8002d4c <WS2811_Send+0x100>)
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	18cb      	adds	r3, r1, r3
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	021b      	lsls	r3, r3, #8
 8002c82:	4313      	orrs	r3, r2
 8002c84:	183a      	adds	r2, r7, r0
 8002c86:	7812      	ldrb	r2, [r2, #0]
 8002c88:	4930      	ldr	r1, [pc, #192]	@ (8002d4c <WS2811_Send+0x100>)
 8002c8a:	0092      	lsls	r2, r2, #2
 8002c8c:	188a      	adds	r2, r1, r2
 8002c8e:	3203      	adds	r2, #3
 8002c90:	7812      	ldrb	r2, [r2, #0]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	603b      	str	r3, [r7, #0]
		for(int8_t i=23; i>=0; i--){
 8002c96:	230a      	movs	r3, #10
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	2217      	movs	r2, #23
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e021      	b.n	8002ce4 <WS2811_Send+0x98>
			if (color&(1<<i)) pwmData[indx] = 56;// 875ns es el 70% -> 80 * 70%
 8002ca0:	230a      	movs	r3, #10
 8002ca2:	18fb      	adds	r3, r7, r3
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b25b      	sxtb	r3, r3
 8002ca8:	2201      	movs	r2, #1
 8002caa:	409a      	lsls	r2, r3
 8002cac:	0013      	movs	r3, r2
 8002cae:	001a      	movs	r2, r3
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d005      	beq.n	8002cc2 <WS2811_Send+0x76>
 8002cb6:	4b26      	ldr	r3, [pc, #152]	@ (8002d50 <WS2811_Send+0x104>)
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	0052      	lsls	r2, r2, #1
 8002cbc:	2138      	movs	r1, #56	@ 0x38
 8002cbe:	52d1      	strh	r1, [r2, r3]
 8002cc0:	e004      	b.n	8002ccc <WS2811_Send+0x80>
			else 			  pwmData[indx] = 24;// 375ns es el 30% -> 80 * 30%
 8002cc2:	4b23      	ldr	r3, [pc, #140]	@ (8002d50 <WS2811_Send+0x104>)
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	0052      	lsls	r2, r2, #1
 8002cc8:	2118      	movs	r1, #24
 8002cca:	52d1      	strh	r1, [r2, r3]
			indx++;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	3301      	adds	r3, #1
 8002cd0:	60fb      	str	r3, [r7, #12]
		for(int8_t i=23; i>=0; i--){
 8002cd2:	210a      	movs	r1, #10
 8002cd4:	187b      	adds	r3, r7, r1
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	b25b      	sxtb	r3, r3
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	187b      	adds	r3, r7, r1
 8002ce2:	701a      	strb	r2, [r3, #0]
 8002ce4:	230a      	movs	r3, #10
 8002ce6:	18fb      	adds	r3, r7, r3
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cec:	d9d8      	bls.n	8002ca0 <WS2811_Send+0x54>
	for(uint8_t i= 0; i<MAX_LEDS; i++){
 8002cee:	210b      	movs	r1, #11
 8002cf0:	187b      	adds	r3, r7, r1
 8002cf2:	781a      	ldrb	r2, [r3, #0]
 8002cf4:	187b      	adds	r3, r7, r1
 8002cf6:	3201      	adds	r2, #1
 8002cf8:	701a      	strb	r2, [r3, #0]
 8002cfa:	230b      	movs	r3, #11
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d9ad      	bls.n	8002c60 <WS2811_Send+0x14>
		}
	}

	for(int i=0; i<240; i++){
 8002d04:	2300      	movs	r3, #0
 8002d06:	607b      	str	r3, [r7, #4]
 8002d08:	e00a      	b.n	8002d20 <WS2811_Send+0xd4>
		pwmData[indx] = 0;
 8002d0a:	4b11      	ldr	r3, [pc, #68]	@ (8002d50 <WS2811_Send+0x104>)
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	0052      	lsls	r2, r2, #1
 8002d10:	2100      	movs	r1, #0
 8002d12:	52d1      	strh	r1, [r2, r3]
		indx++;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	3301      	adds	r3, #1
 8002d18:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<240; i++){
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	607b      	str	r3, [r7, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2bef      	cmp	r3, #239	@ 0xef
 8002d24:	ddf1      	ble.n	8002d0a <WS2811_Send+0xbe>
	}

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	4a09      	ldr	r2, [pc, #36]	@ (8002d50 <WS2811_Send+0x104>)
 8002d2c:	4809      	ldr	r0, [pc, #36]	@ (8002d54 <WS2811_Send+0x108>)
 8002d2e:	2100      	movs	r1, #0
 8002d30:	f005 fb4c 	bl	80083cc <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8002d34:	46c0      	nop			@ (mov r8, r8)
 8002d36:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <WS2811_Send+0x10c>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d0fb      	beq.n	8002d36 <WS2811_Send+0xea>
	datasentflag = 0;
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <WS2811_Send+0x10c>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	701a      	strb	r2, [r3, #0]
}
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	46bd      	mov	sp, r7
 8002d48:	b004      	add	sp, #16
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	2000002c 	.word	0x2000002c
 8002d50:	20000054 	.word	0x20000054
 8002d54:	20000454 	.word	0x20000454
 8002d58:	20000050 	.word	0x20000050

08002d5c <WS2811_Init>:

void WS2811_Init(void){//inicia apagado todos los leds
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<MAX_LEDS; i++) Set_LED(i, 255, 255, 255);
 8002d62:	1dfb      	adds	r3, r7, #7
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]
 8002d68:	e00c      	b.n	8002d84 <WS2811_Init+0x28>
 8002d6a:	1dfb      	adds	r3, r7, #7
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	b298      	uxth	r0, r3
 8002d70:	23ff      	movs	r3, #255	@ 0xff
 8002d72:	22ff      	movs	r2, #255	@ 0xff
 8002d74:	21ff      	movs	r1, #255	@ 0xff
 8002d76:	f7ff ff2d 	bl	8002bd4 <Set_LED>
 8002d7a:	1dfb      	adds	r3, r7, #7
 8002d7c:	781a      	ldrb	r2, [r3, #0]
 8002d7e:	1dfb      	adds	r3, r7, #7
 8002d80:	3201      	adds	r2, #1
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	1dfb      	adds	r3, r7, #7
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d9ee      	bls.n	8002d6a <WS2811_Init+0xe>
  WS2811_Send();
 8002d8c:	f7ff ff5e 	bl	8002c4c <WS2811_Send>
  HAL_Delay(1);//bajar el tiempo si es necesario
 8002d90:	2001      	movs	r0, #1
 8002d92:	f003 f9ab 	bl	80060ec <HAL_Delay>
}
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	b002      	add	sp, #8
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <WS2812_Send>:

void WS2812_Send(void){
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
	uint32_t color;

	for(uint8_t i= 0; i<MAX_LEDS; i++){
 8002daa:	230b      	movs	r3, #11
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	2200      	movs	r2, #0
 8002db0:	701a      	strb	r2, [r3, #0]
 8002db2:	e04c      	b.n	8002e4e <WS2812_Send+0xae>
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8002db4:	200b      	movs	r0, #11
 8002db6:	183b      	adds	r3, r7, r0
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	4a39      	ldr	r2, [pc, #228]	@ (8002ea0 <WS2812_Send+0x100>)
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	18d3      	adds	r3, r2, r3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	041a      	lsls	r2, r3, #16
 8002dc6:	183b      	adds	r3, r7, r0
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	4935      	ldr	r1, [pc, #212]	@ (8002ea0 <WS2812_Send+0x100>)
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	18cb      	adds	r3, r1, r3
 8002dd0:	3302      	adds	r3, #2
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	021b      	lsls	r3, r3, #8
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	183a      	adds	r2, r7, r0
 8002dda:	7812      	ldrb	r2, [r2, #0]
 8002ddc:	4930      	ldr	r1, [pc, #192]	@ (8002ea0 <WS2812_Send+0x100>)
 8002dde:	0092      	lsls	r2, r2, #2
 8002de0:	188a      	adds	r2, r1, r2
 8002de2:	3203      	adds	r2, #3
 8002de4:	7812      	ldrb	r2, [r2, #0]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	603b      	str	r3, [r7, #0]
		for(int8_t i=23; i>=0; i--){
 8002dea:	230a      	movs	r3, #10
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	2217      	movs	r2, #23
 8002df0:	701a      	strb	r2, [r3, #0]
 8002df2:	e021      	b.n	8002e38 <WS2812_Send+0x98>
			if (color&(1<<i)) pwmData[indx] = 56;// 875ns es el 70% -> 80 * 70%
 8002df4:	230a      	movs	r3, #10
 8002df6:	18fb      	adds	r3, r7, r3
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	b25b      	sxtb	r3, r3
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	409a      	lsls	r2, r3
 8002e00:	0013      	movs	r3, r2
 8002e02:	001a      	movs	r2, r3
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	4013      	ands	r3, r2
 8002e08:	d005      	beq.n	8002e16 <WS2812_Send+0x76>
 8002e0a:	4b26      	ldr	r3, [pc, #152]	@ (8002ea4 <WS2812_Send+0x104>)
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	0052      	lsls	r2, r2, #1
 8002e10:	2138      	movs	r1, #56	@ 0x38
 8002e12:	52d1      	strh	r1, [r2, r3]
 8002e14:	e004      	b.n	8002e20 <WS2812_Send+0x80>
			else 			  pwmData[indx] = 24;// 375ns es el 30% -> 80 * 30%
 8002e16:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <WS2812_Send+0x104>)
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	0052      	lsls	r2, r2, #1
 8002e1c:	2118      	movs	r1, #24
 8002e1e:	52d1      	strh	r1, [r2, r3]
			indx++;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	3301      	adds	r3, #1
 8002e24:	60fb      	str	r3, [r7, #12]
		for(int8_t i=23; i>=0; i--){
 8002e26:	210a      	movs	r1, #10
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	b25b      	sxtb	r3, r3
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	701a      	strb	r2, [r3, #0]
 8002e38:	230a      	movs	r3, #10
 8002e3a:	18fb      	adds	r3, r7, r3
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002e40:	d9d8      	bls.n	8002df4 <WS2812_Send+0x54>
	for(uint8_t i= 0; i<MAX_LEDS; i++){
 8002e42:	210b      	movs	r1, #11
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	781a      	ldrb	r2, [r3, #0]
 8002e48:	187b      	adds	r3, r7, r1
 8002e4a:	3201      	adds	r2, #1
 8002e4c:	701a      	strb	r2, [r3, #0]
 8002e4e:	230b      	movs	r3, #11
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b08      	cmp	r3, #8
 8002e56:	d9ad      	bls.n	8002db4 <WS2812_Send+0x14>
		}
	}

	for(int i=0; i<50; i++){
 8002e58:	2300      	movs	r3, #0
 8002e5a:	607b      	str	r3, [r7, #4]
 8002e5c:	e00a      	b.n	8002e74 <WS2812_Send+0xd4>
		pwmData[indx] = 0;
 8002e5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <WS2812_Send+0x104>)
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	0052      	lsls	r2, r2, #1
 8002e64:	2100      	movs	r1, #0
 8002e66:	52d1      	strh	r1, [r2, r3]
		indx++;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<50; i++){
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3301      	adds	r3, #1
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b31      	cmp	r3, #49	@ 0x31
 8002e78:	ddf1      	ble.n	8002e5e <WS2812_Send+0xbe>
	}

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ea4 <WS2812_Send+0x104>)
 8002e80:	4809      	ldr	r0, [pc, #36]	@ (8002ea8 <WS2812_Send+0x108>)
 8002e82:	2100      	movs	r1, #0
 8002e84:	f005 faa2 	bl	80083cc <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8002e88:	46c0      	nop			@ (mov r8, r8)
 8002e8a:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <WS2812_Send+0x10c>)
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0fb      	beq.n	8002e8a <WS2812_Send+0xea>
	datasentflag = 0;
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <WS2812_Send+0x10c>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	701a      	strb	r2, [r3, #0]
}
 8002e98:	46c0      	nop			@ (mov r8, r8)
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b004      	add	sp, #16
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	2000002c 	.word	0x2000002c
 8002ea4:	20000054 	.word	0x20000054
 8002ea8:	20000454 	.word	0x20000454
 8002eac:	20000050 	.word	0x20000050

08002eb0 <rainbow_effect_right>:





uint8_t rainbow_effect_right(void) {
 8002eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
  float factor1, factor2;
  uint16_t ind;
  for(uint16_t j=0;j<MAX_LEDS;j++) {
 8002eb6:	230e      	movs	r3, #14
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	2200      	movs	r2, #0
 8002ebc:	801a      	strh	r2, [r3, #0]
 8002ebe:	e225      	b.n	800330c <rainbow_effect_right+0x45c>
    ind = 14 - (int16_t)(effStep - j * 1.75) % 14;
 8002ec0:	4bba      	ldr	r3, [pc, #744]	@ (80031ac <rainbow_effect_right+0x2fc>)
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f7ff fc69 	bl	800279c <__aeabi_i2d>
 8002eca:	0004      	movs	r4, r0
 8002ecc:	000d      	movs	r5, r1
 8002ece:	230e      	movs	r3, #14
 8002ed0:	18fb      	adds	r3, r7, r3
 8002ed2:	881b      	ldrh	r3, [r3, #0]
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f7ff fc61 	bl	800279c <__aeabi_i2d>
 8002eda:	2200      	movs	r2, #0
 8002edc:	4bb4      	ldr	r3, [pc, #720]	@ (80031b0 <rainbow_effect_right+0x300>)
 8002ede:	f7fe fd31 	bl	8001944 <__aeabi_dmul>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	000b      	movs	r3, r1
 8002ee6:	0020      	movs	r0, r4
 8002ee8:	0029      	movs	r1, r5
 8002eea:	f7ff f811 	bl	8001f10 <__aeabi_dsub>
 8002eee:	0002      	movs	r2, r0
 8002ef0:	000b      	movs	r3, r1
 8002ef2:	0010      	movs	r0, r2
 8002ef4:	0019      	movs	r1, r3
 8002ef6:	f7ff fc15 	bl	8002724 <__aeabi_d2iz>
 8002efa:	0003      	movs	r3, r0
 8002efc:	b21b      	sxth	r3, r3
 8002efe:	210e      	movs	r1, #14
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7fd fa6d 	bl	80003e0 <__aeabi_idivmod>
 8002f06:	000b      	movs	r3, r1
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	200c      	movs	r0, #12
 8002f0e:	183b      	adds	r3, r7, r0
 8002f10:	210e      	movs	r1, #14
 8002f12:	1a8a      	subs	r2, r1, r2
 8002f14:	801a      	strh	r2, [r3, #0]
    switch((int)((ind % 14) / 4.666666666666667)) {
 8002f16:	183b      	adds	r3, r7, r0
 8002f18:	881b      	ldrh	r3, [r3, #0]
 8002f1a:	210e      	movs	r1, #14
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7fd f975 	bl	800020c <__aeabi_uidivmod>
 8002f22:	000b      	movs	r3, r1
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	0018      	movs	r0, r3
 8002f28:	f7ff fc38 	bl	800279c <__aeabi_i2d>
 8002f2c:	4aa1      	ldr	r2, [pc, #644]	@ (80031b4 <rainbow_effect_right+0x304>)
 8002f2e:	4ba2      	ldr	r3, [pc, #648]	@ (80031b8 <rainbow_effect_right+0x308>)
 8002f30:	f7fe f9f0 	bl	8001314 <__aeabi_ddiv>
 8002f34:	0002      	movs	r2, r0
 8002f36:	000b      	movs	r3, r1
 8002f38:	0010      	movs	r0, r2
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	f7ff fbf2 	bl	8002724 <__aeabi_d2iz>
 8002f40:	0003      	movs	r3, r0
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d100      	bne.n	8002f48 <rainbow_effect_right+0x98>
 8002f46:	e13d      	b.n	80031c4 <rainbow_effect_right+0x314>
 8002f48:	dd00      	ble.n	8002f4c <rainbow_effect_right+0x9c>
 8002f4a:	e1d9      	b.n	8003300 <rainbow_effect_right+0x450>
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <rainbow_effect_right+0xa8>
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d100      	bne.n	8002f56 <rainbow_effect_right+0xa6>
 8002f54:	e08c      	b.n	8003070 <rainbow_effect_right+0x1c0>
 8002f56:	e1d3      	b.n	8003300 <rainbow_effect_right+0x450>
      case 0: factor1 = 1.0 - ((float)(ind % 14 - 0 * 4.666666666666667) / 4.666666666666667);
 8002f58:	240c      	movs	r4, #12
 8002f5a:	193b      	adds	r3, r7, r4
 8002f5c:	881b      	ldrh	r3, [r3, #0]
 8002f5e:	210e      	movs	r1, #14
 8002f60:	0018      	movs	r0, r3
 8002f62:	f7fd f953 	bl	800020c <__aeabi_uidivmod>
 8002f66:	000b      	movs	r3, r1
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	f7ff fc16 	bl	800279c <__aeabi_i2d>
 8002f70:	0002      	movs	r2, r0
 8002f72:	000b      	movs	r3, r1
 8002f74:	0010      	movs	r0, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	f7ff fc86 	bl	8002888 <__aeabi_d2f>
 8002f7c:	1c03      	adds	r3, r0, #0
 8002f7e:	1c18      	adds	r0, r3, #0
 8002f80:	f7ff fc3a 	bl	80027f8 <__aeabi_f2d>
 8002f84:	4a8b      	ldr	r2, [pc, #556]	@ (80031b4 <rainbow_effect_right+0x304>)
 8002f86:	4b8c      	ldr	r3, [pc, #560]	@ (80031b8 <rainbow_effect_right+0x308>)
 8002f88:	f7fe f9c4 	bl	8001314 <__aeabi_ddiv>
 8002f8c:	0002      	movs	r2, r0
 8002f8e:	000b      	movs	r3, r1
 8002f90:	2000      	movs	r0, #0
 8002f92:	498a      	ldr	r1, [pc, #552]	@ (80031bc <rainbow_effect_right+0x30c>)
 8002f94:	f7fe ffbc 	bl	8001f10 <__aeabi_dsub>
 8002f98:	0002      	movs	r2, r0
 8002f9a:	000b      	movs	r3, r1
 8002f9c:	0010      	movs	r0, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	f7ff fc72 	bl	8002888 <__aeabi_d2f>
 8002fa4:	1c03      	adds	r3, r0, #0
 8002fa6:	60bb      	str	r3, [r7, #8]
              factor2 = (float)((int)(ind - 0) % 14) / 4.666666666666667;
 8002fa8:	193b      	adds	r3, r7, r4
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	210e      	movs	r1, #14
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f7fd fa16 	bl	80003e0 <__aeabi_idivmod>
 8002fb4:	000b      	movs	r3, r1
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f7fe f916 	bl	80011e8 <__aeabi_i2f>
 8002fbc:	1c03      	adds	r3, r0, #0
 8002fbe:	1c18      	adds	r0, r3, #0
 8002fc0:	f7ff fc1a 	bl	80027f8 <__aeabi_f2d>
 8002fc4:	4a7b      	ldr	r2, [pc, #492]	@ (80031b4 <rainbow_effect_right+0x304>)
 8002fc6:	4b7c      	ldr	r3, [pc, #496]	@ (80031b8 <rainbow_effect_right+0x308>)
 8002fc8:	f7fe f9a4 	bl	8001314 <__aeabi_ddiv>
 8002fcc:	0002      	movs	r2, r0
 8002fce:	000b      	movs	r3, r1
 8002fd0:	0010      	movs	r0, r2
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	f7ff fc58 	bl	8002888 <__aeabi_d2f>
 8002fd8:	1c03      	adds	r3, r0, #0
 8002fda:	607b      	str	r3, [r7, #4]
              Set_LED(j, 0 * factor1 + 255 * factor2, 255 * factor1 + 0 * factor2, 255 * factor1 + 255 * factor2);
 8002fdc:	2100      	movs	r1, #0
 8002fde:	68b8      	ldr	r0, [r7, #8]
 8002fe0:	f7fd fd24 	bl	8000a2c <__aeabi_fmul>
 8002fe4:	1c03      	adds	r3, r0, #0
 8002fe6:	1c1c      	adds	r4, r3, #0
 8002fe8:	4975      	ldr	r1, [pc, #468]	@ (80031c0 <rainbow_effect_right+0x310>)
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7fd fd1e 	bl	8000a2c <__aeabi_fmul>
 8002ff0:	1c03      	adds	r3, r0, #0
 8002ff2:	1c19      	adds	r1, r3, #0
 8002ff4:	1c20      	adds	r0, r4, #0
 8002ff6:	f7fd fa11 	bl	800041c <__aeabi_fadd>
 8002ffa:	1c03      	adds	r3, r0, #0
 8002ffc:	1c18      	adds	r0, r3, #0
 8002ffe:	f7fd f9f5 	bl	80003ec <__aeabi_f2uiz>
 8003002:	0003      	movs	r3, r0
 8003004:	b2dc      	uxtb	r4, r3
 8003006:	496e      	ldr	r1, [pc, #440]	@ (80031c0 <rainbow_effect_right+0x310>)
 8003008:	68b8      	ldr	r0, [r7, #8]
 800300a:	f7fd fd0f 	bl	8000a2c <__aeabi_fmul>
 800300e:	1c03      	adds	r3, r0, #0
 8003010:	1c1d      	adds	r5, r3, #0
 8003012:	2100      	movs	r1, #0
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7fd fd09 	bl	8000a2c <__aeabi_fmul>
 800301a:	1c03      	adds	r3, r0, #0
 800301c:	1c19      	adds	r1, r3, #0
 800301e:	1c28      	adds	r0, r5, #0
 8003020:	f7fd f9fc 	bl	800041c <__aeabi_fadd>
 8003024:	1c03      	adds	r3, r0, #0
 8003026:	1c18      	adds	r0, r3, #0
 8003028:	f7fd f9e0 	bl	80003ec <__aeabi_f2uiz>
 800302c:	0003      	movs	r3, r0
 800302e:	b2dd      	uxtb	r5, r3
 8003030:	4963      	ldr	r1, [pc, #396]	@ (80031c0 <rainbow_effect_right+0x310>)
 8003032:	68b8      	ldr	r0, [r7, #8]
 8003034:	f7fd fcfa 	bl	8000a2c <__aeabi_fmul>
 8003038:	1c03      	adds	r3, r0, #0
 800303a:	1c1e      	adds	r6, r3, #0
 800303c:	4960      	ldr	r1, [pc, #384]	@ (80031c0 <rainbow_effect_right+0x310>)
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7fd fcf4 	bl	8000a2c <__aeabi_fmul>
 8003044:	1c03      	adds	r3, r0, #0
 8003046:	1c19      	adds	r1, r3, #0
 8003048:	1c30      	adds	r0, r6, #0
 800304a:	f7fd f9e7 	bl	800041c <__aeabi_fadd>
 800304e:	1c03      	adds	r3, r0, #0
 8003050:	1c18      	adds	r0, r3, #0
 8003052:	f7fd f9cb 	bl	80003ec <__aeabi_f2uiz>
 8003056:	0003      	movs	r3, r0
 8003058:	b2da      	uxtb	r2, r3
 800305a:	230e      	movs	r3, #14
 800305c:	18fb      	adds	r3, r7, r3
 800305e:	8818      	ldrh	r0, [r3, #0]
 8003060:	0013      	movs	r3, r2
 8003062:	002a      	movs	r2, r5
 8003064:	0021      	movs	r1, r4
 8003066:	f7ff fdb5 	bl	8002bd4 <Set_LED>
              WS2811_Send();
 800306a:	f7ff fdef 	bl	8002c4c <WS2811_Send>
              break;
 800306e:	e147      	b.n	8003300 <rainbow_effect_right+0x450>
      case 1: factor1 = 1.0 - ((float)(ind % 14 - 1 * 4.666666666666667) / 4.666666666666667);
 8003070:	240c      	movs	r4, #12
 8003072:	193b      	adds	r3, r7, r4
 8003074:	881b      	ldrh	r3, [r3, #0]
 8003076:	210e      	movs	r1, #14
 8003078:	0018      	movs	r0, r3
 800307a:	f7fd f8c7 	bl	800020c <__aeabi_uidivmod>
 800307e:	000b      	movs	r3, r1
 8003080:	b29b      	uxth	r3, r3
 8003082:	0018      	movs	r0, r3
 8003084:	f7ff fb8a 	bl	800279c <__aeabi_i2d>
 8003088:	4a4a      	ldr	r2, [pc, #296]	@ (80031b4 <rainbow_effect_right+0x304>)
 800308a:	4b4b      	ldr	r3, [pc, #300]	@ (80031b8 <rainbow_effect_right+0x308>)
 800308c:	f7fe ff40 	bl	8001f10 <__aeabi_dsub>
 8003090:	0002      	movs	r2, r0
 8003092:	000b      	movs	r3, r1
 8003094:	0010      	movs	r0, r2
 8003096:	0019      	movs	r1, r3
 8003098:	f7ff fbf6 	bl	8002888 <__aeabi_d2f>
 800309c:	1c03      	adds	r3, r0, #0
 800309e:	1c18      	adds	r0, r3, #0
 80030a0:	f7ff fbaa 	bl	80027f8 <__aeabi_f2d>
 80030a4:	4a43      	ldr	r2, [pc, #268]	@ (80031b4 <rainbow_effect_right+0x304>)
 80030a6:	4b44      	ldr	r3, [pc, #272]	@ (80031b8 <rainbow_effect_right+0x308>)
 80030a8:	f7fe f934 	bl	8001314 <__aeabi_ddiv>
 80030ac:	0002      	movs	r2, r0
 80030ae:	000b      	movs	r3, r1
 80030b0:	2000      	movs	r0, #0
 80030b2:	4942      	ldr	r1, [pc, #264]	@ (80031bc <rainbow_effect_right+0x30c>)
 80030b4:	f7fe ff2c 	bl	8001f10 <__aeabi_dsub>
 80030b8:	0002      	movs	r2, r0
 80030ba:	000b      	movs	r3, r1
 80030bc:	0010      	movs	r0, r2
 80030be:	0019      	movs	r1, r3
 80030c0:	f7ff fbe2 	bl	8002888 <__aeabi_d2f>
 80030c4:	1c03      	adds	r3, r0, #0
 80030c6:	60bb      	str	r3, [r7, #8]
              factor2 = (float)((int)(ind - 4.666666666666667) % 14) / 4.666666666666667;
 80030c8:	193b      	adds	r3, r7, r4
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fb65 	bl	800279c <__aeabi_i2d>
 80030d2:	4a38      	ldr	r2, [pc, #224]	@ (80031b4 <rainbow_effect_right+0x304>)
 80030d4:	4b38      	ldr	r3, [pc, #224]	@ (80031b8 <rainbow_effect_right+0x308>)
 80030d6:	f7fe ff1b 	bl	8001f10 <__aeabi_dsub>
 80030da:	0002      	movs	r2, r0
 80030dc:	000b      	movs	r3, r1
 80030de:	0010      	movs	r0, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	f7ff fb1f 	bl	8002724 <__aeabi_d2iz>
 80030e6:	0003      	movs	r3, r0
 80030e8:	210e      	movs	r1, #14
 80030ea:	0018      	movs	r0, r3
 80030ec:	f7fd f978 	bl	80003e0 <__aeabi_idivmod>
 80030f0:	000b      	movs	r3, r1
 80030f2:	0018      	movs	r0, r3
 80030f4:	f7fe f878 	bl	80011e8 <__aeabi_i2f>
 80030f8:	1c03      	adds	r3, r0, #0
 80030fa:	1c18      	adds	r0, r3, #0
 80030fc:	f7ff fb7c 	bl	80027f8 <__aeabi_f2d>
 8003100:	4a2c      	ldr	r2, [pc, #176]	@ (80031b4 <rainbow_effect_right+0x304>)
 8003102:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <rainbow_effect_right+0x308>)
 8003104:	f7fe f906 	bl	8001314 <__aeabi_ddiv>
 8003108:	0002      	movs	r2, r0
 800310a:	000b      	movs	r3, r1
 800310c:	0010      	movs	r0, r2
 800310e:	0019      	movs	r1, r3
 8003110:	f7ff fbba 	bl	8002888 <__aeabi_d2f>
 8003114:	1c03      	adds	r3, r0, #0
 8003116:	607b      	str	r3, [r7, #4]
              Set_LED(j, 255 * factor1 + 255 * factor2, 0 * factor1 + 255 * factor2, 255 * factor1 + 0 * factor2);
 8003118:	4929      	ldr	r1, [pc, #164]	@ (80031c0 <rainbow_effect_right+0x310>)
 800311a:	68b8      	ldr	r0, [r7, #8]
 800311c:	f7fd fc86 	bl	8000a2c <__aeabi_fmul>
 8003120:	1c03      	adds	r3, r0, #0
 8003122:	1c1c      	adds	r4, r3, #0
 8003124:	4926      	ldr	r1, [pc, #152]	@ (80031c0 <rainbow_effect_right+0x310>)
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7fd fc80 	bl	8000a2c <__aeabi_fmul>
 800312c:	1c03      	adds	r3, r0, #0
 800312e:	1c19      	adds	r1, r3, #0
 8003130:	1c20      	adds	r0, r4, #0
 8003132:	f7fd f973 	bl	800041c <__aeabi_fadd>
 8003136:	1c03      	adds	r3, r0, #0
 8003138:	1c18      	adds	r0, r3, #0
 800313a:	f7fd f957 	bl	80003ec <__aeabi_f2uiz>
 800313e:	0003      	movs	r3, r0
 8003140:	b2dc      	uxtb	r4, r3
 8003142:	2100      	movs	r1, #0
 8003144:	68b8      	ldr	r0, [r7, #8]
 8003146:	f7fd fc71 	bl	8000a2c <__aeabi_fmul>
 800314a:	1c03      	adds	r3, r0, #0
 800314c:	1c1d      	adds	r5, r3, #0
 800314e:	491c      	ldr	r1, [pc, #112]	@ (80031c0 <rainbow_effect_right+0x310>)
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7fd fc6b 	bl	8000a2c <__aeabi_fmul>
 8003156:	1c03      	adds	r3, r0, #0
 8003158:	1c19      	adds	r1, r3, #0
 800315a:	1c28      	adds	r0, r5, #0
 800315c:	f7fd f95e 	bl	800041c <__aeabi_fadd>
 8003160:	1c03      	adds	r3, r0, #0
 8003162:	1c18      	adds	r0, r3, #0
 8003164:	f7fd f942 	bl	80003ec <__aeabi_f2uiz>
 8003168:	0003      	movs	r3, r0
 800316a:	b2dd      	uxtb	r5, r3
 800316c:	4914      	ldr	r1, [pc, #80]	@ (80031c0 <rainbow_effect_right+0x310>)
 800316e:	68b8      	ldr	r0, [r7, #8]
 8003170:	f7fd fc5c 	bl	8000a2c <__aeabi_fmul>
 8003174:	1c03      	adds	r3, r0, #0
 8003176:	1c1e      	adds	r6, r3, #0
 8003178:	2100      	movs	r1, #0
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fd fc56 	bl	8000a2c <__aeabi_fmul>
 8003180:	1c03      	adds	r3, r0, #0
 8003182:	1c19      	adds	r1, r3, #0
 8003184:	1c30      	adds	r0, r6, #0
 8003186:	f7fd f949 	bl	800041c <__aeabi_fadd>
 800318a:	1c03      	adds	r3, r0, #0
 800318c:	1c18      	adds	r0, r3, #0
 800318e:	f7fd f92d 	bl	80003ec <__aeabi_f2uiz>
 8003192:	0003      	movs	r3, r0
 8003194:	b2da      	uxtb	r2, r3
 8003196:	230e      	movs	r3, #14
 8003198:	18fb      	adds	r3, r7, r3
 800319a:	8818      	ldrh	r0, [r3, #0]
 800319c:	0013      	movs	r3, r2
 800319e:	002a      	movs	r2, r5
 80031a0:	0021      	movs	r1, r4
 80031a2:	f7ff fd17 	bl	8002bd4 <Set_LED>
              WS2811_Send();
 80031a6:	f7ff fd51 	bl	8002c4c <WS2811_Send>
              break;
 80031aa:	e0a9      	b.n	8003300 <rainbow_effect_right+0x450>
 80031ac:	200003e4 	.word	0x200003e4
 80031b0:	3ffc0000 	.word	0x3ffc0000
 80031b4:	aaaaaaab 	.word	0xaaaaaaab
 80031b8:	4012aaaa 	.word	0x4012aaaa
 80031bc:	3ff00000 	.word	0x3ff00000
 80031c0:	437f0000 	.word	0x437f0000
      case 2: factor1 = 1.0 - ((float)(ind % 14 - 2 * 4.666666666666667) / 4.666666666666667);
 80031c4:	240c      	movs	r4, #12
 80031c6:	193b      	adds	r3, r7, r4
 80031c8:	881b      	ldrh	r3, [r3, #0]
 80031ca:	210e      	movs	r1, #14
 80031cc:	0018      	movs	r0, r3
 80031ce:	f7fd f81d 	bl	800020c <__aeabi_uidivmod>
 80031d2:	000b      	movs	r3, r1
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	0018      	movs	r0, r3
 80031d8:	f7ff fae0 	bl	800279c <__aeabi_i2d>
 80031dc:	4a58      	ldr	r2, [pc, #352]	@ (8003340 <rainbow_effect_right+0x490>)
 80031de:	4b59      	ldr	r3, [pc, #356]	@ (8003344 <rainbow_effect_right+0x494>)
 80031e0:	f7fe fe96 	bl	8001f10 <__aeabi_dsub>
 80031e4:	0002      	movs	r2, r0
 80031e6:	000b      	movs	r3, r1
 80031e8:	0010      	movs	r0, r2
 80031ea:	0019      	movs	r1, r3
 80031ec:	f7ff fb4c 	bl	8002888 <__aeabi_d2f>
 80031f0:	1c03      	adds	r3, r0, #0
 80031f2:	1c18      	adds	r0, r3, #0
 80031f4:	f7ff fb00 	bl	80027f8 <__aeabi_f2d>
 80031f8:	4a51      	ldr	r2, [pc, #324]	@ (8003340 <rainbow_effect_right+0x490>)
 80031fa:	4b53      	ldr	r3, [pc, #332]	@ (8003348 <rainbow_effect_right+0x498>)
 80031fc:	f7fe f88a 	bl	8001314 <__aeabi_ddiv>
 8003200:	0002      	movs	r2, r0
 8003202:	000b      	movs	r3, r1
 8003204:	2000      	movs	r0, #0
 8003206:	4951      	ldr	r1, [pc, #324]	@ (800334c <rainbow_effect_right+0x49c>)
 8003208:	f7fe fe82 	bl	8001f10 <__aeabi_dsub>
 800320c:	0002      	movs	r2, r0
 800320e:	000b      	movs	r3, r1
 8003210:	0010      	movs	r0, r2
 8003212:	0019      	movs	r1, r3
 8003214:	f7ff fb38 	bl	8002888 <__aeabi_d2f>
 8003218:	1c03      	adds	r3, r0, #0
 800321a:	60bb      	str	r3, [r7, #8]
              factor2 = (float)((int)(ind - 9.333333333333334) % 14) / 4.666666666666667;
 800321c:	193b      	adds	r3, r7, r4
 800321e:	881b      	ldrh	r3, [r3, #0]
 8003220:	0018      	movs	r0, r3
 8003222:	f7ff fabb 	bl	800279c <__aeabi_i2d>
 8003226:	4a46      	ldr	r2, [pc, #280]	@ (8003340 <rainbow_effect_right+0x490>)
 8003228:	4b46      	ldr	r3, [pc, #280]	@ (8003344 <rainbow_effect_right+0x494>)
 800322a:	f7fe fe71 	bl	8001f10 <__aeabi_dsub>
 800322e:	0002      	movs	r2, r0
 8003230:	000b      	movs	r3, r1
 8003232:	0010      	movs	r0, r2
 8003234:	0019      	movs	r1, r3
 8003236:	f7ff fa75 	bl	8002724 <__aeabi_d2iz>
 800323a:	0003      	movs	r3, r0
 800323c:	210e      	movs	r1, #14
 800323e:	0018      	movs	r0, r3
 8003240:	f7fd f8ce 	bl	80003e0 <__aeabi_idivmod>
 8003244:	000b      	movs	r3, r1
 8003246:	0018      	movs	r0, r3
 8003248:	f7fd ffce 	bl	80011e8 <__aeabi_i2f>
 800324c:	1c03      	adds	r3, r0, #0
 800324e:	1c18      	adds	r0, r3, #0
 8003250:	f7ff fad2 	bl	80027f8 <__aeabi_f2d>
 8003254:	4a3a      	ldr	r2, [pc, #232]	@ (8003340 <rainbow_effect_right+0x490>)
 8003256:	4b3c      	ldr	r3, [pc, #240]	@ (8003348 <rainbow_effect_right+0x498>)
 8003258:	f7fe f85c 	bl	8001314 <__aeabi_ddiv>
 800325c:	0002      	movs	r2, r0
 800325e:	000b      	movs	r3, r1
 8003260:	0010      	movs	r0, r2
 8003262:	0019      	movs	r1, r3
 8003264:	f7ff fb10 	bl	8002888 <__aeabi_d2f>
 8003268:	1c03      	adds	r3, r0, #0
 800326a:	607b      	str	r3, [r7, #4]
              Set_LED(j, 255 * factor1 + 0 * factor2, 255 * factor1 + 255 * factor2, 0 * factor1 + 255 * factor2);
 800326c:	4938      	ldr	r1, [pc, #224]	@ (8003350 <rainbow_effect_right+0x4a0>)
 800326e:	68b8      	ldr	r0, [r7, #8]
 8003270:	f7fd fbdc 	bl	8000a2c <__aeabi_fmul>
 8003274:	1c03      	adds	r3, r0, #0
 8003276:	1c1c      	adds	r4, r3, #0
 8003278:	2100      	movs	r1, #0
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fd fbd6 	bl	8000a2c <__aeabi_fmul>
 8003280:	1c03      	adds	r3, r0, #0
 8003282:	1c19      	adds	r1, r3, #0
 8003284:	1c20      	adds	r0, r4, #0
 8003286:	f7fd f8c9 	bl	800041c <__aeabi_fadd>
 800328a:	1c03      	adds	r3, r0, #0
 800328c:	1c18      	adds	r0, r3, #0
 800328e:	f7fd f8ad 	bl	80003ec <__aeabi_f2uiz>
 8003292:	0003      	movs	r3, r0
 8003294:	b2dc      	uxtb	r4, r3
 8003296:	492e      	ldr	r1, [pc, #184]	@ (8003350 <rainbow_effect_right+0x4a0>)
 8003298:	68b8      	ldr	r0, [r7, #8]
 800329a:	f7fd fbc7 	bl	8000a2c <__aeabi_fmul>
 800329e:	1c03      	adds	r3, r0, #0
 80032a0:	1c1d      	adds	r5, r3, #0
 80032a2:	492b      	ldr	r1, [pc, #172]	@ (8003350 <rainbow_effect_right+0x4a0>)
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7fd fbc1 	bl	8000a2c <__aeabi_fmul>
 80032aa:	1c03      	adds	r3, r0, #0
 80032ac:	1c19      	adds	r1, r3, #0
 80032ae:	1c28      	adds	r0, r5, #0
 80032b0:	f7fd f8b4 	bl	800041c <__aeabi_fadd>
 80032b4:	1c03      	adds	r3, r0, #0
 80032b6:	1c18      	adds	r0, r3, #0
 80032b8:	f7fd f898 	bl	80003ec <__aeabi_f2uiz>
 80032bc:	0003      	movs	r3, r0
 80032be:	b2dd      	uxtb	r5, r3
 80032c0:	2100      	movs	r1, #0
 80032c2:	68b8      	ldr	r0, [r7, #8]
 80032c4:	f7fd fbb2 	bl	8000a2c <__aeabi_fmul>
 80032c8:	1c03      	adds	r3, r0, #0
 80032ca:	1c1e      	adds	r6, r3, #0
 80032cc:	4920      	ldr	r1, [pc, #128]	@ (8003350 <rainbow_effect_right+0x4a0>)
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7fd fbac 	bl	8000a2c <__aeabi_fmul>
 80032d4:	1c03      	adds	r3, r0, #0
 80032d6:	1c19      	adds	r1, r3, #0
 80032d8:	1c30      	adds	r0, r6, #0
 80032da:	f7fd f89f 	bl	800041c <__aeabi_fadd>
 80032de:	1c03      	adds	r3, r0, #0
 80032e0:	1c18      	adds	r0, r3, #0
 80032e2:	f7fd f883 	bl	80003ec <__aeabi_f2uiz>
 80032e6:	0003      	movs	r3, r0
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	230e      	movs	r3, #14
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	8818      	ldrh	r0, [r3, #0]
 80032f0:	0013      	movs	r3, r2
 80032f2:	002a      	movs	r2, r5
 80032f4:	0021      	movs	r1, r4
 80032f6:	f7ff fc6d 	bl	8002bd4 <Set_LED>
              WS2811_Send();
 80032fa:	f7ff fca7 	bl	8002c4c <WS2811_Send>
              break;
 80032fe:	46c0      	nop			@ (mov r8, r8)
  for(uint16_t j=0;j<MAX_LEDS;j++) {
 8003300:	210e      	movs	r1, #14
 8003302:	187b      	adds	r3, r7, r1
 8003304:	881a      	ldrh	r2, [r3, #0]
 8003306:	187b      	adds	r3, r7, r1
 8003308:	3201      	adds	r2, #1
 800330a:	801a      	strh	r2, [r3, #0]
 800330c:	230e      	movs	r3, #14
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	881b      	ldrh	r3, [r3, #0]
 8003312:	2b08      	cmp	r3, #8
 8003314:	d800      	bhi.n	8003318 <rainbow_effect_right+0x468>
 8003316:	e5d3      	b.n	8002ec0 <rainbow_effect_right+0x10>
    }
  }
  if(effStep >= 14) {effStep = 0; return 0x03; }
 8003318:	4b0e      	ldr	r3, [pc, #56]	@ (8003354 <rainbow_effect_right+0x4a4>)
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	2b0d      	cmp	r3, #13
 800331e:	d904      	bls.n	800332a <rainbow_effect_right+0x47a>
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <rainbow_effect_right+0x4a4>)
 8003322:	2200      	movs	r2, #0
 8003324:	801a      	strh	r2, [r3, #0]
 8003326:	2303      	movs	r3, #3
 8003328:	e006      	b.n	8003338 <rainbow_effect_right+0x488>
  else effStep++;
 800332a:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <rainbow_effect_right+0x4a4>)
 800332c:	881b      	ldrh	r3, [r3, #0]
 800332e:	3301      	adds	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	4b08      	ldr	r3, [pc, #32]	@ (8003354 <rainbow_effect_right+0x4a4>)
 8003334:	801a      	strh	r2, [r3, #0]
  return 0x01;
 8003336:	2301      	movs	r3, #1
}
 8003338:	0018      	movs	r0, r3
 800333a:	46bd      	mov	sp, r7
 800333c:	b005      	add	sp, #20
 800333e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003340:	aaaaaaab 	.word	0xaaaaaaab
 8003344:	4022aaaa 	.word	0x4022aaaa
 8003348:	4012aaaa 	.word	0x4012aaaa
 800334c:	3ff00000 	.word	0x3ff00000
 8003350:	437f0000 	.word	0x437f0000
 8003354:	200003e4 	.word	0x200003e4

08003358 <Respirar>:

//for(uint8_t i=5;i>=0;i--); aqui cuando compara 0>=0 todo bien y luego decrementa a 255, 255>=0(TRUE) y nunca sale del for:5 4 3 2 1 0 255 254 253... 5 4 3 2 1 0 255 254.......
//for(int8_t  i=5;i>=0;i--); aqui si hace todo bien y devuelve 5 4 3 2 1 0 (128)
//for(int16_t  i=5;i>=0;i--); necesitamos hasta 255 por eso int16_t (32768 )

void Respirar(uint8_t veces, uint8_t tiempo, uint8_t r, uint8_t g, uint8_t b) {
 8003358:	b5b0      	push	{r4, r5, r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	0005      	movs	r5, r0
 8003360:	000c      	movs	r4, r1
 8003362:	0010      	movs	r0, r2
 8003364:	0019      	movs	r1, r3
 8003366:	1dfb      	adds	r3, r7, #7
 8003368:	1c2a      	adds	r2, r5, #0
 800336a:	701a      	strb	r2, [r3, #0]
 800336c:	1dbb      	adds	r3, r7, #6
 800336e:	1c22      	adds	r2, r4, #0
 8003370:	701a      	strb	r2, [r3, #0]
 8003372:	1d7b      	adds	r3, r7, #5
 8003374:	1c02      	adds	r2, r0, #0
 8003376:	701a      	strb	r2, [r3, #0]
 8003378:	1d3b      	adds	r3, r7, #4
 800337a:	1c0a      	adds	r2, r1, #0
 800337c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=veces; i++){
 800337e:	2317      	movs	r3, #23
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	e20f      	b.n	80037a8 <Respirar+0x450>
		for(int16_t brillo = BRILLO_MIN; brillo >= BRILLO_MAX; brillo--) { // De mayor a menor brillo
 8003388:	2314      	movs	r3, #20
 800338a:	18fb      	adds	r3, r7, r3
 800338c:	22ff      	movs	r2, #255	@ 0xff
 800338e:	801a      	strh	r2, [r3, #0]
 8003390:	e0f4      	b.n	800357c <Respirar+0x224>
			for(uint8_t i = 0; i < MAX_LEDS; i++) {
 8003392:	2313      	movs	r3, #19
 8003394:	18fb      	adds	r3, r7, r3
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
 800339a:	e0c4      	b.n	8003526 <Respirar+0x1ce>

				if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MIN ){//ROJO
 800339c:	1d7b      	adds	r3, r7, #5
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d115      	bne.n	80033d0 <Respirar+0x78>
 80033a4:	1d3b      	adds	r3, r7, #4
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2bff      	cmp	r3, #255	@ 0xff
 80033aa:	d111      	bne.n	80033d0 <Respirar+0x78>
 80033ac:	2328      	movs	r3, #40	@ 0x28
 80033ae:	18fb      	adds	r3, r7, r3
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2bff      	cmp	r3, #255	@ 0xff
 80033b4:	d10c      	bne.n	80033d0 <Respirar+0x78>
					Set_LED(i,brillo,BRILLO_OFF,BRILLO_OFF);
 80033b6:	2313      	movs	r3, #19
 80033b8:	18fb      	adds	r3, r7, r3
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	b298      	uxth	r0, r3
 80033be:	2314      	movs	r3, #20
 80033c0:	18fb      	adds	r3, r7, r3
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	b2d9      	uxtb	r1, r3
 80033c6:	23ff      	movs	r3, #255	@ 0xff
 80033c8:	22ff      	movs	r2, #255	@ 0xff
 80033ca:	f7ff fc03 	bl	8002bd4 <Set_LED>
 80033ce:	e0a4      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MIN ){//VERDE
 80033d0:	1d7b      	adds	r3, r7, #5
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2bff      	cmp	r3, #255	@ 0xff
 80033d6:	d115      	bne.n	8003404 <Respirar+0xac>
 80033d8:	1d3b      	adds	r3, r7, #4
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d111      	bne.n	8003404 <Respirar+0xac>
 80033e0:	2328      	movs	r3, #40	@ 0x28
 80033e2:	18fb      	adds	r3, r7, r3
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2bff      	cmp	r3, #255	@ 0xff
 80033e8:	d10c      	bne.n	8003404 <Respirar+0xac>
					Set_LED(i,BRILLO_OFF,brillo,BRILLO_OFF);
 80033ea:	2313      	movs	r3, #19
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	b298      	uxth	r0, r3
 80033f2:	2314      	movs	r3, #20
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	b2da      	uxtb	r2, r3
 80033fa:	23ff      	movs	r3, #255	@ 0xff
 80033fc:	21ff      	movs	r1, #255	@ 0xff
 80033fe:	f7ff fbe9 	bl	8002bd4 <Set_LED>
 8003402:	e08a      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MIN && g==BRILLO_MIN && b==BRILLO_MAX ){//AZUL
 8003404:	1d7b      	adds	r3, r7, #5
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	2bff      	cmp	r3, #255	@ 0xff
 800340a:	d115      	bne.n	8003438 <Respirar+0xe0>
 800340c:	1d3b      	adds	r3, r7, #4
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	2bff      	cmp	r3, #255	@ 0xff
 8003412:	d111      	bne.n	8003438 <Respirar+0xe0>
 8003414:	2328      	movs	r3, #40	@ 0x28
 8003416:	18fb      	adds	r3, r7, r3
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10c      	bne.n	8003438 <Respirar+0xe0>
					Set_LED(i,BRILLO_OFF,BRILLO_OFF,brillo);
 800341e:	2313      	movs	r3, #19
 8003420:	18fb      	adds	r3, r7, r3
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	b298      	uxth	r0, r3
 8003426:	2314      	movs	r3, #20
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	881b      	ldrh	r3, [r3, #0]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	22ff      	movs	r2, #255	@ 0xff
 8003430:	21ff      	movs	r1, #255	@ 0xff
 8003432:	f7ff fbcf 	bl	8002bd4 <Set_LED>
 8003436:	e070      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MAX ){//VIOLETA
 8003438:	1d7b      	adds	r3, r7, #5
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d117      	bne.n	8003470 <Respirar+0x118>
 8003440:	1d3b      	adds	r3, r7, #4
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2bff      	cmp	r3, #255	@ 0xff
 8003446:	d113      	bne.n	8003470 <Respirar+0x118>
 8003448:	2328      	movs	r3, #40	@ 0x28
 800344a:	18fb      	adds	r3, r7, r3
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d10e      	bne.n	8003470 <Respirar+0x118>
					Set_LED(i,brillo,BRILLO_OFF,brillo);
 8003452:	2313      	movs	r3, #19
 8003454:	18fb      	adds	r3, r7, r3
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	b298      	uxth	r0, r3
 800345a:	2214      	movs	r2, #20
 800345c:	18bb      	adds	r3, r7, r2
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	b2d9      	uxtb	r1, r3
 8003462:	18bb      	adds	r3, r7, r2
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	22ff      	movs	r2, #255	@ 0xff
 800346a:	f7ff fbb3 	bl	8002bd4 <Set_LED>
 800346e:	e054      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MAX && g==BRILLO_MAX && b==BRILLO_MIN ){//AMARILLO
 8003470:	1d7b      	adds	r3, r7, #5
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d117      	bne.n	80034a8 <Respirar+0x150>
 8003478:	1d3b      	adds	r3, r7, #4
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d113      	bne.n	80034a8 <Respirar+0x150>
 8003480:	2328      	movs	r3, #40	@ 0x28
 8003482:	18fb      	adds	r3, r7, r3
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2bff      	cmp	r3, #255	@ 0xff
 8003488:	d10e      	bne.n	80034a8 <Respirar+0x150>
					Set_LED(i,brillo,brillo,BRILLO_OFF);
 800348a:	2313      	movs	r3, #19
 800348c:	18fb      	adds	r3, r7, r3
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	b298      	uxth	r0, r3
 8003492:	2214      	movs	r2, #20
 8003494:	18bb      	adds	r3, r7, r2
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	b2d9      	uxtb	r1, r3
 800349a:	18bb      	adds	r3, r7, r2
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	23ff      	movs	r3, #255	@ 0xff
 80034a2:	f7ff fb97 	bl	8002bd4 <Set_LED>
 80034a6:	e038      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MAX ){//CELESTE
 80034a8:	1d7b      	adds	r3, r7, #5
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2bff      	cmp	r3, #255	@ 0xff
 80034ae:	d117      	bne.n	80034e0 <Respirar+0x188>
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d113      	bne.n	80034e0 <Respirar+0x188>
 80034b8:	2328      	movs	r3, #40	@ 0x28
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10e      	bne.n	80034e0 <Respirar+0x188>
					Set_LED(i,BRILLO_OFF,brillo,brillo);
 80034c2:	2313      	movs	r3, #19
 80034c4:	18fb      	adds	r3, r7, r3
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	b298      	uxth	r0, r3
 80034ca:	2114      	movs	r1, #20
 80034cc:	187b      	adds	r3, r7, r1
 80034ce:	881b      	ldrh	r3, [r3, #0]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	187b      	adds	r3, r7, r1
 80034d4:	881b      	ldrh	r3, [r3, #0]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	21ff      	movs	r1, #255	@ 0xff
 80034da:	f7ff fb7b 	bl	8002bd4 <Set_LED>
 80034de:	e01c      	b.n	800351a <Respirar+0x1c2>
				}else if(r==BRILLO_MAX && g==BRILLO_MAX && b==BRILLO_MAX ){//BLANCO
 80034e0:	1d7b      	adds	r3, r7, #5
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d118      	bne.n	800351a <Respirar+0x1c2>
 80034e8:	1d3b      	adds	r3, r7, #4
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d114      	bne.n	800351a <Respirar+0x1c2>
 80034f0:	2328      	movs	r3, #40	@ 0x28
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10f      	bne.n	800351a <Respirar+0x1c2>
					Set_LED(i,brillo,brillo,brillo);
 80034fa:	2313      	movs	r3, #19
 80034fc:	18fb      	adds	r3, r7, r3
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	b298      	uxth	r0, r3
 8003502:	2414      	movs	r4, #20
 8003504:	193b      	adds	r3, r7, r4
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	b2d9      	uxtb	r1, r3
 800350a:	193b      	adds	r3, r7, r4
 800350c:	881b      	ldrh	r3, [r3, #0]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	193b      	adds	r3, r7, r4
 8003512:	881b      	ldrh	r3, [r3, #0]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	f7ff fb5d 	bl	8002bd4 <Set_LED>
			for(uint8_t i = 0; i < MAX_LEDS; i++) {
 800351a:	2113      	movs	r1, #19
 800351c:	187b      	adds	r3, r7, r1
 800351e:	781a      	ldrb	r2, [r3, #0]
 8003520:	187b      	adds	r3, r7, r1
 8003522:	3201      	adds	r2, #1
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	2313      	movs	r3, #19
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	2b08      	cmp	r3, #8
 800352e:	d800      	bhi.n	8003532 <Respirar+0x1da>
 8003530:	e734      	b.n	800339c <Respirar+0x44>
				}
			}
			WS2811_Send();
 8003532:	f7ff fb8b 	bl	8002c4c <WS2811_Send>
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value()*5);
 8003536:	1dbb      	adds	r3, r7, #6
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	0018      	movs	r0, r3
 800353c:	f7fd fe54 	bl	80011e8 <__aeabi_i2f>
 8003540:	1c04      	adds	r4, r0, #0
 8003542:	f002 fbbf 	bl	8005cc4 <Refresh_ADC_Value>
 8003546:	1c03      	adds	r3, r0, #0
 8003548:	1c19      	adds	r1, r3, #0
 800354a:	1c20      	adds	r0, r4, #0
 800354c:	f7fd fa6e 	bl	8000a2c <__aeabi_fmul>
 8003550:	1c03      	adds	r3, r0, #0
 8003552:	499c      	ldr	r1, [pc, #624]	@ (80037c4 <Respirar+0x46c>)
 8003554:	1c18      	adds	r0, r3, #0
 8003556:	f7fd fa69 	bl	8000a2c <__aeabi_fmul>
 800355a:	1c03      	adds	r3, r0, #0
 800355c:	1c18      	adds	r0, r3, #0
 800355e:	f7fc ff45 	bl	80003ec <__aeabi_f2uiz>
 8003562:	0003      	movs	r3, r0
 8003564:	0018      	movs	r0, r3
 8003566:	f002 fdc1 	bl	80060ec <HAL_Delay>
		for(int16_t brillo = BRILLO_MIN; brillo >= BRILLO_MAX; brillo--) { // De mayor a menor brillo
 800356a:	2114      	movs	r1, #20
 800356c:	187b      	adds	r3, r7, r1
 800356e:	2200      	movs	r2, #0
 8003570:	5e9b      	ldrsh	r3, [r3, r2]
 8003572:	b29b      	uxth	r3, r3
 8003574:	3b01      	subs	r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	187b      	adds	r3, r7, r1
 800357a:	801a      	strh	r2, [r3, #0]
 800357c:	2314      	movs	r3, #20
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	2200      	movs	r2, #0
 8003582:	5e9b      	ldrsh	r3, [r3, r2]
 8003584:	2b00      	cmp	r3, #0
 8003586:	db00      	blt.n	800358a <Respirar+0x232>
 8003588:	e703      	b.n	8003392 <Respirar+0x3a>
		}
		HAL_Delay(900);
 800358a:	23e1      	movs	r3, #225	@ 0xe1
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	0018      	movs	r0, r3
 8003590:	f002 fdac 	bl	80060ec <HAL_Delay>

		for(int16_t brillo = BRILLO_MAX; brillo <= BRILLO_MIN; brillo++) { // De menor a mayor brillo
 8003594:	2310      	movs	r3, #16
 8003596:	18fb      	adds	r3, r7, r3
 8003598:	2200      	movs	r2, #0
 800359a:	801a      	strh	r2, [r3, #0]
 800359c:	e0f4      	b.n	8003788 <Respirar+0x430>
			for(uint8_t i = 0; i < MAX_LEDS; i++) {
 800359e:	230f      	movs	r3, #15
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
 80035a6:	e0c4      	b.n	8003732 <Respirar+0x3da>
				// Usar los parmetros de color para cada LED
				//Set_LED(i, r * brillo / 255, g * brillo / 255, b * brillo / 255);
				//Set_LED(i, r * (255 - brillo) / 255, g * (255 - brillo) / 255, b * (255 - brillo) / 255);
				if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MIN ){//ROJO
 80035a8:	1d7b      	adds	r3, r7, #5
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d115      	bne.n	80035dc <Respirar+0x284>
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2bff      	cmp	r3, #255	@ 0xff
 80035b6:	d111      	bne.n	80035dc <Respirar+0x284>
 80035b8:	2328      	movs	r3, #40	@ 0x28
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	2bff      	cmp	r3, #255	@ 0xff
 80035c0:	d10c      	bne.n	80035dc <Respirar+0x284>
					Set_LED(i,brillo,BRILLO_OFF,BRILLO_OFF);
 80035c2:	230f      	movs	r3, #15
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	b298      	uxth	r0, r3
 80035ca:	2310      	movs	r3, #16
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	b2d9      	uxtb	r1, r3
 80035d2:	23ff      	movs	r3, #255	@ 0xff
 80035d4:	22ff      	movs	r2, #255	@ 0xff
 80035d6:	f7ff fafd 	bl	8002bd4 <Set_LED>
 80035da:	e0a4      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MIN ){//VERDE
 80035dc:	1d7b      	adds	r3, r7, #5
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2bff      	cmp	r3, #255	@ 0xff
 80035e2:	d115      	bne.n	8003610 <Respirar+0x2b8>
 80035e4:	1d3b      	adds	r3, r7, #4
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d111      	bne.n	8003610 <Respirar+0x2b8>
 80035ec:	2328      	movs	r3, #40	@ 0x28
 80035ee:	18fb      	adds	r3, r7, r3
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2bff      	cmp	r3, #255	@ 0xff
 80035f4:	d10c      	bne.n	8003610 <Respirar+0x2b8>
					Set_LED(i,BRILLO_OFF,brillo,BRILLO_OFF);
 80035f6:	230f      	movs	r3, #15
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	b298      	uxth	r0, r3
 80035fe:	2310      	movs	r3, #16
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	23ff      	movs	r3, #255	@ 0xff
 8003608:	21ff      	movs	r1, #255	@ 0xff
 800360a:	f7ff fae3 	bl	8002bd4 <Set_LED>
 800360e:	e08a      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MIN && g==BRILLO_MIN && b==BRILLO_MAX ){//AZUL
 8003610:	1d7b      	adds	r3, r7, #5
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2bff      	cmp	r3, #255	@ 0xff
 8003616:	d115      	bne.n	8003644 <Respirar+0x2ec>
 8003618:	1d3b      	adds	r3, r7, #4
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	2bff      	cmp	r3, #255	@ 0xff
 800361e:	d111      	bne.n	8003644 <Respirar+0x2ec>
 8003620:	2328      	movs	r3, #40	@ 0x28
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10c      	bne.n	8003644 <Respirar+0x2ec>
					Set_LED(i,BRILLO_OFF,BRILLO_OFF,brillo);
 800362a:	230f      	movs	r3, #15
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b298      	uxth	r0, r3
 8003632:	2310      	movs	r3, #16
 8003634:	18fb      	adds	r3, r7, r3
 8003636:	881b      	ldrh	r3, [r3, #0]
 8003638:	b2db      	uxtb	r3, r3
 800363a:	22ff      	movs	r2, #255	@ 0xff
 800363c:	21ff      	movs	r1, #255	@ 0xff
 800363e:	f7ff fac9 	bl	8002bd4 <Set_LED>
 8003642:	e070      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MAX ){//MAGENTA
 8003644:	1d7b      	adds	r3, r7, #5
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d117      	bne.n	800367c <Respirar+0x324>
 800364c:	1d3b      	adds	r3, r7, #4
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2bff      	cmp	r3, #255	@ 0xff
 8003652:	d113      	bne.n	800367c <Respirar+0x324>
 8003654:	2328      	movs	r3, #40	@ 0x28
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10e      	bne.n	800367c <Respirar+0x324>
					Set_LED(i,brillo,BRILLO_OFF,brillo);
 800365e:	230f      	movs	r3, #15
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	b298      	uxth	r0, r3
 8003666:	2210      	movs	r2, #16
 8003668:	18bb      	adds	r3, r7, r2
 800366a:	881b      	ldrh	r3, [r3, #0]
 800366c:	b2d9      	uxtb	r1, r3
 800366e:	18bb      	adds	r3, r7, r2
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	b2db      	uxtb	r3, r3
 8003674:	22ff      	movs	r2, #255	@ 0xff
 8003676:	f7ff faad 	bl	8002bd4 <Set_LED>
 800367a:	e054      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MAX && g==BRILLO_MAX && b==BRILLO_MIN ){//AMARILLO
 800367c:	1d7b      	adds	r3, r7, #5
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d117      	bne.n	80036b4 <Respirar+0x35c>
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d113      	bne.n	80036b4 <Respirar+0x35c>
 800368c:	2328      	movs	r3, #40	@ 0x28
 800368e:	18fb      	adds	r3, r7, r3
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2bff      	cmp	r3, #255	@ 0xff
 8003694:	d10e      	bne.n	80036b4 <Respirar+0x35c>
					Set_LED(i,brillo,brillo,BRILLO_OFF);
 8003696:	230f      	movs	r3, #15
 8003698:	18fb      	adds	r3, r7, r3
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b298      	uxth	r0, r3
 800369e:	2210      	movs	r2, #16
 80036a0:	18bb      	adds	r3, r7, r2
 80036a2:	881b      	ldrh	r3, [r3, #0]
 80036a4:	b2d9      	uxtb	r1, r3
 80036a6:	18bb      	adds	r3, r7, r2
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	b2da      	uxtb	r2, r3
 80036ac:	23ff      	movs	r3, #255	@ 0xff
 80036ae:	f7ff fa91 	bl	8002bd4 <Set_LED>
 80036b2:	e038      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MAX ){//CIAN
 80036b4:	1d7b      	adds	r3, r7, #5
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2bff      	cmp	r3, #255	@ 0xff
 80036ba:	d117      	bne.n	80036ec <Respirar+0x394>
 80036bc:	1d3b      	adds	r3, r7, #4
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d113      	bne.n	80036ec <Respirar+0x394>
 80036c4:	2328      	movs	r3, #40	@ 0x28
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10e      	bne.n	80036ec <Respirar+0x394>
					Set_LED(i,BRILLO_OFF,brillo,brillo);
 80036ce:	230f      	movs	r3, #15
 80036d0:	18fb      	adds	r3, r7, r3
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	b298      	uxth	r0, r3
 80036d6:	2110      	movs	r1, #16
 80036d8:	187b      	adds	r3, r7, r1
 80036da:	881b      	ldrh	r3, [r3, #0]
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	187b      	adds	r3, r7, r1
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	21ff      	movs	r1, #255	@ 0xff
 80036e6:	f7ff fa75 	bl	8002bd4 <Set_LED>
 80036ea:	e01c      	b.n	8003726 <Respirar+0x3ce>
				}else if(r==BRILLO_MAX && g==BRILLO_MAX && b==BRILLO_MAX ){//BLANCO
 80036ec:	1d7b      	adds	r3, r7, #5
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d118      	bne.n	8003726 <Respirar+0x3ce>
 80036f4:	1d3b      	adds	r3, r7, #4
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d114      	bne.n	8003726 <Respirar+0x3ce>
 80036fc:	2328      	movs	r3, #40	@ 0x28
 80036fe:	18fb      	adds	r3, r7, r3
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10f      	bne.n	8003726 <Respirar+0x3ce>
					Set_LED(i,brillo,brillo,brillo);
 8003706:	230f      	movs	r3, #15
 8003708:	18fb      	adds	r3, r7, r3
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	b298      	uxth	r0, r3
 800370e:	2410      	movs	r4, #16
 8003710:	193b      	adds	r3, r7, r4
 8003712:	881b      	ldrh	r3, [r3, #0]
 8003714:	b2d9      	uxtb	r1, r3
 8003716:	193b      	adds	r3, r7, r4
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	b2da      	uxtb	r2, r3
 800371c:	193b      	adds	r3, r7, r4
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	f7ff fa57 	bl	8002bd4 <Set_LED>
			for(uint8_t i = 0; i < MAX_LEDS; i++) {
 8003726:	210f      	movs	r1, #15
 8003728:	187b      	adds	r3, r7, r1
 800372a:	781a      	ldrb	r2, [r3, #0]
 800372c:	187b      	adds	r3, r7, r1
 800372e:	3201      	adds	r2, #1
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	230f      	movs	r3, #15
 8003734:	18fb      	adds	r3, r7, r3
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b08      	cmp	r3, #8
 800373a:	d800      	bhi.n	800373e <Respirar+0x3e6>
 800373c:	e734      	b.n	80035a8 <Respirar+0x250>
				}
			}
			WS2811_Send();
 800373e:	f7ff fa85 	bl	8002c4c <WS2811_Send>
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value()*5);
 8003742:	1dbb      	adds	r3, r7, #6
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	0018      	movs	r0, r3
 8003748:	f7fd fd4e 	bl	80011e8 <__aeabi_i2f>
 800374c:	1c04      	adds	r4, r0, #0
 800374e:	f002 fab9 	bl	8005cc4 <Refresh_ADC_Value>
 8003752:	1c03      	adds	r3, r0, #0
 8003754:	1c19      	adds	r1, r3, #0
 8003756:	1c20      	adds	r0, r4, #0
 8003758:	f7fd f968 	bl	8000a2c <__aeabi_fmul>
 800375c:	1c03      	adds	r3, r0, #0
 800375e:	4919      	ldr	r1, [pc, #100]	@ (80037c4 <Respirar+0x46c>)
 8003760:	1c18      	adds	r0, r3, #0
 8003762:	f7fd f963 	bl	8000a2c <__aeabi_fmul>
 8003766:	1c03      	adds	r3, r0, #0
 8003768:	1c18      	adds	r0, r3, #0
 800376a:	f7fc fe3f 	bl	80003ec <__aeabi_f2uiz>
 800376e:	0003      	movs	r3, r0
 8003770:	0018      	movs	r0, r3
 8003772:	f002 fcbb 	bl	80060ec <HAL_Delay>
		for(int16_t brillo = BRILLO_MAX; brillo <= BRILLO_MIN; brillo++) { // De menor a mayor brillo
 8003776:	2110      	movs	r1, #16
 8003778:	187b      	adds	r3, r7, r1
 800377a:	2200      	movs	r2, #0
 800377c:	5e9b      	ldrsh	r3, [r3, r2]
 800377e:	b29b      	uxth	r3, r3
 8003780:	3301      	adds	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	187b      	adds	r3, r7, r1
 8003786:	801a      	strh	r2, [r3, #0]
 8003788:	2310      	movs	r3, #16
 800378a:	18fb      	adds	r3, r7, r3
 800378c:	2200      	movs	r2, #0
 800378e:	5e9b      	ldrsh	r3, [r3, r2]
 8003790:	2bff      	cmp	r3, #255	@ 0xff
 8003792:	dc00      	bgt.n	8003796 <Respirar+0x43e>
 8003794:	e703      	b.n	800359e <Respirar+0x246>
		}
		HAL_Delay(100);
 8003796:	2064      	movs	r0, #100	@ 0x64
 8003798:	f002 fca8 	bl	80060ec <HAL_Delay>
	for(uint8_t i=1; i<=veces; i++){
 800379c:	2117      	movs	r1, #23
 800379e:	187b      	adds	r3, r7, r1
 80037a0:	781a      	ldrb	r2, [r3, #0]
 80037a2:	187b      	adds	r3, r7, r1
 80037a4:	3201      	adds	r2, #1
 80037a6:	701a      	strb	r2, [r3, #0]
 80037a8:	2317      	movs	r3, #23
 80037aa:	18fa      	adds	r2, r7, r3
 80037ac:	1dfb      	adds	r3, r7, #7
 80037ae:	7812      	ldrb	r2, [r2, #0]
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d800      	bhi.n	80037b8 <Respirar+0x460>
 80037b6:	e5e7      	b.n	8003388 <Respirar+0x30>
	}
}
 80037b8:	46c0      	nop			@ (mov r8, r8)
 80037ba:	46c0      	nop			@ (mov r8, r8)
 80037bc:	46bd      	mov	sp, r7
 80037be:	b006      	add	sp, #24
 80037c0:	bdb0      	pop	{r4, r5, r7, pc}
 80037c2:	46c0      	nop			@ (mov r8, r8)
 80037c4:	40a00000 	.word	0x40a00000

080037c8 <VolumenCerrarColores>:
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
	}
}

void VolumenCerrarColores(uint8_t veces, uint16_t tiempo2){
 80037c8:	b5b0      	push	{r4, r5, r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	0002      	movs	r2, r0
 80037d0:	1dfb      	adds	r3, r7, #7
 80037d2:	701a      	strb	r2, [r3, #0]
 80037d4:	1d3b      	adds	r3, r7, #4
 80037d6:	1c0a      	adds	r2, r1, #0
 80037d8:	801a      	strh	r2, [r3, #0]
	static uint8_t tiempo;
	if(MAX_LEDS >= 1 && MAX_LEDS <=10){       tiempo=25;
 80037da:	4be4      	ldr	r3, [pc, #912]	@ (8003b6c <VolumenCerrarColores+0x3a4>)
 80037dc:	2219      	movs	r2, #25
 80037de:	701a      	strb	r2, [r3, #0]
	}else if(MAX_LEDS >= 11 && MAX_LEDS <=14){tiempo=15;
	}else if(MAX_LEDS >= 15 && MAX_LEDS <=20){tiempo=5;
	}

	for(uint8_t v=0;v<veces;v++){
 80037e0:	230f      	movs	r3, #15
 80037e2:	18fb      	adds	r3, r7, r3
 80037e4:	2200      	movs	r2, #0
 80037e6:	701a      	strb	r2, [r3, #0]
 80037e8:	e21a      	b.n	8003c20 <VolumenCerrarColores+0x458>
		uint8_t l;
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 80037ea:	230e      	movs	r3, #14
 80037ec:	18fb      	adds	r3, r7, r3
 80037ee:	2209      	movs	r2, #9
 80037f0:	701a      	strb	r2, [r3, #0]
 80037f2:	e1f4      	b.n	8003bde <VolumenCerrarColores+0x416>
			l=i;
 80037f4:	250b      	movs	r5, #11
 80037f6:	197b      	adds	r3, r7, r5
 80037f8:	220e      	movs	r2, #14
 80037fa:	18ba      	adds	r2, r7, r2
 80037fc:	7812      	ldrb	r2, [r2, #0]
 80037fe:	701a      	strb	r2, [r3, #0]
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value());
 8003800:	4bda      	ldr	r3, [pc, #872]	@ (8003b6c <VolumenCerrarColores+0x3a4>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	0018      	movs	r0, r3
 8003806:	f7fd fcef 	bl	80011e8 <__aeabi_i2f>
 800380a:	1c04      	adds	r4, r0, #0
 800380c:	f002 fa5a 	bl	8005cc4 <Refresh_ADC_Value>
 8003810:	1c03      	adds	r3, r0, #0
 8003812:	1c19      	adds	r1, r3, #0
 8003814:	1c20      	adds	r0, r4, #0
 8003816:	f7fd f909 	bl	8000a2c <__aeabi_fmul>
 800381a:	1c03      	adds	r3, r0, #0
 800381c:	1c18      	adds	r0, r3, #0
 800381e:	f7fc fde5 	bl	80003ec <__aeabi_f2uiz>
 8003822:	0003      	movs	r3, r0
 8003824:	0018      	movs	r0, r3
 8003826:	f002 fc61 	bl	80060ec <HAL_Delay>
			for(uint8_t i=l;i<=MAX_LEDS;i++){
 800382a:	230d      	movs	r3, #13
 800382c:	18fb      	adds	r3, r7, r3
 800382e:	197a      	adds	r2, r7, r5
 8003830:	7812      	ldrb	r2, [r2, #0]
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	e0d9      	b.n	80039ea <VolumenCerrarColores+0x222>
				//Encender_1_Led_3(i,r,g,b);
				switch(i){
 8003836:	230d      	movs	r3, #13
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2b14      	cmp	r3, #20
 800383e:	d900      	bls.n	8003842 <VolumenCerrarColores+0x7a>
 8003840:	e0b8      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
 8003842:	009a      	lsls	r2, r3, #2
 8003844:	4bca      	ldr	r3, [pc, #808]	@ (8003b70 <VolumenCerrarColores+0x3a8>)
 8003846:	18d3      	adds	r3, r2, r3
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	469f      	mov	pc, r3
					case 1 :Encender_1_Led_3(i,VERDE);break;
 800384c:	230d      	movs	r3, #13
 800384e:	18fb      	adds	r3, r7, r3
 8003850:	7818      	ldrb	r0, [r3, #0]
 8003852:	23ff      	movs	r3, #255	@ 0xff
 8003854:	2200      	movs	r2, #0
 8003856:	21ff      	movs	r1, #255	@ 0xff
 8003858:	f000 fa76 	bl	8003d48 <Encender_1_Led_3>
 800385c:	e0aa      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 2 :Encender_1_Led_3(i,AZUL);break;
 800385e:	230d      	movs	r3, #13
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	7818      	ldrb	r0, [r3, #0]
 8003864:	2300      	movs	r3, #0
 8003866:	22ff      	movs	r2, #255	@ 0xff
 8003868:	21ff      	movs	r1, #255	@ 0xff
 800386a:	f000 fa6d 	bl	8003d48 <Encender_1_Led_3>
 800386e:	e0a1      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 3 :Encender_1_Led_3(i,ROJO);break;
 8003870:	230d      	movs	r3, #13
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	7818      	ldrb	r0, [r3, #0]
 8003876:	23ff      	movs	r3, #255	@ 0xff
 8003878:	22ff      	movs	r2, #255	@ 0xff
 800387a:	2100      	movs	r1, #0
 800387c:	f000 fa64 	bl	8003d48 <Encender_1_Led_3>
 8003880:	e098      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 4 :Encender_1_Led_3(i,BLANCO);break;
 8003882:	230d      	movs	r3, #13
 8003884:	18fb      	adds	r3, r7, r3
 8003886:	7818      	ldrb	r0, [r3, #0]
 8003888:	2300      	movs	r3, #0
 800388a:	2200      	movs	r2, #0
 800388c:	2100      	movs	r1, #0
 800388e:	f000 fa5b 	bl	8003d48 <Encender_1_Led_3>
 8003892:	e08f      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 5 :Encender_1_Led_3(i,CIAN);break;
 8003894:	230d      	movs	r3, #13
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	7818      	ldrb	r0, [r3, #0]
 800389a:	2300      	movs	r3, #0
 800389c:	2200      	movs	r2, #0
 800389e:	21ff      	movs	r1, #255	@ 0xff
 80038a0:	f000 fa52 	bl	8003d48 <Encender_1_Led_3>
 80038a4:	e086      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 6 :Encender_1_Led_3(i,MAGENTA);break;
 80038a6:	230d      	movs	r3, #13
 80038a8:	18fb      	adds	r3, r7, r3
 80038aa:	7818      	ldrb	r0, [r3, #0]
 80038ac:	2300      	movs	r3, #0
 80038ae:	22ff      	movs	r2, #255	@ 0xff
 80038b0:	2100      	movs	r1, #0
 80038b2:	f000 fa49 	bl	8003d48 <Encender_1_Led_3>
 80038b6:	e07d      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 7 :Encender_1_Led_3(i,AMARILLO_50_1);break;
 80038b8:	230d      	movs	r3, #13
 80038ba:	18fb      	adds	r3, r7, r3
 80038bc:	7818      	ldrb	r0, [r3, #0]
 80038be:	23ff      	movs	r3, #255	@ 0xff
 80038c0:	2280      	movs	r2, #128	@ 0x80
 80038c2:	2100      	movs	r1, #0
 80038c4:	f000 fa40 	bl	8003d48 <Encender_1_Led_3>
 80038c8:	e074      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 8 :Encender_1_Led_3(i,CIAN_50_1);break;
 80038ca:	230d      	movs	r3, #13
 80038cc:	18fb      	adds	r3, r7, r3
 80038ce:	7818      	ldrb	r0, [r3, #0]
 80038d0:	2380      	movs	r3, #128	@ 0x80
 80038d2:	2200      	movs	r2, #0
 80038d4:	21ff      	movs	r1, #255	@ 0xff
 80038d6:	f000 fa37 	bl	8003d48 <Encender_1_Led_3>
 80038da:	e06b      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 9 :Encender_1_Led_3(i,MAGENTA_50_1);break;
 80038dc:	230d      	movs	r3, #13
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	7818      	ldrb	r0, [r3, #0]
 80038e2:	2380      	movs	r3, #128	@ 0x80
 80038e4:	22ff      	movs	r2, #255	@ 0xff
 80038e6:	2100      	movs	r1, #0
 80038e8:	f000 fa2e 	bl	8003d48 <Encender_1_Led_3>
 80038ec:	e062      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 10:Encender_1_Led_3(i,AMARILLO_50_2);break;
 80038ee:	230d      	movs	r3, #13
 80038f0:	18fb      	adds	r3, r7, r3
 80038f2:	7818      	ldrb	r0, [r3, #0]
 80038f4:	23ff      	movs	r3, #255	@ 0xff
 80038f6:	2200      	movs	r2, #0
 80038f8:	2180      	movs	r1, #128	@ 0x80
 80038fa:	f000 fa25 	bl	8003d48 <Encender_1_Led_3>
 80038fe:	e059      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 11:Encender_1_Led_3(i,VERDE);break;
 8003900:	230d      	movs	r3, #13
 8003902:	18fb      	adds	r3, r7, r3
 8003904:	7818      	ldrb	r0, [r3, #0]
 8003906:	23ff      	movs	r3, #255	@ 0xff
 8003908:	2200      	movs	r2, #0
 800390a:	21ff      	movs	r1, #255	@ 0xff
 800390c:	f000 fa1c 	bl	8003d48 <Encender_1_Led_3>
 8003910:	e050      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 12:Encender_1_Led_3(i,AZUL);break;
 8003912:	230d      	movs	r3, #13
 8003914:	18fb      	adds	r3, r7, r3
 8003916:	7818      	ldrb	r0, [r3, #0]
 8003918:	2300      	movs	r3, #0
 800391a:	22ff      	movs	r2, #255	@ 0xff
 800391c:	21ff      	movs	r1, #255	@ 0xff
 800391e:	f000 fa13 	bl	8003d48 <Encender_1_Led_3>
 8003922:	e047      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 13:Encender_1_Led_3(i,ROJO);break;
 8003924:	230d      	movs	r3, #13
 8003926:	18fb      	adds	r3, r7, r3
 8003928:	7818      	ldrb	r0, [r3, #0]
 800392a:	23ff      	movs	r3, #255	@ 0xff
 800392c:	22ff      	movs	r2, #255	@ 0xff
 800392e:	2100      	movs	r1, #0
 8003930:	f000 fa0a 	bl	8003d48 <Encender_1_Led_3>
 8003934:	e03e      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 14:Encender_1_Led_3(i,BLANCO);break;
 8003936:	230d      	movs	r3, #13
 8003938:	18fb      	adds	r3, r7, r3
 800393a:	7818      	ldrb	r0, [r3, #0]
 800393c:	2300      	movs	r3, #0
 800393e:	2200      	movs	r2, #0
 8003940:	2100      	movs	r1, #0
 8003942:	f000 fa01 	bl	8003d48 <Encender_1_Led_3>
 8003946:	e035      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 15:Encender_1_Led_3(i,CIAN);break;
 8003948:	230d      	movs	r3, #13
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	7818      	ldrb	r0, [r3, #0]
 800394e:	2300      	movs	r3, #0
 8003950:	2200      	movs	r2, #0
 8003952:	21ff      	movs	r1, #255	@ 0xff
 8003954:	f000 f9f8 	bl	8003d48 <Encender_1_Led_3>
 8003958:	e02c      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 16:Encender_1_Led_3(i,MAGENTA);break;
 800395a:	230d      	movs	r3, #13
 800395c:	18fb      	adds	r3, r7, r3
 800395e:	7818      	ldrb	r0, [r3, #0]
 8003960:	2300      	movs	r3, #0
 8003962:	22ff      	movs	r2, #255	@ 0xff
 8003964:	2100      	movs	r1, #0
 8003966:	f000 f9ef 	bl	8003d48 <Encender_1_Led_3>
 800396a:	e023      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 17:Encender_1_Led_3(i,AMARILLO_50_1);break;
 800396c:	230d      	movs	r3, #13
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	7818      	ldrb	r0, [r3, #0]
 8003972:	23ff      	movs	r3, #255	@ 0xff
 8003974:	2280      	movs	r2, #128	@ 0x80
 8003976:	2100      	movs	r1, #0
 8003978:	f000 f9e6 	bl	8003d48 <Encender_1_Led_3>
 800397c:	e01a      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 18:Encender_1_Led_3(i,CIAN_50_1);break;
 800397e:	230d      	movs	r3, #13
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	7818      	ldrb	r0, [r3, #0]
 8003984:	2380      	movs	r3, #128	@ 0x80
 8003986:	2200      	movs	r2, #0
 8003988:	21ff      	movs	r1, #255	@ 0xff
 800398a:	f000 f9dd 	bl	8003d48 <Encender_1_Led_3>
 800398e:	e011      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 19:Encender_1_Led_3(i,MAGENTA_50_1);break;
 8003990:	230d      	movs	r3, #13
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	7818      	ldrb	r0, [r3, #0]
 8003996:	2380      	movs	r3, #128	@ 0x80
 8003998:	22ff      	movs	r2, #255	@ 0xff
 800399a:	2100      	movs	r1, #0
 800399c:	f000 f9d4 	bl	8003d48 <Encender_1_Led_3>
 80039a0:	e008      	b.n	80039b4 <VolumenCerrarColores+0x1ec>
					case 20:Encender_1_Led_3(i,AMARILLO_50_2);break;
 80039a2:	230d      	movs	r3, #13
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	7818      	ldrb	r0, [r3, #0]
 80039a8:	23ff      	movs	r3, #255	@ 0xff
 80039aa:	2200      	movs	r2, #0
 80039ac:	2180      	movs	r1, #128	@ 0x80
 80039ae:	f000 f9cb 	bl	8003d48 <Encender_1_Led_3>
 80039b2:	46c0      	nop			@ (mov r8, r8)
				}
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80039b4:	4b6d      	ldr	r3, [pc, #436]	@ (8003b6c <VolumenCerrarColores+0x3a4>)
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	0018      	movs	r0, r3
 80039ba:	f7fd fc15 	bl	80011e8 <__aeabi_i2f>
 80039be:	1c04      	adds	r4, r0, #0
 80039c0:	f002 f980 	bl	8005cc4 <Refresh_ADC_Value>
 80039c4:	1c03      	adds	r3, r0, #0
 80039c6:	1c19      	adds	r1, r3, #0
 80039c8:	1c20      	adds	r0, r4, #0
 80039ca:	f7fd f82f 	bl	8000a2c <__aeabi_fmul>
 80039ce:	1c03      	adds	r3, r0, #0
 80039d0:	1c18      	adds	r0, r3, #0
 80039d2:	f7fc fd0b 	bl	80003ec <__aeabi_f2uiz>
 80039d6:	0003      	movs	r3, r0
 80039d8:	0018      	movs	r0, r3
 80039da:	f002 fb87 	bl	80060ec <HAL_Delay>
			for(uint8_t i=l;i<=MAX_LEDS;i++){
 80039de:	210d      	movs	r1, #13
 80039e0:	187b      	adds	r3, r7, r1
 80039e2:	781a      	ldrb	r2, [r3, #0]
 80039e4:	187b      	adds	r3, r7, r1
 80039e6:	3201      	adds	r2, #1
 80039e8:	701a      	strb	r2, [r3, #0]
 80039ea:	230d      	movs	r3, #13
 80039ec:	18fb      	adds	r3, r7, r3
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b09      	cmp	r3, #9
 80039f2:	d800      	bhi.n	80039f6 <VolumenCerrarColores+0x22e>
 80039f4:	e71f      	b.n	8003836 <VolumenCerrarColores+0x6e>
			}
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 80039f6:	230c      	movs	r3, #12
 80039f8:	18fb      	adds	r3, r7, r3
 80039fa:	2209      	movs	r2, #9
 80039fc:	701a      	strb	r2, [r3, #0]
 80039fe:	e0df      	b.n	8003bc0 <VolumenCerrarColores+0x3f8>
				//Encender_1_Led_3(i,r,g,b);
				switch(i){
 8003a00:	230c      	movs	r3, #12
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b14      	cmp	r3, #20
 8003a08:	d900      	bls.n	8003a0c <VolumenCerrarColores+0x244>
 8003a0a:	e0be      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
 8003a0c:	009a      	lsls	r2, r3, #2
 8003a0e:	4b59      	ldr	r3, [pc, #356]	@ (8003b74 <VolumenCerrarColores+0x3ac>)
 8003a10:	18d3      	adds	r3, r2, r3
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	469f      	mov	pc, r3
					case 1 :Encender_1_Led_3(i,VERDE);break;
 8003a16:	230c      	movs	r3, #12
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	7818      	ldrb	r0, [r3, #0]
 8003a1c:	23ff      	movs	r3, #255	@ 0xff
 8003a1e:	2200      	movs	r2, #0
 8003a20:	21ff      	movs	r1, #255	@ 0xff
 8003a22:	f000 f991 	bl	8003d48 <Encender_1_Led_3>
 8003a26:	e0b0      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 2 :Encender_1_Led_3(i,AZUL);break;
 8003a28:	230c      	movs	r3, #12
 8003a2a:	18fb      	adds	r3, r7, r3
 8003a2c:	7818      	ldrb	r0, [r3, #0]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	22ff      	movs	r2, #255	@ 0xff
 8003a32:	21ff      	movs	r1, #255	@ 0xff
 8003a34:	f000 f988 	bl	8003d48 <Encender_1_Led_3>
 8003a38:	e0a7      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 3 :Encender_1_Led_3(i,ROJO);break;
 8003a3a:	230c      	movs	r3, #12
 8003a3c:	18fb      	adds	r3, r7, r3
 8003a3e:	7818      	ldrb	r0, [r3, #0]
 8003a40:	23ff      	movs	r3, #255	@ 0xff
 8003a42:	22ff      	movs	r2, #255	@ 0xff
 8003a44:	2100      	movs	r1, #0
 8003a46:	f000 f97f 	bl	8003d48 <Encender_1_Led_3>
 8003a4a:	e09e      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 4 :Encender_1_Led_3(i,BLANCO);break;
 8003a4c:	230c      	movs	r3, #12
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	7818      	ldrb	r0, [r3, #0]
 8003a52:	2300      	movs	r3, #0
 8003a54:	2200      	movs	r2, #0
 8003a56:	2100      	movs	r1, #0
 8003a58:	f000 f976 	bl	8003d48 <Encender_1_Led_3>
 8003a5c:	e095      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 5 :Encender_1_Led_3(i,CIAN);break;
 8003a5e:	230c      	movs	r3, #12
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	7818      	ldrb	r0, [r3, #0]
 8003a64:	2300      	movs	r3, #0
 8003a66:	2200      	movs	r2, #0
 8003a68:	21ff      	movs	r1, #255	@ 0xff
 8003a6a:	f000 f96d 	bl	8003d48 <Encender_1_Led_3>
 8003a6e:	e08c      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 6 :Encender_1_Led_3(i,MAGENTA);break;
 8003a70:	230c      	movs	r3, #12
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	7818      	ldrb	r0, [r3, #0]
 8003a76:	2300      	movs	r3, #0
 8003a78:	22ff      	movs	r2, #255	@ 0xff
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	f000 f964 	bl	8003d48 <Encender_1_Led_3>
 8003a80:	e083      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 7 :Encender_1_Led_3(i,AMARILLO_50_1);break;
 8003a82:	230c      	movs	r3, #12
 8003a84:	18fb      	adds	r3, r7, r3
 8003a86:	7818      	ldrb	r0, [r3, #0]
 8003a88:	23ff      	movs	r3, #255	@ 0xff
 8003a8a:	2280      	movs	r2, #128	@ 0x80
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	f000 f95b 	bl	8003d48 <Encender_1_Led_3>
 8003a92:	e07a      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 8 :Encender_1_Led_3(i,CIAN_50_1);break;
 8003a94:	230c      	movs	r3, #12
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	7818      	ldrb	r0, [r3, #0]
 8003a9a:	2380      	movs	r3, #128	@ 0x80
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	21ff      	movs	r1, #255	@ 0xff
 8003aa0:	f000 f952 	bl	8003d48 <Encender_1_Led_3>
 8003aa4:	e071      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 9 :Encender_1_Led_3(i,MAGENTA_50_1);break;
 8003aa6:	230c      	movs	r3, #12
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	7818      	ldrb	r0, [r3, #0]
 8003aac:	2380      	movs	r3, #128	@ 0x80
 8003aae:	22ff      	movs	r2, #255	@ 0xff
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	f000 f949 	bl	8003d48 <Encender_1_Led_3>
 8003ab6:	e068      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 10:Encender_1_Led_3(i,AMARILLO_50_2);break;
 8003ab8:	230c      	movs	r3, #12
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	7818      	ldrb	r0, [r3, #0]
 8003abe:	23ff      	movs	r3, #255	@ 0xff
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2180      	movs	r1, #128	@ 0x80
 8003ac4:	f000 f940 	bl	8003d48 <Encender_1_Led_3>
 8003ac8:	e05f      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 11:Encender_1_Led_3(i,VERDE);break;
 8003aca:	230c      	movs	r3, #12
 8003acc:	18fb      	adds	r3, r7, r3
 8003ace:	7818      	ldrb	r0, [r3, #0]
 8003ad0:	23ff      	movs	r3, #255	@ 0xff
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	21ff      	movs	r1, #255	@ 0xff
 8003ad6:	f000 f937 	bl	8003d48 <Encender_1_Led_3>
 8003ada:	e056      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 12:Encender_1_Led_3(i,AZUL);break;
 8003adc:	230c      	movs	r3, #12
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	7818      	ldrb	r0, [r3, #0]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	22ff      	movs	r2, #255	@ 0xff
 8003ae6:	21ff      	movs	r1, #255	@ 0xff
 8003ae8:	f000 f92e 	bl	8003d48 <Encender_1_Led_3>
 8003aec:	e04d      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 13:Encender_1_Led_3(i,ROJO);break;
 8003aee:	230c      	movs	r3, #12
 8003af0:	18fb      	adds	r3, r7, r3
 8003af2:	7818      	ldrb	r0, [r3, #0]
 8003af4:	23ff      	movs	r3, #255	@ 0xff
 8003af6:	22ff      	movs	r2, #255	@ 0xff
 8003af8:	2100      	movs	r1, #0
 8003afa:	f000 f925 	bl	8003d48 <Encender_1_Led_3>
 8003afe:	e044      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 14:Encender_1_Led_3(i,BLANCO);break;
 8003b00:	230c      	movs	r3, #12
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	7818      	ldrb	r0, [r3, #0]
 8003b06:	2300      	movs	r3, #0
 8003b08:	2200      	movs	r2, #0
 8003b0a:	2100      	movs	r1, #0
 8003b0c:	f000 f91c 	bl	8003d48 <Encender_1_Led_3>
 8003b10:	e03b      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 15:Encender_1_Led_3(i,CIAN);break;
 8003b12:	230c      	movs	r3, #12
 8003b14:	18fb      	adds	r3, r7, r3
 8003b16:	7818      	ldrb	r0, [r3, #0]
 8003b18:	2300      	movs	r3, #0
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	21ff      	movs	r1, #255	@ 0xff
 8003b1e:	f000 f913 	bl	8003d48 <Encender_1_Led_3>
 8003b22:	e032      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 16:Encender_1_Led_3(i,MAGENTA);break;
 8003b24:	230c      	movs	r3, #12
 8003b26:	18fb      	adds	r3, r7, r3
 8003b28:	7818      	ldrb	r0, [r3, #0]
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	22ff      	movs	r2, #255	@ 0xff
 8003b2e:	2100      	movs	r1, #0
 8003b30:	f000 f90a 	bl	8003d48 <Encender_1_Led_3>
 8003b34:	e029      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 17:Encender_1_Led_3(i,AMARILLO_50_1);break;
 8003b36:	230c      	movs	r3, #12
 8003b38:	18fb      	adds	r3, r7, r3
 8003b3a:	7818      	ldrb	r0, [r3, #0]
 8003b3c:	23ff      	movs	r3, #255	@ 0xff
 8003b3e:	2280      	movs	r2, #128	@ 0x80
 8003b40:	2100      	movs	r1, #0
 8003b42:	f000 f901 	bl	8003d48 <Encender_1_Led_3>
 8003b46:	e020      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 18:Encender_1_Led_3(i,CIAN_50_1);break;
 8003b48:	230c      	movs	r3, #12
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	7818      	ldrb	r0, [r3, #0]
 8003b4e:	2380      	movs	r3, #128	@ 0x80
 8003b50:	2200      	movs	r2, #0
 8003b52:	21ff      	movs	r1, #255	@ 0xff
 8003b54:	f000 f8f8 	bl	8003d48 <Encender_1_Led_3>
 8003b58:	e017      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
					case 19:Encender_1_Led_3(i,MAGENTA_50_1);break;
 8003b5a:	230c      	movs	r3, #12
 8003b5c:	18fb      	adds	r3, r7, r3
 8003b5e:	7818      	ldrb	r0, [r3, #0]
 8003b60:	2380      	movs	r3, #128	@ 0x80
 8003b62:	22ff      	movs	r2, #255	@ 0xff
 8003b64:	2100      	movs	r1, #0
 8003b66:	f000 f8ef 	bl	8003d48 <Encender_1_Led_3>
 8003b6a:	e00e      	b.n	8003b8a <VolumenCerrarColores+0x3c2>
 8003b6c:	200003e6 	.word	0x200003e6
 8003b70:	080096e0 	.word	0x080096e0
 8003b74:	08009734 	.word	0x08009734
					case 20:Encender_1_Led_3(i,AMARILLO_50_2);break;
 8003b78:	230c      	movs	r3, #12
 8003b7a:	18fb      	adds	r3, r7, r3
 8003b7c:	7818      	ldrb	r0, [r3, #0]
 8003b7e:	23ff      	movs	r3, #255	@ 0xff
 8003b80:	2200      	movs	r2, #0
 8003b82:	2180      	movs	r1, #128	@ 0x80
 8003b84:	f000 f8e0 	bl	8003d48 <Encender_1_Led_3>
 8003b88:	46c0      	nop			@ (mov r8, r8)
				}
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8003b8a:	4b2c      	ldr	r3, [pc, #176]	@ (8003c3c <VolumenCerrarColores+0x474>)
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7fd fb2a 	bl	80011e8 <__aeabi_i2f>
 8003b94:	1c04      	adds	r4, r0, #0
 8003b96:	f002 f895 	bl	8005cc4 <Refresh_ADC_Value>
 8003b9a:	1c03      	adds	r3, r0, #0
 8003b9c:	1c19      	adds	r1, r3, #0
 8003b9e:	1c20      	adds	r0, r4, #0
 8003ba0:	f7fc ff44 	bl	8000a2c <__aeabi_fmul>
 8003ba4:	1c03      	adds	r3, r0, #0
 8003ba6:	1c18      	adds	r0, r3, #0
 8003ba8:	f7fc fc20 	bl	80003ec <__aeabi_f2uiz>
 8003bac:	0003      	movs	r3, r0
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f002 fa9c 	bl	80060ec <HAL_Delay>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 8003bb4:	210c      	movs	r1, #12
 8003bb6:	187b      	adds	r3, r7, r1
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	187b      	adds	r3, r7, r1
 8003bbc:	3a01      	subs	r2, #1
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	230c      	movs	r3, #12
 8003bc2:	18fa      	adds	r2, r7, r3
 8003bc4:	230b      	movs	r3, #11
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d300      	bcc.n	8003bd2 <VolumenCerrarColores+0x40a>
 8003bd0:	e716      	b.n	8003a00 <VolumenCerrarColores+0x238>
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 8003bd2:	210e      	movs	r1, #14
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	781a      	ldrb	r2, [r3, #0]
 8003bd8:	187b      	adds	r3, r7, r1
 8003bda:	3a01      	subs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
 8003bde:	230e      	movs	r3, #14
 8003be0:	18fb      	adds	r3, r7, r3
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d000      	beq.n	8003bea <VolumenCerrarColores+0x422>
 8003be8:	e604      	b.n	80037f4 <VolumenCerrarColores+0x2c>
			}
		}
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003bea:	1d3b      	adds	r3, r7, #4
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f7fd fafa 	bl	80011e8 <__aeabi_i2f>
 8003bf4:	1c04      	adds	r4, r0, #0
 8003bf6:	f002 f865 	bl	8005cc4 <Refresh_ADC_Value>
 8003bfa:	1c03      	adds	r3, r0, #0
 8003bfc:	1c19      	adds	r1, r3, #0
 8003bfe:	1c20      	adds	r0, r4, #0
 8003c00:	f7fc ff14 	bl	8000a2c <__aeabi_fmul>
 8003c04:	1c03      	adds	r3, r0, #0
 8003c06:	1c18      	adds	r0, r3, #0
 8003c08:	f7fc fbf0 	bl	80003ec <__aeabi_f2uiz>
 8003c0c:	0003      	movs	r3, r0
 8003c0e:	0018      	movs	r0, r3
 8003c10:	f002 fa6c 	bl	80060ec <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003c14:	210f      	movs	r1, #15
 8003c16:	187b      	adds	r3, r7, r1
 8003c18:	781a      	ldrb	r2, [r3, #0]
 8003c1a:	187b      	adds	r3, r7, r1
 8003c1c:	3201      	adds	r2, #1
 8003c1e:	701a      	strb	r2, [r3, #0]
 8003c20:	230f      	movs	r3, #15
 8003c22:	18fa      	adds	r2, r7, r3
 8003c24:	1dfb      	adds	r3, r7, #7
 8003c26:	7812      	ldrb	r2, [r2, #0]
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d200      	bcs.n	8003c30 <VolumenCerrarColores+0x468>
 8003c2e:	e5dc      	b.n	80037ea <VolumenCerrarColores+0x22>
	}
}
 8003c30:	46c0      	nop			@ (mov r8, r8)
 8003c32:	46c0      	nop			@ (mov r8, r8)
 8003c34:	46bd      	mov	sp, r7
 8003c36:	b004      	add	sp, #16
 8003c38:	bdb0      	pop	{r4, r5, r7, pc}
 8003c3a:	46c0      	nop			@ (mov r8, r8)
 8003c3c:	200003e6 	.word	0x200003e6

08003c40 <ControlLeds>:





void ControlLeds(uint8_t led, uint8_t state, uint8_t r, uint8_t g, uint8_t b){
 8003c40:	b5b0      	push	{r4, r5, r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	0005      	movs	r5, r0
 8003c48:	000c      	movs	r4, r1
 8003c4a:	0010      	movs	r0, r2
 8003c4c:	0019      	movs	r1, r3
 8003c4e:	1dfb      	adds	r3, r7, #7
 8003c50:	1c2a      	adds	r2, r5, #0
 8003c52:	701a      	strb	r2, [r3, #0]
 8003c54:	1dbb      	adds	r3, r7, #6
 8003c56:	1c22      	adds	r2, r4, #0
 8003c58:	701a      	strb	r2, [r3, #0]
 8003c5a:	1d7b      	adds	r3, r7, #5
 8003c5c:	1c02      	adds	r2, r0, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	1d3b      	adds	r3, r7, #4
 8003c62:	1c0a      	adds	r2, r1, #0
 8003c64:	701a      	strb	r2, [r3, #0]
	if(state == 1){
 8003c66:	1dbb      	adds	r3, r7, #6
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d111      	bne.n	8003c92 <ControlLeds+0x52>
		Set_LED(led-1, r, g, b);
 8003c6e:	1dfb      	adds	r3, r7, #7
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b298      	uxth	r0, r3
 8003c78:	2318      	movs	r3, #24
 8003c7a:	18fb      	adds	r3, r7, r3
 8003c7c:	781c      	ldrb	r4, [r3, #0]
 8003c7e:	1d3b      	adds	r3, r7, #4
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	1d7b      	adds	r3, r7, #5
 8003c84:	7819      	ldrb	r1, [r3, #0]
 8003c86:	0023      	movs	r3, r4
 8003c88:	f7fe ffa4 	bl	8002bd4 <Set_LED>
		WS2811_Send();
 8003c8c:	f7fe ffde 	bl	8002c4c <WS2811_Send>
	}else{
		Set_LED(led-1, BRILLO_OFF, BRILLO_OFF, BRILLO_OFF);
		WS2811_Send();
	}
}
 8003c90:	e00b      	b.n	8003caa <ControlLeds+0x6a>
		Set_LED(led-1, BRILLO_OFF, BRILLO_OFF, BRILLO_OFF);
 8003c92:	1dfb      	adds	r3, r7, #7
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b298      	uxth	r0, r3
 8003c9c:	23ff      	movs	r3, #255	@ 0xff
 8003c9e:	22ff      	movs	r2, #255	@ 0xff
 8003ca0:	21ff      	movs	r1, #255	@ 0xff
 8003ca2:	f7fe ff97 	bl	8002bd4 <Set_LED>
		WS2811_Send();
 8003ca6:	f7fe ffd1 	bl	8002c4c <WS2811_Send>
}
 8003caa:	46c0      	nop			@ (mov r8, r8)
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b002      	add	sp, #8
 8003cb0:	bdb0      	pop	{r4, r5, r7, pc}

08003cb2 <Encender_1_Led_2>:
void Encender_1_Led_2(uint8_t num_led, uint8_t r, uint8_t g, uint8_t b){
 8003cb2:	b5b0      	push	{r4, r5, r7, lr}
 8003cb4:	b086      	sub	sp, #24
 8003cb6:	af02      	add	r7, sp, #8
 8003cb8:	0005      	movs	r5, r0
 8003cba:	000c      	movs	r4, r1
 8003cbc:	0010      	movs	r0, r2
 8003cbe:	0019      	movs	r1, r3
 8003cc0:	1dfb      	adds	r3, r7, #7
 8003cc2:	1c2a      	adds	r2, r5, #0
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	1dbb      	adds	r3, r7, #6
 8003cc8:	1c22      	adds	r2, r4, #0
 8003cca:	701a      	strb	r2, [r3, #0]
 8003ccc:	1d7b      	adds	r3, r7, #5
 8003cce:	1c02      	adds	r2, r0, #0
 8003cd0:	701a      	strb	r2, [r3, #0]
 8003cd2:	1d3b      	adds	r3, r7, #4
 8003cd4:	1c0a      	adds	r2, r1, #0
 8003cd6:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 8003cd8:	230f      	movs	r3, #15
 8003cda:	18fb      	adds	r3, r7, r3
 8003cdc:	2201      	movs	r2, #1
 8003cde:	701a      	strb	r2, [r3, #0]
 8003ce0:	e028      	b.n	8003d34 <Encender_1_Led_2+0x82>
		if(i<=num_led){
 8003ce2:	200f      	movs	r0, #15
 8003ce4:	183a      	adds	r2, r7, r0
 8003ce6:	1dfb      	adds	r3, r7, #7
 8003ce8:	7812      	ldrb	r2, [r2, #0]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d80d      	bhi.n	8003d0c <Encender_1_Led_2+0x5a>
			ControlLeds(i,1,r,g,b);
 8003cf0:	1d7b      	adds	r3, r7, #5
 8003cf2:	7819      	ldrb	r1, [r3, #0]
 8003cf4:	1dbb      	adds	r3, r7, #6
 8003cf6:	781a      	ldrb	r2, [r3, #0]
 8003cf8:	183b      	adds	r3, r7, r0
 8003cfa:	7818      	ldrb	r0, [r3, #0]
 8003cfc:	1d3b      	adds	r3, r7, #4
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	000b      	movs	r3, r1
 8003d04:	2101      	movs	r1, #1
 8003d06:	f7ff ff9b 	bl	8003c40 <ControlLeds>
 8003d0a:	e00d      	b.n	8003d28 <Encender_1_Led_2+0x76>
		}else{
			ControlLeds(i,0,r,g,b);
 8003d0c:	1d7b      	adds	r3, r7, #5
 8003d0e:	7819      	ldrb	r1, [r3, #0]
 8003d10:	1dbb      	adds	r3, r7, #6
 8003d12:	781a      	ldrb	r2, [r3, #0]
 8003d14:	230f      	movs	r3, #15
 8003d16:	18fb      	adds	r3, r7, r3
 8003d18:	7818      	ldrb	r0, [r3, #0]
 8003d1a:	1d3b      	adds	r3, r7, #4
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	000b      	movs	r3, r1
 8003d22:	2100      	movs	r1, #0
 8003d24:	f7ff ff8c 	bl	8003c40 <ControlLeds>
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 8003d28:	210f      	movs	r1, #15
 8003d2a:	187b      	adds	r3, r7, r1
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	187b      	adds	r3, r7, r1
 8003d30:	3201      	adds	r2, #1
 8003d32:	701a      	strb	r2, [r3, #0]
 8003d34:	230f      	movs	r3, #15
 8003d36:	18fb      	adds	r3, r7, r3
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2b09      	cmp	r3, #9
 8003d3c:	d9d1      	bls.n	8003ce2 <Encender_1_Led_2+0x30>
		}
	}
}
 8003d3e:	46c0      	nop			@ (mov r8, r8)
 8003d40:	46c0      	nop			@ (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b004      	add	sp, #16
 8003d46:	bdb0      	pop	{r4, r5, r7, pc}

08003d48 <Encender_1_Led_3>:

void Encender_1_Led_3(uint8_t num_led, uint8_t r, uint8_t g, uint8_t b){
 8003d48:	b5b0      	push	{r4, r5, r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	0005      	movs	r5, r0
 8003d50:	000c      	movs	r4, r1
 8003d52:	0010      	movs	r0, r2
 8003d54:	0019      	movs	r1, r3
 8003d56:	1dfb      	adds	r3, r7, #7
 8003d58:	1c2a      	adds	r2, r5, #0
 8003d5a:	701a      	strb	r2, [r3, #0]
 8003d5c:	1dbb      	adds	r3, r7, #6
 8003d5e:	1c22      	adds	r2, r4, #0
 8003d60:	701a      	strb	r2, [r3, #0]
 8003d62:	1d7b      	adds	r3, r7, #5
 8003d64:	1c02      	adds	r2, r0, #0
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	1d3b      	adds	r3, r7, #4
 8003d6a:	1c0a      	adds	r2, r1, #0
 8003d6c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 8003d6e:	230f      	movs	r3, #15
 8003d70:	18fb      	adds	r3, r7, r3
 8003d72:	2201      	movs	r2, #1
 8003d74:	701a      	strb	r2, [r3, #0]
 8003d76:	e028      	b.n	8003dca <Encender_1_Led_3+0x82>
		if(i>=num_led){
 8003d78:	200f      	movs	r0, #15
 8003d7a:	183a      	adds	r2, r7, r0
 8003d7c:	1dfb      	adds	r3, r7, #7
 8003d7e:	7812      	ldrb	r2, [r2, #0]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d30d      	bcc.n	8003da2 <Encender_1_Led_3+0x5a>
			ControlLeds(i,1,r,g,b);
 8003d86:	1d7b      	adds	r3, r7, #5
 8003d88:	7819      	ldrb	r1, [r3, #0]
 8003d8a:	1dbb      	adds	r3, r7, #6
 8003d8c:	781a      	ldrb	r2, [r3, #0]
 8003d8e:	183b      	adds	r3, r7, r0
 8003d90:	7818      	ldrb	r0, [r3, #0]
 8003d92:	1d3b      	adds	r3, r7, #4
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	000b      	movs	r3, r1
 8003d9a:	2101      	movs	r1, #1
 8003d9c:	f7ff ff50 	bl	8003c40 <ControlLeds>
 8003da0:	e00d      	b.n	8003dbe <Encender_1_Led_3+0x76>
		}else{
			ControlLeds(i,0,r,g,b);
 8003da2:	1d7b      	adds	r3, r7, #5
 8003da4:	7819      	ldrb	r1, [r3, #0]
 8003da6:	1dbb      	adds	r3, r7, #6
 8003da8:	781a      	ldrb	r2, [r3, #0]
 8003daa:	230f      	movs	r3, #15
 8003dac:	18fb      	adds	r3, r7, r3
 8003dae:	7818      	ldrb	r0, [r3, #0]
 8003db0:	1d3b      	adds	r3, r7, #4
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	000b      	movs	r3, r1
 8003db8:	2100      	movs	r1, #0
 8003dba:	f7ff ff41 	bl	8003c40 <ControlLeds>
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 8003dbe:	210f      	movs	r1, #15
 8003dc0:	187b      	adds	r3, r7, r1
 8003dc2:	781a      	ldrb	r2, [r3, #0]
 8003dc4:	187b      	adds	r3, r7, r1
 8003dc6:	3201      	adds	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	230f      	movs	r3, #15
 8003dcc:	18fb      	adds	r3, r7, r3
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b09      	cmp	r3, #9
 8003dd2:	d9d1      	bls.n	8003d78 <Encender_1_Led_3+0x30>
		}
	}
}
 8003dd4:	46c0      	nop			@ (mov r8, r8)
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b004      	add	sp, #16
 8003ddc:	bdb0      	pop	{r4, r5, r7, pc}

08003dde <Encender_1_Led_4>:

void Encender_1_Led_4(uint8_t num_led, uint8_t indice, uint8_t r, uint8_t g, uint8_t b){
 8003dde:	b5b0      	push	{r4, r5, r7, lr}
 8003de0:	b086      	sub	sp, #24
 8003de2:	af02      	add	r7, sp, #8
 8003de4:	0005      	movs	r5, r0
 8003de6:	000c      	movs	r4, r1
 8003de8:	0010      	movs	r0, r2
 8003dea:	0019      	movs	r1, r3
 8003dec:	1dfb      	adds	r3, r7, #7
 8003dee:	1c2a      	adds	r2, r5, #0
 8003df0:	701a      	strb	r2, [r3, #0]
 8003df2:	1dbb      	adds	r3, r7, #6
 8003df4:	1c22      	adds	r2, r4, #0
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	1d7b      	adds	r3, r7, #5
 8003dfa:	1c02      	adds	r2, r0, #0
 8003dfc:	701a      	strb	r2, [r3, #0]
 8003dfe:	1d3b      	adds	r3, r7, #4
 8003e00:	1c0a      	adds	r2, r1, #0
 8003e02:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=MAX_LEDS;i>=indice;i--){
 8003e04:	230f      	movs	r3, #15
 8003e06:	18fb      	adds	r3, r7, r3
 8003e08:	2209      	movs	r2, #9
 8003e0a:	701a      	strb	r2, [r3, #0]
 8003e0c:	e02a      	b.n	8003e64 <Encender_1_Led_4+0x86>
		if(i == num_led){
 8003e0e:	200f      	movs	r0, #15
 8003e10:	183a      	adds	r2, r7, r0
 8003e12:	1dfb      	adds	r3, r7, #7
 8003e14:	7812      	ldrb	r2, [r2, #0]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d10e      	bne.n	8003e3a <Encender_1_Led_4+0x5c>
			ControlLeds(i,1,r,g,b);
 8003e1c:	1d3b      	adds	r3, r7, #4
 8003e1e:	7819      	ldrb	r1, [r3, #0]
 8003e20:	1d7b      	adds	r3, r7, #5
 8003e22:	781a      	ldrb	r2, [r3, #0]
 8003e24:	183b      	adds	r3, r7, r0
 8003e26:	7818      	ldrb	r0, [r3, #0]
 8003e28:	2320      	movs	r3, #32
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	000b      	movs	r3, r1
 8003e32:	2101      	movs	r1, #1
 8003e34:	f7ff ff04 	bl	8003c40 <ControlLeds>
 8003e38:	e00e      	b.n	8003e58 <Encender_1_Led_4+0x7a>
		}else{
			ControlLeds(i,0,r,g,b);
 8003e3a:	1d3b      	adds	r3, r7, #4
 8003e3c:	7819      	ldrb	r1, [r3, #0]
 8003e3e:	1d7b      	adds	r3, r7, #5
 8003e40:	781a      	ldrb	r2, [r3, #0]
 8003e42:	230f      	movs	r3, #15
 8003e44:	18fb      	adds	r3, r7, r3
 8003e46:	7818      	ldrb	r0, [r3, #0]
 8003e48:	2320      	movs	r3, #32
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	000b      	movs	r3, r1
 8003e52:	2100      	movs	r1, #0
 8003e54:	f7ff fef4 	bl	8003c40 <ControlLeds>
	for(uint8_t i=MAX_LEDS;i>=indice;i--){
 8003e58:	210f      	movs	r1, #15
 8003e5a:	187b      	adds	r3, r7, r1
 8003e5c:	781a      	ldrb	r2, [r3, #0]
 8003e5e:	187b      	adds	r3, r7, r1
 8003e60:	3a01      	subs	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]
 8003e64:	230f      	movs	r3, #15
 8003e66:	18fa      	adds	r2, r7, r3
 8003e68:	1dbb      	adds	r3, r7, #6
 8003e6a:	7812      	ldrb	r2, [r2, #0]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d2cd      	bcs.n	8003e0e <Encender_1_Led_4+0x30>
		}
	}
}
 8003e72:	46c0      	nop			@ (mov r8, r8)
 8003e74:	46c0      	nop			@ (mov r8, r8)
 8003e76:	46bd      	mov	sp, r7
 8003e78:	b004      	add	sp, #16
 8003e7a:	bdb0      	pop	{r4, r5, r7, pc}

08003e7c <ArmarIzquierda>:
void ArmarIzquierda(uint8_t veces, uint16_t tiempo, uint16_t tiempo2, uint8_t r, uint8_t g, uint8_t b){
 8003e7c:	b5b0      	push	{r4, r5, r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	0005      	movs	r5, r0
 8003e84:	000c      	movs	r4, r1
 8003e86:	0010      	movs	r0, r2
 8003e88:	0019      	movs	r1, r3
 8003e8a:	1dfb      	adds	r3, r7, #7
 8003e8c:	1c2a      	adds	r2, r5, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
 8003e90:	1d3b      	adds	r3, r7, #4
 8003e92:	1c22      	adds	r2, r4, #0
 8003e94:	801a      	strh	r2, [r3, #0]
 8003e96:	1cbb      	adds	r3, r7, #2
 8003e98:	1c02      	adds	r2, r0, #0
 8003e9a:	801a      	strh	r2, [r3, #0]
 8003e9c:	1dbb      	adds	r3, r7, #6
 8003e9e:	1c0a      	adds	r2, r1, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8003ea2:	230f      	movs	r3, #15
 8003ea4:	18fb      	adds	r3, r7, r3
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	701a      	strb	r2, [r3, #0]
 8003eaa:	e0c7      	b.n	800403c <ArmarIzquierda+0x1c0>

		uint8_t l=1;
 8003eac:	230e      	movs	r3, #14
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 8003eb4:	230d      	movs	r3, #13
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	2209      	movs	r2, #9
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	e09d      	b.n	8003ffa <ArmarIzquierda+0x17e>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 8003ebe:	230c      	movs	r3, #12
 8003ec0:	18fb      	adds	r3, r7, r3
 8003ec2:	2209      	movs	r2, #9
 8003ec4:	701a      	strb	r2, [r3, #0]
 8003ec6:	e06c      	b.n	8003fa2 <ArmarIzquierda+0x126>
				Encender_1_Led_4(i,l,r,g,b);
 8003ec8:	2320      	movs	r3, #32
 8003eca:	18fb      	adds	r3, r7, r3
 8003ecc:	781c      	ldrb	r4, [r3, #0]
 8003ece:	1dbb      	adds	r3, r7, #6
 8003ed0:	781a      	ldrb	r2, [r3, #0]
 8003ed2:	250e      	movs	r5, #14
 8003ed4:	197b      	adds	r3, r7, r5
 8003ed6:	7819      	ldrb	r1, [r3, #0]
 8003ed8:	230c      	movs	r3, #12
 8003eda:	18fb      	adds	r3, r7, r3
 8003edc:	7818      	ldrb	r0, [r3, #0]
 8003ede:	2324      	movs	r3, #36	@ 0x24
 8003ee0:	18fb      	adds	r3, r7, r3
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	0023      	movs	r3, r4
 8003ee8:	f7ff ff79 	bl	8003dde <Encender_1_Led_4>

				if(l<MAX_LEDS/2){
 8003eec:	197b      	adds	r3, r7, r5
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b03      	cmp	r3, #3
 8003ef2:	d815      	bhi.n	8003f20 <ArmarIzquierda+0xa4>
					//HAL_Delay(tiempo);
					HAL_Delay(tiempo*Refresh_ADC_Value());
 8003ef4:	1d3b      	adds	r3, r7, #4
 8003ef6:	881b      	ldrh	r3, [r3, #0]
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f7fd f975 	bl	80011e8 <__aeabi_i2f>
 8003efe:	1c04      	adds	r4, r0, #0
 8003f00:	f001 fee0 	bl	8005cc4 <Refresh_ADC_Value>
 8003f04:	1c03      	adds	r3, r0, #0
 8003f06:	1c19      	adds	r1, r3, #0
 8003f08:	1c20      	adds	r0, r4, #0
 8003f0a:	f7fc fd8f 	bl	8000a2c <__aeabi_fmul>
 8003f0e:	1c03      	adds	r3, r0, #0
 8003f10:	1c18      	adds	r0, r3, #0
 8003f12:	f7fc fa6b 	bl	80003ec <__aeabi_f2uiz>
 8003f16:	0003      	movs	r3, r0
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f002 f8e7 	bl	80060ec <HAL_Delay>
 8003f1e:	e03a      	b.n	8003f96 <ArmarIzquierda+0x11a>
				}else if(l>=MAX_LEDS-2){
 8003f20:	230e      	movs	r3, #14
 8003f22:	18fb      	adds	r3, r7, r3
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	2b06      	cmp	r3, #6
 8003f28:	d91b      	bls.n	8003f62 <ArmarIzquierda+0xe6>
					//HAL_Delay(tiempo*4);
					HAL_Delay(tiempo*Refresh_ADC_Value()*4);
 8003f2a:	1d3b      	adds	r3, r7, #4
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	0018      	movs	r0, r3
 8003f30:	f7fd f95a 	bl	80011e8 <__aeabi_i2f>
 8003f34:	1c04      	adds	r4, r0, #0
 8003f36:	f001 fec5 	bl	8005cc4 <Refresh_ADC_Value>
 8003f3a:	1c03      	adds	r3, r0, #0
 8003f3c:	1c19      	adds	r1, r3, #0
 8003f3e:	1c20      	adds	r0, r4, #0
 8003f40:	f7fc fd74 	bl	8000a2c <__aeabi_fmul>
 8003f44:	1c03      	adds	r3, r0, #0
 8003f46:	2181      	movs	r1, #129	@ 0x81
 8003f48:	05c9      	lsls	r1, r1, #23
 8003f4a:	1c18      	adds	r0, r3, #0
 8003f4c:	f7fc fd6e 	bl	8000a2c <__aeabi_fmul>
 8003f50:	1c03      	adds	r3, r0, #0
 8003f52:	1c18      	adds	r0, r3, #0
 8003f54:	f7fc fa4a 	bl	80003ec <__aeabi_f2uiz>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f002 f8c6 	bl	80060ec <HAL_Delay>
 8003f60:	e019      	b.n	8003f96 <ArmarIzquierda+0x11a>
				}else{
					//HAL_Delay(tiempo*2);
					HAL_Delay(tiempo*Refresh_ADC_Value()*2);
 8003f62:	1d3b      	adds	r3, r7, #4
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	0018      	movs	r0, r3
 8003f68:	f7fd f93e 	bl	80011e8 <__aeabi_i2f>
 8003f6c:	1c04      	adds	r4, r0, #0
 8003f6e:	f001 fea9 	bl	8005cc4 <Refresh_ADC_Value>
 8003f72:	1c03      	adds	r3, r0, #0
 8003f74:	1c19      	adds	r1, r3, #0
 8003f76:	1c20      	adds	r0, r4, #0
 8003f78:	f7fc fd58 	bl	8000a2c <__aeabi_fmul>
 8003f7c:	1c03      	adds	r3, r0, #0
 8003f7e:	1c19      	adds	r1, r3, #0
 8003f80:	1c18      	adds	r0, r3, #0
 8003f82:	f7fc fa4b 	bl	800041c <__aeabi_fadd>
 8003f86:	1c03      	adds	r3, r0, #0
 8003f88:	1c18      	adds	r0, r3, #0
 8003f8a:	f7fc fa2f 	bl	80003ec <__aeabi_f2uiz>
 8003f8e:	0003      	movs	r3, r0
 8003f90:	0018      	movs	r0, r3
 8003f92:	f002 f8ab 	bl	80060ec <HAL_Delay>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 8003f96:	210c      	movs	r1, #12
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	781a      	ldrb	r2, [r3, #0]
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	3a01      	subs	r2, #1
 8003fa0:	701a      	strb	r2, [r3, #0]
 8003fa2:	230c      	movs	r3, #12
 8003fa4:	18fa      	adds	r2, r7, r3
 8003fa6:	210e      	movs	r1, #14
 8003fa8:	187b      	adds	r3, r7, r1
 8003faa:	7812      	ldrb	r2, [r2, #0]
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d28a      	bcs.n	8003ec8 <ArmarIzquierda+0x4c>
				}
			}

			if(l>=MAX_LEDS){
 8003fb2:	000a      	movs	r2, r1
 8003fb4:	18bb      	adds	r3, r7, r2
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d903      	bls.n	8003fc4 <ArmarIzquierda+0x148>
				l=1;
 8003fbc:	18bb      	adds	r3, r7, r2
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
 8003fc2:	e014      	b.n	8003fee <ArmarIzquierda+0x172>
			}else{
				ControlLeds(l,1,r,g,b);
 8003fc4:	2320      	movs	r3, #32
 8003fc6:	18fb      	adds	r3, r7, r3
 8003fc8:	7819      	ldrb	r1, [r3, #0]
 8003fca:	1dbb      	adds	r3, r7, #6
 8003fcc:	781a      	ldrb	r2, [r3, #0]
 8003fce:	240e      	movs	r4, #14
 8003fd0:	193b      	adds	r3, r7, r4
 8003fd2:	7818      	ldrb	r0, [r3, #0]
 8003fd4:	2324      	movs	r3, #36	@ 0x24
 8003fd6:	18fb      	adds	r3, r7, r3
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	000b      	movs	r3, r1
 8003fde:	2101      	movs	r1, #1
 8003fe0:	f7ff fe2e 	bl	8003c40 <ControlLeds>
				l++;
 8003fe4:	193b      	adds	r3, r7, r4
 8003fe6:	781a      	ldrb	r2, [r3, #0]
 8003fe8:	193b      	adds	r3, r7, r4
 8003fea:	3201      	adds	r2, #1
 8003fec:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 8003fee:	210d      	movs	r1, #13
 8003ff0:	187b      	adds	r3, r7, r1
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	187b      	adds	r3, r7, r1
 8003ff6:	3a01      	subs	r2, #1
 8003ff8:	701a      	strb	r2, [r3, #0]
 8003ffa:	230d      	movs	r3, #13
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d000      	beq.n	8004006 <ArmarIzquierda+0x18a>
 8004004:	e75b      	b.n	8003ebe <ArmarIzquierda+0x42>
			}
		}
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8004006:	1cbb      	adds	r3, r7, #2
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	0018      	movs	r0, r3
 800400c:	f7fd f8ec 	bl	80011e8 <__aeabi_i2f>
 8004010:	1c04      	adds	r4, r0, #0
 8004012:	f001 fe57 	bl	8005cc4 <Refresh_ADC_Value>
 8004016:	1c03      	adds	r3, r0, #0
 8004018:	1c19      	adds	r1, r3, #0
 800401a:	1c20      	adds	r0, r4, #0
 800401c:	f7fc fd06 	bl	8000a2c <__aeabi_fmul>
 8004020:	1c03      	adds	r3, r0, #0
 8004022:	1c18      	adds	r0, r3, #0
 8004024:	f7fc f9e2 	bl	80003ec <__aeabi_f2uiz>
 8004028:	0003      	movs	r3, r0
 800402a:	0018      	movs	r0, r3
 800402c:	f002 f85e 	bl	80060ec <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8004030:	210f      	movs	r1, #15
 8004032:	187b      	adds	r3, r7, r1
 8004034:	781a      	ldrb	r2, [r3, #0]
 8004036:	187b      	adds	r3, r7, r1
 8004038:	3201      	adds	r2, #1
 800403a:	701a      	strb	r2, [r3, #0]
 800403c:	230f      	movs	r3, #15
 800403e:	18fa      	adds	r2, r7, r3
 8004040:	1dfb      	adds	r3, r7, #7
 8004042:	7812      	ldrb	r2, [r2, #0]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	429a      	cmp	r2, r3
 8004048:	d200      	bcs.n	800404c <ArmarIzquierda+0x1d0>
 800404a:	e72f      	b.n	8003eac <ArmarIzquierda+0x30>
	}
}
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	46bd      	mov	sp, r7
 8004052:	b004      	add	sp, #16
 8004054:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004058 <ArmarIzquierda1Color>:

void ArmarIzquierda1Color(uint16_t tiempo2){
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af02      	add	r7, sp, #8
 800405e:	0002      	movs	r2, r0
 8004060:	1dbb      	adds	r3, r7, #6
 8004062:	801a      	strh	r2, [r3, #0]
	static uint8_t tiempo;

	if(MAX_LEDS >= 1 && MAX_LEDS <=10){       tiempo=30;
 8004064:	4b2a      	ldr	r3, [pc, #168]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 8004066:	221e      	movs	r2, #30
 8004068:	701a      	strb	r2, [r3, #0]
	}else if(MAX_LEDS >= 11 && MAX_LEDS <=14){tiempo=20;
	}else if(MAX_LEDS >= 15 && MAX_LEDS <=20){tiempo=10;
	}

	ArmarIzquierda(1, tiempo, tiempo2, ROJO);
 800406a:	4b29      	ldr	r3, [pc, #164]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	0019      	movs	r1, r3
 8004070:	1dbb      	adds	r3, r7, #6
 8004072:	881a      	ldrh	r2, [r3, #0]
 8004074:	23ff      	movs	r3, #255	@ 0xff
 8004076:	9301      	str	r3, [sp, #4]
 8004078:	23ff      	movs	r3, #255	@ 0xff
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	2300      	movs	r3, #0
 800407e:	2001      	movs	r0, #1
 8004080:	f7ff fefc 	bl	8003e7c <ArmarIzquierda>
	ArmarIzquierda(1, tiempo, tiempo2, VERDE);
 8004084:	4b22      	ldr	r3, [pc, #136]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	0019      	movs	r1, r3
 800408a:	1dbb      	adds	r3, r7, #6
 800408c:	881a      	ldrh	r2, [r3, #0]
 800408e:	23ff      	movs	r3, #255	@ 0xff
 8004090:	9301      	str	r3, [sp, #4]
 8004092:	2300      	movs	r3, #0
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	23ff      	movs	r3, #255	@ 0xff
 8004098:	2001      	movs	r0, #1
 800409a:	f7ff feef 	bl	8003e7c <ArmarIzquierda>
	ArmarIzquierda(1, tiempo, tiempo2, AZUL);
 800409e:	4b1c      	ldr	r3, [pc, #112]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	0019      	movs	r1, r3
 80040a4:	1dbb      	adds	r3, r7, #6
 80040a6:	881a      	ldrh	r2, [r3, #0]
 80040a8:	2300      	movs	r3, #0
 80040aa:	9301      	str	r3, [sp, #4]
 80040ac:	23ff      	movs	r3, #255	@ 0xff
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	23ff      	movs	r3, #255	@ 0xff
 80040b2:	2001      	movs	r0, #1
 80040b4:	f7ff fee2 	bl	8003e7c <ArmarIzquierda>
	ArmarIzquierda(1, tiempo, tiempo2, MAGENTA_50_1);
 80040b8:	4b15      	ldr	r3, [pc, #84]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	0019      	movs	r1, r3
 80040be:	1dbb      	adds	r3, r7, #6
 80040c0:	881a      	ldrh	r2, [r3, #0]
 80040c2:	2380      	movs	r3, #128	@ 0x80
 80040c4:	9301      	str	r3, [sp, #4]
 80040c6:	23ff      	movs	r3, #255	@ 0xff
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	2300      	movs	r3, #0
 80040cc:	2001      	movs	r0, #1
 80040ce:	f7ff fed5 	bl	8003e7c <ArmarIzquierda>
	ArmarIzquierda(1, tiempo, tiempo2, AMARILLO);
 80040d2:	4b0f      	ldr	r3, [pc, #60]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	0019      	movs	r1, r3
 80040d8:	1dbb      	adds	r3, r7, #6
 80040da:	881a      	ldrh	r2, [r3, #0]
 80040dc:	23ff      	movs	r3, #255	@ 0xff
 80040de:	9301      	str	r3, [sp, #4]
 80040e0:	2300      	movs	r3, #0
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	2300      	movs	r3, #0
 80040e6:	2001      	movs	r0, #1
 80040e8:	f7ff fec8 	bl	8003e7c <ArmarIzquierda>
	ArmarIzquierda(1, tiempo, tiempo2, CIAN);
 80040ec:	4b08      	ldr	r3, [pc, #32]	@ (8004110 <ArmarIzquierda1Color+0xb8>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	0019      	movs	r1, r3
 80040f2:	1dbb      	adds	r3, r7, #6
 80040f4:	881a      	ldrh	r2, [r3, #0]
 80040f6:	2300      	movs	r3, #0
 80040f8:	9301      	str	r3, [sp, #4]
 80040fa:	2300      	movs	r3, #0
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	23ff      	movs	r3, #255	@ 0xff
 8004100:	2001      	movs	r0, #1
 8004102:	f7ff febb 	bl	8003e7c <ArmarIzquierda>
}
 8004106:	46c0      	nop			@ (mov r8, r8)
 8004108:	46bd      	mov	sp, r7
 800410a:	b002      	add	sp, #8
 800410c:	bd80      	pop	{r7, pc}
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	200003e7 	.word	0x200003e7

08004114 <ArmarIzquierdaColores>:

void ArmarIzquierdaColores(uint8_t veces, uint16_t tiempo2){
 8004114:	b590      	push	{r4, r7, lr}
 8004116:	b087      	sub	sp, #28
 8004118:	af02      	add	r7, sp, #8
 800411a:	0002      	movs	r2, r0
 800411c:	1dfb      	adds	r3, r7, #7
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	1d3b      	adds	r3, r7, #4
 8004122:	1c0a      	adds	r2, r1, #0
 8004124:	801a      	strh	r2, [r3, #0]
	static uint8_t tiempo;
	if(MAX_LEDS >= 1 && MAX_LEDS <=10){       tiempo=30;
 8004126:	4bc9      	ldr	r3, [pc, #804]	@ (800444c <ArmarIzquierdaColores+0x338>)
 8004128:	221e      	movs	r2, #30
 800412a:	701a      	strb	r2, [r3, #0]
	}else if(MAX_LEDS >= 11 && MAX_LEDS <=14){tiempo=20;
	}else if(MAX_LEDS >= 15 && MAX_LEDS <=20){tiempo=10;
	}

	for(uint8_t v=0;v<veces;v++){
 800412c:	230f      	movs	r3, #15
 800412e:	18fb      	adds	r3, r7, r3
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e1bb      	b.n	80044ae <ArmarIzquierdaColores+0x39a>

		uint8_t l=1;
 8004136:	230e      	movs	r3, #14
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	2201      	movs	r2, #1
 800413c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 800413e:	230d      	movs	r3, #13
 8004140:	18fb      	adds	r3, r7, r3
 8004142:	2209      	movs	r2, #9
 8004144:	701a      	strb	r2, [r3, #0]
 8004146:	e191      	b.n	800446c <ArmarIzquierdaColores+0x358>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 8004148:	230c      	movs	r3, #12
 800414a:	18fb      	adds	r3, r7, r3
 800414c:	2209      	movs	r2, #9
 800414e:	701a      	strb	r2, [r3, #0]
 8004150:	e16a      	b.n	8004428 <ArmarIzquierdaColores+0x314>
				switch(i){
 8004152:	230c      	movs	r3, #12
 8004154:	18fb      	adds	r3, r7, r3
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b14      	cmp	r3, #20
 800415a:	d900      	bls.n	800415e <ArmarIzquierdaColores+0x4a>
 800415c:	e108      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
 800415e:	009a      	lsls	r2, r3, #2
 8004160:	4bbb      	ldr	r3, [pc, #748]	@ (8004450 <ArmarIzquierdaColores+0x33c>)
 8004162:	18d3      	adds	r3, r2, r3
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	469f      	mov	pc, r3
					case 1 :Encender_1_Led_4(i,l,AMARILLO_50_1);break;
 8004168:	230e      	movs	r3, #14
 800416a:	18fb      	adds	r3, r7, r3
 800416c:	7819      	ldrb	r1, [r3, #0]
 800416e:	230c      	movs	r3, #12
 8004170:	18fb      	adds	r3, r7, r3
 8004172:	7818      	ldrb	r0, [r3, #0]
 8004174:	23ff      	movs	r3, #255	@ 0xff
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	2380      	movs	r3, #128	@ 0x80
 800417a:	2200      	movs	r2, #0
 800417c:	f7ff fe2f 	bl	8003dde <Encender_1_Led_4>
 8004180:	e0f6      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 2 :Encender_1_Led_4(i,l,CIAN_50_1);break;
 8004182:	230e      	movs	r3, #14
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	7819      	ldrb	r1, [r3, #0]
 8004188:	230c      	movs	r3, #12
 800418a:	18fb      	adds	r3, r7, r3
 800418c:	7818      	ldrb	r0, [r3, #0]
 800418e:	2380      	movs	r3, #128	@ 0x80
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	2300      	movs	r3, #0
 8004194:	22ff      	movs	r2, #255	@ 0xff
 8004196:	f7ff fe22 	bl	8003dde <Encender_1_Led_4>
 800419a:	e0e9      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 3 :Encender_1_Led_4(i,l,MAGENTA_50_1);break;
 800419c:	230e      	movs	r3, #14
 800419e:	18fb      	adds	r3, r7, r3
 80041a0:	7819      	ldrb	r1, [r3, #0]
 80041a2:	230c      	movs	r3, #12
 80041a4:	18fb      	adds	r3, r7, r3
 80041a6:	7818      	ldrb	r0, [r3, #0]
 80041a8:	2380      	movs	r3, #128	@ 0x80
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	23ff      	movs	r3, #255	@ 0xff
 80041ae:	2200      	movs	r2, #0
 80041b0:	f7ff fe15 	bl	8003dde <Encender_1_Led_4>
 80041b4:	e0dc      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 4 :Encender_1_Led_4(i,l,AMARILLO_50_2);break;
 80041b6:	230e      	movs	r3, #14
 80041b8:	18fb      	adds	r3, r7, r3
 80041ba:	7819      	ldrb	r1, [r3, #0]
 80041bc:	230c      	movs	r3, #12
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	7818      	ldrb	r0, [r3, #0]
 80041c2:	23ff      	movs	r3, #255	@ 0xff
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	2300      	movs	r3, #0
 80041c8:	2280      	movs	r2, #128	@ 0x80
 80041ca:	f7ff fe08 	bl	8003dde <Encender_1_Led_4>
 80041ce:	e0cf      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 5 :Encender_1_Led_4(i,l,VERDE);break;
 80041d0:	230e      	movs	r3, #14
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	7819      	ldrb	r1, [r3, #0]
 80041d6:	230c      	movs	r3, #12
 80041d8:	18fb      	adds	r3, r7, r3
 80041da:	7818      	ldrb	r0, [r3, #0]
 80041dc:	23ff      	movs	r3, #255	@ 0xff
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	2300      	movs	r3, #0
 80041e2:	22ff      	movs	r2, #255	@ 0xff
 80041e4:	f7ff fdfb 	bl	8003dde <Encender_1_Led_4>
 80041e8:	e0c2      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 6 :Encender_1_Led_4(i,l,AZUL);break;
 80041ea:	230e      	movs	r3, #14
 80041ec:	18fb      	adds	r3, r7, r3
 80041ee:	7819      	ldrb	r1, [r3, #0]
 80041f0:	230c      	movs	r3, #12
 80041f2:	18fb      	adds	r3, r7, r3
 80041f4:	7818      	ldrb	r0, [r3, #0]
 80041f6:	2300      	movs	r3, #0
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	23ff      	movs	r3, #255	@ 0xff
 80041fc:	22ff      	movs	r2, #255	@ 0xff
 80041fe:	f7ff fdee 	bl	8003dde <Encender_1_Led_4>
 8004202:	e0b5      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 7 :Encender_1_Led_4(i,l,ROJO);break;
 8004204:	230e      	movs	r3, #14
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	7819      	ldrb	r1, [r3, #0]
 800420a:	230c      	movs	r3, #12
 800420c:	18fb      	adds	r3, r7, r3
 800420e:	7818      	ldrb	r0, [r3, #0]
 8004210:	23ff      	movs	r3, #255	@ 0xff
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	23ff      	movs	r3, #255	@ 0xff
 8004216:	2200      	movs	r2, #0
 8004218:	f7ff fde1 	bl	8003dde <Encender_1_Led_4>
 800421c:	e0a8      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 8 :Encender_1_Led_4(i,l,BLANCO);break;
 800421e:	230e      	movs	r3, #14
 8004220:	18fb      	adds	r3, r7, r3
 8004222:	7819      	ldrb	r1, [r3, #0]
 8004224:	230c      	movs	r3, #12
 8004226:	18fb      	adds	r3, r7, r3
 8004228:	7818      	ldrb	r0, [r3, #0]
 800422a:	2300      	movs	r3, #0
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	2300      	movs	r3, #0
 8004230:	2200      	movs	r2, #0
 8004232:	f7ff fdd4 	bl	8003dde <Encender_1_Led_4>
 8004236:	e09b      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 9 :Encender_1_Led_4(i,l,CIAN);break;
 8004238:	230e      	movs	r3, #14
 800423a:	18fb      	adds	r3, r7, r3
 800423c:	7819      	ldrb	r1, [r3, #0]
 800423e:	230c      	movs	r3, #12
 8004240:	18fb      	adds	r3, r7, r3
 8004242:	7818      	ldrb	r0, [r3, #0]
 8004244:	2300      	movs	r3, #0
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	2300      	movs	r3, #0
 800424a:	22ff      	movs	r2, #255	@ 0xff
 800424c:	f7ff fdc7 	bl	8003dde <Encender_1_Led_4>
 8004250:	e08e      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 10:Encender_1_Led_4(i,l,MAGENTA);break;
 8004252:	230e      	movs	r3, #14
 8004254:	18fb      	adds	r3, r7, r3
 8004256:	7819      	ldrb	r1, [r3, #0]
 8004258:	230c      	movs	r3, #12
 800425a:	18fb      	adds	r3, r7, r3
 800425c:	7818      	ldrb	r0, [r3, #0]
 800425e:	2300      	movs	r3, #0
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	23ff      	movs	r3, #255	@ 0xff
 8004264:	2200      	movs	r2, #0
 8004266:	f7ff fdba 	bl	8003dde <Encender_1_Led_4>
 800426a:	e081      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 11:Encender_1_Led_4(i,l,AMARILLO_50_1);break;
 800426c:	230e      	movs	r3, #14
 800426e:	18fb      	adds	r3, r7, r3
 8004270:	7819      	ldrb	r1, [r3, #0]
 8004272:	230c      	movs	r3, #12
 8004274:	18fb      	adds	r3, r7, r3
 8004276:	7818      	ldrb	r0, [r3, #0]
 8004278:	23ff      	movs	r3, #255	@ 0xff
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	2380      	movs	r3, #128	@ 0x80
 800427e:	2200      	movs	r2, #0
 8004280:	f7ff fdad 	bl	8003dde <Encender_1_Led_4>
 8004284:	e074      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 12:Encender_1_Led_4(i,l,CIAN_50_1);break;
 8004286:	230e      	movs	r3, #14
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	7819      	ldrb	r1, [r3, #0]
 800428c:	230c      	movs	r3, #12
 800428e:	18fb      	adds	r3, r7, r3
 8004290:	7818      	ldrb	r0, [r3, #0]
 8004292:	2380      	movs	r3, #128	@ 0x80
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	2300      	movs	r3, #0
 8004298:	22ff      	movs	r2, #255	@ 0xff
 800429a:	f7ff fda0 	bl	8003dde <Encender_1_Led_4>
 800429e:	e067      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 13:Encender_1_Led_4(i,l,MAGENTA_50_1);break;
 80042a0:	230e      	movs	r3, #14
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	7819      	ldrb	r1, [r3, #0]
 80042a6:	230c      	movs	r3, #12
 80042a8:	18fb      	adds	r3, r7, r3
 80042aa:	7818      	ldrb	r0, [r3, #0]
 80042ac:	2380      	movs	r3, #128	@ 0x80
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	23ff      	movs	r3, #255	@ 0xff
 80042b2:	2200      	movs	r2, #0
 80042b4:	f7ff fd93 	bl	8003dde <Encender_1_Led_4>
 80042b8:	e05a      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 14:Encender_1_Led_4(i,l,AMARILLO_50_2);break;
 80042ba:	230e      	movs	r3, #14
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	7819      	ldrb	r1, [r3, #0]
 80042c0:	230c      	movs	r3, #12
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	7818      	ldrb	r0, [r3, #0]
 80042c6:	23ff      	movs	r3, #255	@ 0xff
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	2300      	movs	r3, #0
 80042cc:	2280      	movs	r2, #128	@ 0x80
 80042ce:	f7ff fd86 	bl	8003dde <Encender_1_Led_4>
 80042d2:	e04d      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 15:Encender_1_Led_4(i,l,VERDE);break;
 80042d4:	230e      	movs	r3, #14
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	7819      	ldrb	r1, [r3, #0]
 80042da:	230c      	movs	r3, #12
 80042dc:	18fb      	adds	r3, r7, r3
 80042de:	7818      	ldrb	r0, [r3, #0]
 80042e0:	23ff      	movs	r3, #255	@ 0xff
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	2300      	movs	r3, #0
 80042e6:	22ff      	movs	r2, #255	@ 0xff
 80042e8:	f7ff fd79 	bl	8003dde <Encender_1_Led_4>
 80042ec:	e040      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 16:Encender_1_Led_4(i,l,AZUL);break;
 80042ee:	230e      	movs	r3, #14
 80042f0:	18fb      	adds	r3, r7, r3
 80042f2:	7819      	ldrb	r1, [r3, #0]
 80042f4:	230c      	movs	r3, #12
 80042f6:	18fb      	adds	r3, r7, r3
 80042f8:	7818      	ldrb	r0, [r3, #0]
 80042fa:	2300      	movs	r3, #0
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	23ff      	movs	r3, #255	@ 0xff
 8004300:	22ff      	movs	r2, #255	@ 0xff
 8004302:	f7ff fd6c 	bl	8003dde <Encender_1_Led_4>
 8004306:	e033      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 17:Encender_1_Led_4(i,l,ROJO);break;
 8004308:	230e      	movs	r3, #14
 800430a:	18fb      	adds	r3, r7, r3
 800430c:	7819      	ldrb	r1, [r3, #0]
 800430e:	230c      	movs	r3, #12
 8004310:	18fb      	adds	r3, r7, r3
 8004312:	7818      	ldrb	r0, [r3, #0]
 8004314:	23ff      	movs	r3, #255	@ 0xff
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	23ff      	movs	r3, #255	@ 0xff
 800431a:	2200      	movs	r2, #0
 800431c:	f7ff fd5f 	bl	8003dde <Encender_1_Led_4>
 8004320:	e026      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 18:Encender_1_Led_4(i,l,BLANCO);break;
 8004322:	230e      	movs	r3, #14
 8004324:	18fb      	adds	r3, r7, r3
 8004326:	7819      	ldrb	r1, [r3, #0]
 8004328:	230c      	movs	r3, #12
 800432a:	18fb      	adds	r3, r7, r3
 800432c:	7818      	ldrb	r0, [r3, #0]
 800432e:	2300      	movs	r3, #0
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	2300      	movs	r3, #0
 8004334:	2200      	movs	r2, #0
 8004336:	f7ff fd52 	bl	8003dde <Encender_1_Led_4>
 800433a:	e019      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 19:Encender_1_Led_4(i,l,CIAN);break;
 800433c:	230e      	movs	r3, #14
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	7819      	ldrb	r1, [r3, #0]
 8004342:	230c      	movs	r3, #12
 8004344:	18fb      	adds	r3, r7, r3
 8004346:	7818      	ldrb	r0, [r3, #0]
 8004348:	2300      	movs	r3, #0
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	2300      	movs	r3, #0
 800434e:	22ff      	movs	r2, #255	@ 0xff
 8004350:	f7ff fd45 	bl	8003dde <Encender_1_Led_4>
 8004354:	e00c      	b.n	8004370 <ArmarIzquierdaColores+0x25c>
					case 20:Encender_1_Led_4(i,l,MAGENTA);break;
 8004356:	230e      	movs	r3, #14
 8004358:	18fb      	adds	r3, r7, r3
 800435a:	7819      	ldrb	r1, [r3, #0]
 800435c:	230c      	movs	r3, #12
 800435e:	18fb      	adds	r3, r7, r3
 8004360:	7818      	ldrb	r0, [r3, #0]
 8004362:	2300      	movs	r3, #0
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	23ff      	movs	r3, #255	@ 0xff
 8004368:	2200      	movs	r2, #0
 800436a:	f7ff fd38 	bl	8003dde <Encender_1_Led_4>
 800436e:	46c0      	nop			@ (mov r8, r8)
				}

				if(l<MAX_LEDS/2){
 8004370:	230e      	movs	r3, #14
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	2b03      	cmp	r3, #3
 8004378:	d815      	bhi.n	80043a6 <ArmarIzquierdaColores+0x292>
					//HAL_Delay(tiempo);
					HAL_Delay(tiempo*Refresh_ADC_Value());
 800437a:	4b34      	ldr	r3, [pc, #208]	@ (800444c <ArmarIzquierdaColores+0x338>)
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	0018      	movs	r0, r3
 8004380:	f7fc ff32 	bl	80011e8 <__aeabi_i2f>
 8004384:	1c04      	adds	r4, r0, #0
 8004386:	f001 fc9d 	bl	8005cc4 <Refresh_ADC_Value>
 800438a:	1c03      	adds	r3, r0, #0
 800438c:	1c19      	adds	r1, r3, #0
 800438e:	1c20      	adds	r0, r4, #0
 8004390:	f7fc fb4c 	bl	8000a2c <__aeabi_fmul>
 8004394:	1c03      	adds	r3, r0, #0
 8004396:	1c18      	adds	r0, r3, #0
 8004398:	f7fc f828 	bl	80003ec <__aeabi_f2uiz>
 800439c:	0003      	movs	r3, r0
 800439e:	0018      	movs	r0, r3
 80043a0:	f001 fea4 	bl	80060ec <HAL_Delay>
 80043a4:	e03a      	b.n	800441c <ArmarIzquierdaColores+0x308>
				}else if(l>=MAX_LEDS-2){
 80043a6:	230e      	movs	r3, #14
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	2b06      	cmp	r3, #6
 80043ae:	d91b      	bls.n	80043e8 <ArmarIzquierdaColores+0x2d4>
					//HAL_Delay(tiempo*4);
					HAL_Delay(tiempo*Refresh_ADC_Value()*4);
 80043b0:	4b26      	ldr	r3, [pc, #152]	@ (800444c <ArmarIzquierdaColores+0x338>)
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f7fc ff17 	bl	80011e8 <__aeabi_i2f>
 80043ba:	1c04      	adds	r4, r0, #0
 80043bc:	f001 fc82 	bl	8005cc4 <Refresh_ADC_Value>
 80043c0:	1c03      	adds	r3, r0, #0
 80043c2:	1c19      	adds	r1, r3, #0
 80043c4:	1c20      	adds	r0, r4, #0
 80043c6:	f7fc fb31 	bl	8000a2c <__aeabi_fmul>
 80043ca:	1c03      	adds	r3, r0, #0
 80043cc:	2181      	movs	r1, #129	@ 0x81
 80043ce:	05c9      	lsls	r1, r1, #23
 80043d0:	1c18      	adds	r0, r3, #0
 80043d2:	f7fc fb2b 	bl	8000a2c <__aeabi_fmul>
 80043d6:	1c03      	adds	r3, r0, #0
 80043d8:	1c18      	adds	r0, r3, #0
 80043da:	f7fc f807 	bl	80003ec <__aeabi_f2uiz>
 80043de:	0003      	movs	r3, r0
 80043e0:	0018      	movs	r0, r3
 80043e2:	f001 fe83 	bl	80060ec <HAL_Delay>
 80043e6:	e019      	b.n	800441c <ArmarIzquierdaColores+0x308>
				}else{
					//HAL_Delay(tiempo*2);
					HAL_Delay(tiempo*Refresh_ADC_Value()*2);
 80043e8:	4b18      	ldr	r3, [pc, #96]	@ (800444c <ArmarIzquierdaColores+0x338>)
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	0018      	movs	r0, r3
 80043ee:	f7fc fefb 	bl	80011e8 <__aeabi_i2f>
 80043f2:	1c04      	adds	r4, r0, #0
 80043f4:	f001 fc66 	bl	8005cc4 <Refresh_ADC_Value>
 80043f8:	1c03      	adds	r3, r0, #0
 80043fa:	1c19      	adds	r1, r3, #0
 80043fc:	1c20      	adds	r0, r4, #0
 80043fe:	f7fc fb15 	bl	8000a2c <__aeabi_fmul>
 8004402:	1c03      	adds	r3, r0, #0
 8004404:	1c19      	adds	r1, r3, #0
 8004406:	1c18      	adds	r0, r3, #0
 8004408:	f7fc f808 	bl	800041c <__aeabi_fadd>
 800440c:	1c03      	adds	r3, r0, #0
 800440e:	1c18      	adds	r0, r3, #0
 8004410:	f7fb ffec 	bl	80003ec <__aeabi_f2uiz>
 8004414:	0003      	movs	r3, r0
 8004416:	0018      	movs	r0, r3
 8004418:	f001 fe68 	bl	80060ec <HAL_Delay>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 800441c:	210c      	movs	r1, #12
 800441e:	187b      	adds	r3, r7, r1
 8004420:	781a      	ldrb	r2, [r3, #0]
 8004422:	187b      	adds	r3, r7, r1
 8004424:	3a01      	subs	r2, #1
 8004426:	701a      	strb	r2, [r3, #0]
 8004428:	230c      	movs	r3, #12
 800442a:	18fa      	adds	r2, r7, r3
 800442c:	210e      	movs	r1, #14
 800442e:	187b      	adds	r3, r7, r1
 8004430:	7812      	ldrb	r2, [r2, #0]
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	429a      	cmp	r2, r3
 8004436:	d300      	bcc.n	800443a <ArmarIzquierdaColores+0x326>
 8004438:	e68b      	b.n	8004152 <ArmarIzquierdaColores+0x3e>
				}
			}

			if(l>=MAX_LEDS){
 800443a:	000a      	movs	r2, r1
 800443c:	18bb      	adds	r3, r7, r2
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b08      	cmp	r3, #8
 8004442:	d907      	bls.n	8004454 <ArmarIzquierdaColores+0x340>
				l=1;
 8004444:	18bb      	adds	r3, r7, r2
 8004446:	2201      	movs	r2, #1
 8004448:	701a      	strb	r2, [r3, #0]
 800444a:	e009      	b.n	8004460 <ArmarIzquierdaColores+0x34c>
 800444c:	200003e8 	.word	0x200003e8
 8004450:	08009788 	.word	0x08009788
			}else{
				//ControlLeds(l,1,r,g,b);
				l++;
 8004454:	210e      	movs	r1, #14
 8004456:	187b      	adds	r3, r7, r1
 8004458:	781a      	ldrb	r2, [r3, #0]
 800445a:	187b      	adds	r3, r7, r1
 800445c:	3201      	adds	r2, #1
 800445e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=MAX_LEDS;i>=1;i--){
 8004460:	210d      	movs	r1, #13
 8004462:	187b      	adds	r3, r7, r1
 8004464:	781a      	ldrb	r2, [r3, #0]
 8004466:	187b      	adds	r3, r7, r1
 8004468:	3a01      	subs	r2, #1
 800446a:	701a      	strb	r2, [r3, #0]
 800446c:	230d      	movs	r3, #13
 800446e:	18fb      	adds	r3, r7, r3
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d000      	beq.n	8004478 <ArmarIzquierdaColores+0x364>
 8004476:	e667      	b.n	8004148 <ArmarIzquierdaColores+0x34>
			}
		}
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8004478:	1d3b      	adds	r3, r7, #4
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	0018      	movs	r0, r3
 800447e:	f7fc feb3 	bl	80011e8 <__aeabi_i2f>
 8004482:	1c04      	adds	r4, r0, #0
 8004484:	f001 fc1e 	bl	8005cc4 <Refresh_ADC_Value>
 8004488:	1c03      	adds	r3, r0, #0
 800448a:	1c19      	adds	r1, r3, #0
 800448c:	1c20      	adds	r0, r4, #0
 800448e:	f7fc facd 	bl	8000a2c <__aeabi_fmul>
 8004492:	1c03      	adds	r3, r0, #0
 8004494:	1c18      	adds	r0, r3, #0
 8004496:	f7fb ffa9 	bl	80003ec <__aeabi_f2uiz>
 800449a:	0003      	movs	r3, r0
 800449c:	0018      	movs	r0, r3
 800449e:	f001 fe25 	bl	80060ec <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 80044a2:	210f      	movs	r1, #15
 80044a4:	187b      	adds	r3, r7, r1
 80044a6:	781a      	ldrb	r2, [r3, #0]
 80044a8:	187b      	adds	r3, r7, r1
 80044aa:	3201      	adds	r2, #1
 80044ac:	701a      	strb	r2, [r3, #0]
 80044ae:	230f      	movs	r3, #15
 80044b0:	18fa      	adds	r2, r7, r3
 80044b2:	1dfb      	adds	r3, r7, #7
 80044b4:	7812      	ldrb	r2, [r2, #0]
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d200      	bcs.n	80044be <ArmarIzquierdaColores+0x3aa>
 80044bc:	e63b      	b.n	8004136 <ArmarIzquierdaColores+0x22>
	}
}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	46c0      	nop			@ (mov r8, r8)
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b005      	add	sp, #20
 80044c6:	bd90      	pop	{r4, r7, pc}

080044c8 <VolumenAbrirColores>:
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
	}
}

void VolumenAbrirColores(uint8_t veces, uint16_t tiempo2){
 80044c8:	b5b0      	push	{r4, r5, r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	0002      	movs	r2, r0
 80044d0:	1dfb      	adds	r3, r7, #7
 80044d2:	701a      	strb	r2, [r3, #0]
 80044d4:	1d3b      	adds	r3, r7, #4
 80044d6:	1c0a      	adds	r2, r1, #0
 80044d8:	801a      	strh	r2, [r3, #0]

	static uint8_t tiempo;
	if(MAX_LEDS >= 1 && MAX_LEDS <=10){       tiempo=25;
 80044da:	4be4      	ldr	r3, [pc, #912]	@ (800486c <VolumenAbrirColores+0x3a4>)
 80044dc:	2219      	movs	r2, #25
 80044de:	701a      	strb	r2, [r3, #0]
	}else if(MAX_LEDS >= 11 && MAX_LEDS <=14){tiempo=15;
	}else if(MAX_LEDS >= 15 && MAX_LEDS <=20){tiempo=5;
	}

	for(uint8_t v=0;v<veces;v++){
 80044e0:	230f      	movs	r3, #15
 80044e2:	18fb      	adds	r3, r7, r3
 80044e4:	2200      	movs	r2, #0
 80044e6:	701a      	strb	r2, [r3, #0]
 80044e8:	e21a      	b.n	8004920 <VolumenAbrirColores+0x458>
		uint8_t l;
		for(uint8_t i=1;i<=MAX_LEDS;i++){
 80044ea:	230e      	movs	r3, #14
 80044ec:	18fb      	adds	r3, r7, r3
 80044ee:	2201      	movs	r2, #1
 80044f0:	701a      	strb	r2, [r3, #0]
 80044f2:	e1f4      	b.n	80048de <VolumenAbrirColores+0x416>
			l=i;
 80044f4:	250b      	movs	r5, #11
 80044f6:	197b      	adds	r3, r7, r5
 80044f8:	220e      	movs	r2, #14
 80044fa:	18ba      	adds	r2, r7, r2
 80044fc:	7812      	ldrb	r2, [r2, #0]
 80044fe:	701a      	strb	r2, [r3, #0]
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value());
 8004500:	4bda      	ldr	r3, [pc, #872]	@ (800486c <VolumenAbrirColores+0x3a4>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	0018      	movs	r0, r3
 8004506:	f7fc fe6f 	bl	80011e8 <__aeabi_i2f>
 800450a:	1c04      	adds	r4, r0, #0
 800450c:	f001 fbda 	bl	8005cc4 <Refresh_ADC_Value>
 8004510:	1c03      	adds	r3, r0, #0
 8004512:	1c19      	adds	r1, r3, #0
 8004514:	1c20      	adds	r0, r4, #0
 8004516:	f7fc fa89 	bl	8000a2c <__aeabi_fmul>
 800451a:	1c03      	adds	r3, r0, #0
 800451c:	1c18      	adds	r0, r3, #0
 800451e:	f7fb ff65 	bl	80003ec <__aeabi_f2uiz>
 8004522:	0003      	movs	r3, r0
 8004524:	0018      	movs	r0, r3
 8004526:	f001 fde1 	bl	80060ec <HAL_Delay>
			for(uint8_t i=l;i<=MAX_LEDS;i++){
 800452a:	230d      	movs	r3, #13
 800452c:	18fb      	adds	r3, r7, r3
 800452e:	197a      	adds	r2, r7, r5
 8004530:	7812      	ldrb	r2, [r2, #0]
 8004532:	701a      	strb	r2, [r3, #0]
 8004534:	e0d9      	b.n	80046ea <VolumenAbrirColores+0x222>
				//Encender_1_Led_2(i,r,g,b);
				switch(i){
 8004536:	230d      	movs	r3, #13
 8004538:	18fb      	adds	r3, r7, r3
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b14      	cmp	r3, #20
 800453e:	d900      	bls.n	8004542 <VolumenAbrirColores+0x7a>
 8004540:	e0b8      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
 8004542:	009a      	lsls	r2, r3, #2
 8004544:	4bca      	ldr	r3, [pc, #808]	@ (8004870 <VolumenAbrirColores+0x3a8>)
 8004546:	18d3      	adds	r3, r2, r3
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	469f      	mov	pc, r3
					case 1 :Encender_1_Led_2(i,AMARILLO_50_1);break;
 800454c:	230d      	movs	r3, #13
 800454e:	18fb      	adds	r3, r7, r3
 8004550:	7818      	ldrb	r0, [r3, #0]
 8004552:	23ff      	movs	r3, #255	@ 0xff
 8004554:	2280      	movs	r2, #128	@ 0x80
 8004556:	2100      	movs	r1, #0
 8004558:	f7ff fbab 	bl	8003cb2 <Encender_1_Led_2>
 800455c:	e0aa      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 2 :Encender_1_Led_2(i,CIAN_50_1);break;
 800455e:	230d      	movs	r3, #13
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	7818      	ldrb	r0, [r3, #0]
 8004564:	2380      	movs	r3, #128	@ 0x80
 8004566:	2200      	movs	r2, #0
 8004568:	21ff      	movs	r1, #255	@ 0xff
 800456a:	f7ff fba2 	bl	8003cb2 <Encender_1_Led_2>
 800456e:	e0a1      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 3 :Encender_1_Led_2(i,MAGENTA_50_1);break;
 8004570:	230d      	movs	r3, #13
 8004572:	18fb      	adds	r3, r7, r3
 8004574:	7818      	ldrb	r0, [r3, #0]
 8004576:	2380      	movs	r3, #128	@ 0x80
 8004578:	22ff      	movs	r2, #255	@ 0xff
 800457a:	2100      	movs	r1, #0
 800457c:	f7ff fb99 	bl	8003cb2 <Encender_1_Led_2>
 8004580:	e098      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 4 :Encender_1_Led_2(i,AMARILLO_50_2);break;
 8004582:	230d      	movs	r3, #13
 8004584:	18fb      	adds	r3, r7, r3
 8004586:	7818      	ldrb	r0, [r3, #0]
 8004588:	23ff      	movs	r3, #255	@ 0xff
 800458a:	2200      	movs	r2, #0
 800458c:	2180      	movs	r1, #128	@ 0x80
 800458e:	f7ff fb90 	bl	8003cb2 <Encender_1_Led_2>
 8004592:	e08f      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 5 :Encender_1_Led_2(i,VERDE);break;
 8004594:	230d      	movs	r3, #13
 8004596:	18fb      	adds	r3, r7, r3
 8004598:	7818      	ldrb	r0, [r3, #0]
 800459a:	23ff      	movs	r3, #255	@ 0xff
 800459c:	2200      	movs	r2, #0
 800459e:	21ff      	movs	r1, #255	@ 0xff
 80045a0:	f7ff fb87 	bl	8003cb2 <Encender_1_Led_2>
 80045a4:	e086      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 6 :Encender_1_Led_2(i,AZUL);break;
 80045a6:	230d      	movs	r3, #13
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	7818      	ldrb	r0, [r3, #0]
 80045ac:	2300      	movs	r3, #0
 80045ae:	22ff      	movs	r2, #255	@ 0xff
 80045b0:	21ff      	movs	r1, #255	@ 0xff
 80045b2:	f7ff fb7e 	bl	8003cb2 <Encender_1_Led_2>
 80045b6:	e07d      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 7 :Encender_1_Led_2(i,ROJO);break;
 80045b8:	230d      	movs	r3, #13
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	7818      	ldrb	r0, [r3, #0]
 80045be:	23ff      	movs	r3, #255	@ 0xff
 80045c0:	22ff      	movs	r2, #255	@ 0xff
 80045c2:	2100      	movs	r1, #0
 80045c4:	f7ff fb75 	bl	8003cb2 <Encender_1_Led_2>
 80045c8:	e074      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 8 :Encender_1_Led_2(i,BLANCO);break;
 80045ca:	230d      	movs	r3, #13
 80045cc:	18fb      	adds	r3, r7, r3
 80045ce:	7818      	ldrb	r0, [r3, #0]
 80045d0:	2300      	movs	r3, #0
 80045d2:	2200      	movs	r2, #0
 80045d4:	2100      	movs	r1, #0
 80045d6:	f7ff fb6c 	bl	8003cb2 <Encender_1_Led_2>
 80045da:	e06b      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 9 :Encender_1_Led_2(i,CIAN);break;
 80045dc:	230d      	movs	r3, #13
 80045de:	18fb      	adds	r3, r7, r3
 80045e0:	7818      	ldrb	r0, [r3, #0]
 80045e2:	2300      	movs	r3, #0
 80045e4:	2200      	movs	r2, #0
 80045e6:	21ff      	movs	r1, #255	@ 0xff
 80045e8:	f7ff fb63 	bl	8003cb2 <Encender_1_Led_2>
 80045ec:	e062      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 10:Encender_1_Led_2(i,MAGENTA);break;
 80045ee:	230d      	movs	r3, #13
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	7818      	ldrb	r0, [r3, #0]
 80045f4:	2300      	movs	r3, #0
 80045f6:	22ff      	movs	r2, #255	@ 0xff
 80045f8:	2100      	movs	r1, #0
 80045fa:	f7ff fb5a 	bl	8003cb2 <Encender_1_Led_2>
 80045fe:	e059      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 11:Encender_1_Led_2(i,AMARILLO_50_1);break;
 8004600:	230d      	movs	r3, #13
 8004602:	18fb      	adds	r3, r7, r3
 8004604:	7818      	ldrb	r0, [r3, #0]
 8004606:	23ff      	movs	r3, #255	@ 0xff
 8004608:	2280      	movs	r2, #128	@ 0x80
 800460a:	2100      	movs	r1, #0
 800460c:	f7ff fb51 	bl	8003cb2 <Encender_1_Led_2>
 8004610:	e050      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 12:Encender_1_Led_2(i,CIAN_50_1);break;
 8004612:	230d      	movs	r3, #13
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	7818      	ldrb	r0, [r3, #0]
 8004618:	2380      	movs	r3, #128	@ 0x80
 800461a:	2200      	movs	r2, #0
 800461c:	21ff      	movs	r1, #255	@ 0xff
 800461e:	f7ff fb48 	bl	8003cb2 <Encender_1_Led_2>
 8004622:	e047      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 13:Encender_1_Led_2(i,MAGENTA_50_1);break;
 8004624:	230d      	movs	r3, #13
 8004626:	18fb      	adds	r3, r7, r3
 8004628:	7818      	ldrb	r0, [r3, #0]
 800462a:	2380      	movs	r3, #128	@ 0x80
 800462c:	22ff      	movs	r2, #255	@ 0xff
 800462e:	2100      	movs	r1, #0
 8004630:	f7ff fb3f 	bl	8003cb2 <Encender_1_Led_2>
 8004634:	e03e      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 14:Encender_1_Led_2(i,AMARILLO_50_2);break;
 8004636:	230d      	movs	r3, #13
 8004638:	18fb      	adds	r3, r7, r3
 800463a:	7818      	ldrb	r0, [r3, #0]
 800463c:	23ff      	movs	r3, #255	@ 0xff
 800463e:	2200      	movs	r2, #0
 8004640:	2180      	movs	r1, #128	@ 0x80
 8004642:	f7ff fb36 	bl	8003cb2 <Encender_1_Led_2>
 8004646:	e035      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 15:Encender_1_Led_2(i,VERDE);break;
 8004648:	230d      	movs	r3, #13
 800464a:	18fb      	adds	r3, r7, r3
 800464c:	7818      	ldrb	r0, [r3, #0]
 800464e:	23ff      	movs	r3, #255	@ 0xff
 8004650:	2200      	movs	r2, #0
 8004652:	21ff      	movs	r1, #255	@ 0xff
 8004654:	f7ff fb2d 	bl	8003cb2 <Encender_1_Led_2>
 8004658:	e02c      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 16:Encender_1_Led_2(i,AZUL);break;
 800465a:	230d      	movs	r3, #13
 800465c:	18fb      	adds	r3, r7, r3
 800465e:	7818      	ldrb	r0, [r3, #0]
 8004660:	2300      	movs	r3, #0
 8004662:	22ff      	movs	r2, #255	@ 0xff
 8004664:	21ff      	movs	r1, #255	@ 0xff
 8004666:	f7ff fb24 	bl	8003cb2 <Encender_1_Led_2>
 800466a:	e023      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 17:Encender_1_Led_2(i,ROJO);break;
 800466c:	230d      	movs	r3, #13
 800466e:	18fb      	adds	r3, r7, r3
 8004670:	7818      	ldrb	r0, [r3, #0]
 8004672:	23ff      	movs	r3, #255	@ 0xff
 8004674:	22ff      	movs	r2, #255	@ 0xff
 8004676:	2100      	movs	r1, #0
 8004678:	f7ff fb1b 	bl	8003cb2 <Encender_1_Led_2>
 800467c:	e01a      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 18:Encender_1_Led_2(i,BLANCO);break;
 800467e:	230d      	movs	r3, #13
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	7818      	ldrb	r0, [r3, #0]
 8004684:	2300      	movs	r3, #0
 8004686:	2200      	movs	r2, #0
 8004688:	2100      	movs	r1, #0
 800468a:	f7ff fb12 	bl	8003cb2 <Encender_1_Led_2>
 800468e:	e011      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 19:Encender_1_Led_2(i,MAGENTA);break;
 8004690:	230d      	movs	r3, #13
 8004692:	18fb      	adds	r3, r7, r3
 8004694:	7818      	ldrb	r0, [r3, #0]
 8004696:	2300      	movs	r3, #0
 8004698:	22ff      	movs	r2, #255	@ 0xff
 800469a:	2100      	movs	r1, #0
 800469c:	f7ff fb09 	bl	8003cb2 <Encender_1_Led_2>
 80046a0:	e008      	b.n	80046b4 <VolumenAbrirColores+0x1ec>
					case 20:Encender_1_Led_2(i,CIAN);break;
 80046a2:	230d      	movs	r3, #13
 80046a4:	18fb      	adds	r3, r7, r3
 80046a6:	7818      	ldrb	r0, [r3, #0]
 80046a8:	2300      	movs	r3, #0
 80046aa:	2200      	movs	r2, #0
 80046ac:	21ff      	movs	r1, #255	@ 0xff
 80046ae:	f7ff fb00 	bl	8003cb2 <Encender_1_Led_2>
 80046b2:	46c0      	nop			@ (mov r8, r8)
				}
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80046b4:	4b6d      	ldr	r3, [pc, #436]	@ (800486c <VolumenAbrirColores+0x3a4>)
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	0018      	movs	r0, r3
 80046ba:	f7fc fd95 	bl	80011e8 <__aeabi_i2f>
 80046be:	1c04      	adds	r4, r0, #0
 80046c0:	f001 fb00 	bl	8005cc4 <Refresh_ADC_Value>
 80046c4:	1c03      	adds	r3, r0, #0
 80046c6:	1c19      	adds	r1, r3, #0
 80046c8:	1c20      	adds	r0, r4, #0
 80046ca:	f7fc f9af 	bl	8000a2c <__aeabi_fmul>
 80046ce:	1c03      	adds	r3, r0, #0
 80046d0:	1c18      	adds	r0, r3, #0
 80046d2:	f7fb fe8b 	bl	80003ec <__aeabi_f2uiz>
 80046d6:	0003      	movs	r3, r0
 80046d8:	0018      	movs	r0, r3
 80046da:	f001 fd07 	bl	80060ec <HAL_Delay>
			for(uint8_t i=l;i<=MAX_LEDS;i++){
 80046de:	210d      	movs	r1, #13
 80046e0:	187b      	adds	r3, r7, r1
 80046e2:	781a      	ldrb	r2, [r3, #0]
 80046e4:	187b      	adds	r3, r7, r1
 80046e6:	3201      	adds	r2, #1
 80046e8:	701a      	strb	r2, [r3, #0]
 80046ea:	230d      	movs	r3, #13
 80046ec:	18fb      	adds	r3, r7, r3
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	2b09      	cmp	r3, #9
 80046f2:	d800      	bhi.n	80046f6 <VolumenAbrirColores+0x22e>
 80046f4:	e71f      	b.n	8004536 <VolumenAbrirColores+0x6e>
			}
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 80046f6:	230c      	movs	r3, #12
 80046f8:	18fb      	adds	r3, r7, r3
 80046fa:	2209      	movs	r2, #9
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	e0df      	b.n	80048c0 <VolumenAbrirColores+0x3f8>
				//Encender_1_Led_2(i,r,g,b);
				switch(i){
 8004700:	230c      	movs	r3, #12
 8004702:	18fb      	adds	r3, r7, r3
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b14      	cmp	r3, #20
 8004708:	d900      	bls.n	800470c <VolumenAbrirColores+0x244>
 800470a:	e0be      	b.n	800488a <VolumenAbrirColores+0x3c2>
 800470c:	009a      	lsls	r2, r3, #2
 800470e:	4b59      	ldr	r3, [pc, #356]	@ (8004874 <VolumenAbrirColores+0x3ac>)
 8004710:	18d3      	adds	r3, r2, r3
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	469f      	mov	pc, r3
					case 1 :Encender_1_Led_2(i,AMARILLO_50_1);break;
 8004716:	230c      	movs	r3, #12
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	7818      	ldrb	r0, [r3, #0]
 800471c:	23ff      	movs	r3, #255	@ 0xff
 800471e:	2280      	movs	r2, #128	@ 0x80
 8004720:	2100      	movs	r1, #0
 8004722:	f7ff fac6 	bl	8003cb2 <Encender_1_Led_2>
 8004726:	e0b0      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 2 :Encender_1_Led_2(i,CIAN_50_1);break;
 8004728:	230c      	movs	r3, #12
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	7818      	ldrb	r0, [r3, #0]
 800472e:	2380      	movs	r3, #128	@ 0x80
 8004730:	2200      	movs	r2, #0
 8004732:	21ff      	movs	r1, #255	@ 0xff
 8004734:	f7ff fabd 	bl	8003cb2 <Encender_1_Led_2>
 8004738:	e0a7      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 3 :Encender_1_Led_2(i,MAGENTA_50_1);break;
 800473a:	230c      	movs	r3, #12
 800473c:	18fb      	adds	r3, r7, r3
 800473e:	7818      	ldrb	r0, [r3, #0]
 8004740:	2380      	movs	r3, #128	@ 0x80
 8004742:	22ff      	movs	r2, #255	@ 0xff
 8004744:	2100      	movs	r1, #0
 8004746:	f7ff fab4 	bl	8003cb2 <Encender_1_Led_2>
 800474a:	e09e      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 4 :Encender_1_Led_2(i,AMARILLO_50_2);break;
 800474c:	230c      	movs	r3, #12
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	7818      	ldrb	r0, [r3, #0]
 8004752:	23ff      	movs	r3, #255	@ 0xff
 8004754:	2200      	movs	r2, #0
 8004756:	2180      	movs	r1, #128	@ 0x80
 8004758:	f7ff faab 	bl	8003cb2 <Encender_1_Led_2>
 800475c:	e095      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 5 :Encender_1_Led_2(i,VERDE);break;
 800475e:	230c      	movs	r3, #12
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	7818      	ldrb	r0, [r3, #0]
 8004764:	23ff      	movs	r3, #255	@ 0xff
 8004766:	2200      	movs	r2, #0
 8004768:	21ff      	movs	r1, #255	@ 0xff
 800476a:	f7ff faa2 	bl	8003cb2 <Encender_1_Led_2>
 800476e:	e08c      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 6 :Encender_1_Led_2(i,AZUL);break;
 8004770:	230c      	movs	r3, #12
 8004772:	18fb      	adds	r3, r7, r3
 8004774:	7818      	ldrb	r0, [r3, #0]
 8004776:	2300      	movs	r3, #0
 8004778:	22ff      	movs	r2, #255	@ 0xff
 800477a:	21ff      	movs	r1, #255	@ 0xff
 800477c:	f7ff fa99 	bl	8003cb2 <Encender_1_Led_2>
 8004780:	e083      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 7 :Encender_1_Led_2(i,ROJO);break;
 8004782:	230c      	movs	r3, #12
 8004784:	18fb      	adds	r3, r7, r3
 8004786:	7818      	ldrb	r0, [r3, #0]
 8004788:	23ff      	movs	r3, #255	@ 0xff
 800478a:	22ff      	movs	r2, #255	@ 0xff
 800478c:	2100      	movs	r1, #0
 800478e:	f7ff fa90 	bl	8003cb2 <Encender_1_Led_2>
 8004792:	e07a      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 8 :Encender_1_Led_2(i,BLANCO);break;
 8004794:	230c      	movs	r3, #12
 8004796:	18fb      	adds	r3, r7, r3
 8004798:	7818      	ldrb	r0, [r3, #0]
 800479a:	2300      	movs	r3, #0
 800479c:	2200      	movs	r2, #0
 800479e:	2100      	movs	r1, #0
 80047a0:	f7ff fa87 	bl	8003cb2 <Encender_1_Led_2>
 80047a4:	e071      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 9 :Encender_1_Led_2(i,CIAN);break;
 80047a6:	230c      	movs	r3, #12
 80047a8:	18fb      	adds	r3, r7, r3
 80047aa:	7818      	ldrb	r0, [r3, #0]
 80047ac:	2300      	movs	r3, #0
 80047ae:	2200      	movs	r2, #0
 80047b0:	21ff      	movs	r1, #255	@ 0xff
 80047b2:	f7ff fa7e 	bl	8003cb2 <Encender_1_Led_2>
 80047b6:	e068      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 10:Encender_1_Led_2(i,MAGENTA);break;
 80047b8:	230c      	movs	r3, #12
 80047ba:	18fb      	adds	r3, r7, r3
 80047bc:	7818      	ldrb	r0, [r3, #0]
 80047be:	2300      	movs	r3, #0
 80047c0:	22ff      	movs	r2, #255	@ 0xff
 80047c2:	2100      	movs	r1, #0
 80047c4:	f7ff fa75 	bl	8003cb2 <Encender_1_Led_2>
 80047c8:	e05f      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 11:Encender_1_Led_2(i,AMARILLO_50_1);break;
 80047ca:	230c      	movs	r3, #12
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	7818      	ldrb	r0, [r3, #0]
 80047d0:	23ff      	movs	r3, #255	@ 0xff
 80047d2:	2280      	movs	r2, #128	@ 0x80
 80047d4:	2100      	movs	r1, #0
 80047d6:	f7ff fa6c 	bl	8003cb2 <Encender_1_Led_2>
 80047da:	e056      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 12:Encender_1_Led_2(i,CIAN_50_1);break;
 80047dc:	230c      	movs	r3, #12
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	7818      	ldrb	r0, [r3, #0]
 80047e2:	2380      	movs	r3, #128	@ 0x80
 80047e4:	2200      	movs	r2, #0
 80047e6:	21ff      	movs	r1, #255	@ 0xff
 80047e8:	f7ff fa63 	bl	8003cb2 <Encender_1_Led_2>
 80047ec:	e04d      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 13:Encender_1_Led_2(i,MAGENTA_50_1);break;
 80047ee:	230c      	movs	r3, #12
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	7818      	ldrb	r0, [r3, #0]
 80047f4:	2380      	movs	r3, #128	@ 0x80
 80047f6:	22ff      	movs	r2, #255	@ 0xff
 80047f8:	2100      	movs	r1, #0
 80047fa:	f7ff fa5a 	bl	8003cb2 <Encender_1_Led_2>
 80047fe:	e044      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 14:Encender_1_Led_2(i,AMARILLO_50_2);break;
 8004800:	230c      	movs	r3, #12
 8004802:	18fb      	adds	r3, r7, r3
 8004804:	7818      	ldrb	r0, [r3, #0]
 8004806:	23ff      	movs	r3, #255	@ 0xff
 8004808:	2200      	movs	r2, #0
 800480a:	2180      	movs	r1, #128	@ 0x80
 800480c:	f7ff fa51 	bl	8003cb2 <Encender_1_Led_2>
 8004810:	e03b      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 15:Encender_1_Led_2(i,VERDE);break;
 8004812:	230c      	movs	r3, #12
 8004814:	18fb      	adds	r3, r7, r3
 8004816:	7818      	ldrb	r0, [r3, #0]
 8004818:	23ff      	movs	r3, #255	@ 0xff
 800481a:	2200      	movs	r2, #0
 800481c:	21ff      	movs	r1, #255	@ 0xff
 800481e:	f7ff fa48 	bl	8003cb2 <Encender_1_Led_2>
 8004822:	e032      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 16:Encender_1_Led_2(i,AZUL);break;
 8004824:	230c      	movs	r3, #12
 8004826:	18fb      	adds	r3, r7, r3
 8004828:	7818      	ldrb	r0, [r3, #0]
 800482a:	2300      	movs	r3, #0
 800482c:	22ff      	movs	r2, #255	@ 0xff
 800482e:	21ff      	movs	r1, #255	@ 0xff
 8004830:	f7ff fa3f 	bl	8003cb2 <Encender_1_Led_2>
 8004834:	e029      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 17:Encender_1_Led_2(i,ROJO);break;
 8004836:	230c      	movs	r3, #12
 8004838:	18fb      	adds	r3, r7, r3
 800483a:	7818      	ldrb	r0, [r3, #0]
 800483c:	23ff      	movs	r3, #255	@ 0xff
 800483e:	22ff      	movs	r2, #255	@ 0xff
 8004840:	2100      	movs	r1, #0
 8004842:	f7ff fa36 	bl	8003cb2 <Encender_1_Led_2>
 8004846:	e020      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 18:Encender_1_Led_2(i,BLANCO);break;
 8004848:	230c      	movs	r3, #12
 800484a:	18fb      	adds	r3, r7, r3
 800484c:	7818      	ldrb	r0, [r3, #0]
 800484e:	2300      	movs	r3, #0
 8004850:	2200      	movs	r2, #0
 8004852:	2100      	movs	r1, #0
 8004854:	f7ff fa2d 	bl	8003cb2 <Encender_1_Led_2>
 8004858:	e017      	b.n	800488a <VolumenAbrirColores+0x3c2>
					case 19:Encender_1_Led_2(i,MAGENTA);break;
 800485a:	230c      	movs	r3, #12
 800485c:	18fb      	adds	r3, r7, r3
 800485e:	7818      	ldrb	r0, [r3, #0]
 8004860:	2300      	movs	r3, #0
 8004862:	22ff      	movs	r2, #255	@ 0xff
 8004864:	2100      	movs	r1, #0
 8004866:	f7ff fa24 	bl	8003cb2 <Encender_1_Led_2>
 800486a:	e00e      	b.n	800488a <VolumenAbrirColores+0x3c2>
 800486c:	200003e9 	.word	0x200003e9
 8004870:	080097dc 	.word	0x080097dc
 8004874:	08009830 	.word	0x08009830
					case 20:Encender_1_Led_2(i,CIAN);break;
 8004878:	230c      	movs	r3, #12
 800487a:	18fb      	adds	r3, r7, r3
 800487c:	7818      	ldrb	r0, [r3, #0]
 800487e:	2300      	movs	r3, #0
 8004880:	2200      	movs	r2, #0
 8004882:	21ff      	movs	r1, #255	@ 0xff
 8004884:	f7ff fa15 	bl	8003cb2 <Encender_1_Led_2>
 8004888:	46c0      	nop			@ (mov r8, r8)
				}
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 800488a:	4b2c      	ldr	r3, [pc, #176]	@ (800493c <VolumenAbrirColores+0x474>)
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	0018      	movs	r0, r3
 8004890:	f7fc fcaa 	bl	80011e8 <__aeabi_i2f>
 8004894:	1c04      	adds	r4, r0, #0
 8004896:	f001 fa15 	bl	8005cc4 <Refresh_ADC_Value>
 800489a:	1c03      	adds	r3, r0, #0
 800489c:	1c19      	adds	r1, r3, #0
 800489e:	1c20      	adds	r0, r4, #0
 80048a0:	f7fc f8c4 	bl	8000a2c <__aeabi_fmul>
 80048a4:	1c03      	adds	r3, r0, #0
 80048a6:	1c18      	adds	r0, r3, #0
 80048a8:	f7fb fda0 	bl	80003ec <__aeabi_f2uiz>
 80048ac:	0003      	movs	r3, r0
 80048ae:	0018      	movs	r0, r3
 80048b0:	f001 fc1c 	bl	80060ec <HAL_Delay>
			for(uint8_t i=MAX_LEDS;i>=l;i--){
 80048b4:	210c      	movs	r1, #12
 80048b6:	187b      	adds	r3, r7, r1
 80048b8:	781a      	ldrb	r2, [r3, #0]
 80048ba:	187b      	adds	r3, r7, r1
 80048bc:	3a01      	subs	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
 80048c0:	230c      	movs	r3, #12
 80048c2:	18fa      	adds	r2, r7, r3
 80048c4:	230b      	movs	r3, #11
 80048c6:	18fb      	adds	r3, r7, r3
 80048c8:	7812      	ldrb	r2, [r2, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d300      	bcc.n	80048d2 <VolumenAbrirColores+0x40a>
 80048d0:	e716      	b.n	8004700 <VolumenAbrirColores+0x238>
		for(uint8_t i=1;i<=MAX_LEDS;i++){
 80048d2:	210e      	movs	r1, #14
 80048d4:	187b      	adds	r3, r7, r1
 80048d6:	781a      	ldrb	r2, [r3, #0]
 80048d8:	187b      	adds	r3, r7, r1
 80048da:	3201      	adds	r2, #1
 80048dc:	701a      	strb	r2, [r3, #0]
 80048de:	230e      	movs	r3, #14
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	2b09      	cmp	r3, #9
 80048e6:	d800      	bhi.n	80048ea <VolumenAbrirColores+0x422>
 80048e8:	e604      	b.n	80044f4 <VolumenAbrirColores+0x2c>
			}
		}
		//HAL_Delay(tiempo2);
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 80048ea:	1d3b      	adds	r3, r7, #4
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	0018      	movs	r0, r3
 80048f0:	f7fc fc7a 	bl	80011e8 <__aeabi_i2f>
 80048f4:	1c04      	adds	r4, r0, #0
 80048f6:	f001 f9e5 	bl	8005cc4 <Refresh_ADC_Value>
 80048fa:	1c03      	adds	r3, r0, #0
 80048fc:	1c19      	adds	r1, r3, #0
 80048fe:	1c20      	adds	r0, r4, #0
 8004900:	f7fc f894 	bl	8000a2c <__aeabi_fmul>
 8004904:	1c03      	adds	r3, r0, #0
 8004906:	1c18      	adds	r0, r3, #0
 8004908:	f7fb fd70 	bl	80003ec <__aeabi_f2uiz>
 800490c:	0003      	movs	r3, r0
 800490e:	0018      	movs	r0, r3
 8004910:	f001 fbec 	bl	80060ec <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8004914:	210f      	movs	r1, #15
 8004916:	187b      	adds	r3, r7, r1
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	187b      	adds	r3, r7, r1
 800491c:	3201      	adds	r2, #1
 800491e:	701a      	strb	r2, [r3, #0]
 8004920:	230f      	movs	r3, #15
 8004922:	18fa      	adds	r2, r7, r3
 8004924:	1dfb      	adds	r3, r7, #7
 8004926:	7812      	ldrb	r2, [r2, #0]
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d200      	bcs.n	8004930 <VolumenAbrirColores+0x468>
 800492e:	e5dc      	b.n	80044ea <VolumenAbrirColores+0x22>
	}
}
 8004930:	46c0      	nop			@ (mov r8, r8)
 8004932:	46c0      	nop			@ (mov r8, r8)
 8004934:	46bd      	mov	sp, r7
 8004936:	b004      	add	sp, #16
 8004938:	bdb0      	pop	{r4, r5, r7, pc}
 800493a:	46c0      	nop			@ (mov r8, r8)
 800493c:	200003e9 	.word	0x200003e9

08004940 <BarridoDer>:
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value());
		}
	}
}
void BarridoDer(uint16_t tiempo, uint16_t tiempo2, uint8_t r, uint8_t g, uint8_t b){
 8004940:	b5b0      	push	{r4, r5, r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af02      	add	r7, sp, #8
 8004946:	0005      	movs	r5, r0
 8004948:	000c      	movs	r4, r1
 800494a:	0010      	movs	r0, r2
 800494c:	0019      	movs	r1, r3
 800494e:	1dbb      	adds	r3, r7, #6
 8004950:	1c2a      	adds	r2, r5, #0
 8004952:	801a      	strh	r2, [r3, #0]
 8004954:	1d3b      	adds	r3, r7, #4
 8004956:	1c22      	adds	r2, r4, #0
 8004958:	801a      	strh	r2, [r3, #0]
 800495a:	1cfb      	adds	r3, r7, #3
 800495c:	1c02      	adds	r2, r0, #0
 800495e:	701a      	strb	r2, [r3, #0]
 8004960:	1cbb      	adds	r3, r7, #2
 8004962:	1c0a      	adds	r2, r1, #0
 8004964:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 8004966:	230f      	movs	r3, #15
 8004968:	18fb      	adds	r3, r7, r3
 800496a:	2201      	movs	r2, #1
 800496c:	701a      	strb	r2, [r3, #0]
 800496e:	e028      	b.n	80049c2 <BarridoDer+0x82>
		ControlLeds(i,1,r,g,b);
 8004970:	1cbb      	adds	r3, r7, #2
 8004972:	7819      	ldrb	r1, [r3, #0]
 8004974:	1cfb      	adds	r3, r7, #3
 8004976:	781a      	ldrb	r2, [r3, #0]
 8004978:	250f      	movs	r5, #15
 800497a:	197b      	adds	r3, r7, r5
 800497c:	7818      	ldrb	r0, [r3, #0]
 800497e:	2320      	movs	r3, #32
 8004980:	18fb      	adds	r3, r7, r3
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	000b      	movs	r3, r1
 8004988:	2101      	movs	r1, #1
 800498a:	f7ff f959 	bl	8003c40 <ControlLeds>
		//HAL_Delay(tiempo);
		HAL_Delay(tiempo*Refresh_ADC_Value());
 800498e:	1dbb      	adds	r3, r7, #6
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	0018      	movs	r0, r3
 8004994:	f7fc fc28 	bl	80011e8 <__aeabi_i2f>
 8004998:	1c04      	adds	r4, r0, #0
 800499a:	f001 f993 	bl	8005cc4 <Refresh_ADC_Value>
 800499e:	1c03      	adds	r3, r0, #0
 80049a0:	1c19      	adds	r1, r3, #0
 80049a2:	1c20      	adds	r0, r4, #0
 80049a4:	f7fc f842 	bl	8000a2c <__aeabi_fmul>
 80049a8:	1c03      	adds	r3, r0, #0
 80049aa:	1c18      	adds	r0, r3, #0
 80049ac:	f7fb fd1e 	bl	80003ec <__aeabi_f2uiz>
 80049b0:	0003      	movs	r3, r0
 80049b2:	0018      	movs	r0, r3
 80049b4:	f001 fb9a 	bl	80060ec <HAL_Delay>
	for(uint8_t i=1; i<=MAX_LEDS; i++){
 80049b8:	197b      	adds	r3, r7, r5
 80049ba:	781a      	ldrb	r2, [r3, #0]
 80049bc:	197b      	adds	r3, r7, r5
 80049be:	3201      	adds	r2, #1
 80049c0:	701a      	strb	r2, [r3, #0]
 80049c2:	230f      	movs	r3, #15
 80049c4:	18fb      	adds	r3, r7, r3
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	2b09      	cmp	r3, #9
 80049ca:	d9d1      	bls.n	8004970 <BarridoDer+0x30>
	}
	//HAL_Delay(tiempo2);
	HAL_Delay(tiempo2*Refresh_ADC_Value());
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	881b      	ldrh	r3, [r3, #0]
 80049d0:	0018      	movs	r0, r3
 80049d2:	f7fc fc09 	bl	80011e8 <__aeabi_i2f>
 80049d6:	1c04      	adds	r4, r0, #0
 80049d8:	f001 f974 	bl	8005cc4 <Refresh_ADC_Value>
 80049dc:	1c03      	adds	r3, r0, #0
 80049de:	1c19      	adds	r1, r3, #0
 80049e0:	1c20      	adds	r0, r4, #0
 80049e2:	f7fc f823 	bl	8000a2c <__aeabi_fmul>
 80049e6:	1c03      	adds	r3, r0, #0
 80049e8:	1c18      	adds	r0, r3, #0
 80049ea:	f7fb fcff 	bl	80003ec <__aeabi_f2uiz>
 80049ee:	0003      	movs	r3, r0
 80049f0:	0018      	movs	r0, r3
 80049f2:	f001 fb7b 	bl	80060ec <HAL_Delay>
}
 80049f6:	46c0      	nop			@ (mov r8, r8)
 80049f8:	46bd      	mov	sp, r7
 80049fa:	b004      	add	sp, #16
 80049fc:	bdb0      	pop	{r4, r5, r7, pc}

080049fe <BarridoIzq>:

void BarridoIzq(uint16_t tiempo, uint16_t tiempo2, uint8_t r, uint8_t g, uint8_t b){
 80049fe:	b5b0      	push	{r4, r5, r7, lr}
 8004a00:	b086      	sub	sp, #24
 8004a02:	af02      	add	r7, sp, #8
 8004a04:	0005      	movs	r5, r0
 8004a06:	000c      	movs	r4, r1
 8004a08:	0010      	movs	r0, r2
 8004a0a:	0019      	movs	r1, r3
 8004a0c:	1dbb      	adds	r3, r7, #6
 8004a0e:	1c2a      	adds	r2, r5, #0
 8004a10:	801a      	strh	r2, [r3, #0]
 8004a12:	1d3b      	adds	r3, r7, #4
 8004a14:	1c22      	adds	r2, r4, #0
 8004a16:	801a      	strh	r2, [r3, #0]
 8004a18:	1cfb      	adds	r3, r7, #3
 8004a1a:	1c02      	adds	r2, r0, #0
 8004a1c:	701a      	strb	r2, [r3, #0]
 8004a1e:	1cbb      	adds	r3, r7, #2
 8004a20:	1c0a      	adds	r2, r1, #0
 8004a22:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=MAX_LEDS; i>=1; i--){
 8004a24:	230f      	movs	r3, #15
 8004a26:	18fb      	adds	r3, r7, r3
 8004a28:	2209      	movs	r2, #9
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	e028      	b.n	8004a80 <BarridoIzq+0x82>
		ControlLeds(i,1,r,g,b);
 8004a2e:	1cbb      	adds	r3, r7, #2
 8004a30:	7819      	ldrb	r1, [r3, #0]
 8004a32:	1cfb      	adds	r3, r7, #3
 8004a34:	781a      	ldrb	r2, [r3, #0]
 8004a36:	250f      	movs	r5, #15
 8004a38:	197b      	adds	r3, r7, r5
 8004a3a:	7818      	ldrb	r0, [r3, #0]
 8004a3c:	2320      	movs	r3, #32
 8004a3e:	18fb      	adds	r3, r7, r3
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	000b      	movs	r3, r1
 8004a46:	2101      	movs	r1, #1
 8004a48:	f7ff f8fa 	bl	8003c40 <ControlLeds>
		//HAL_Delay(tiempo);
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8004a4c:	1dbb      	adds	r3, r7, #6
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	0018      	movs	r0, r3
 8004a52:	f7fc fbc9 	bl	80011e8 <__aeabi_i2f>
 8004a56:	1c04      	adds	r4, r0, #0
 8004a58:	f001 f934 	bl	8005cc4 <Refresh_ADC_Value>
 8004a5c:	1c03      	adds	r3, r0, #0
 8004a5e:	1c19      	adds	r1, r3, #0
 8004a60:	1c20      	adds	r0, r4, #0
 8004a62:	f7fb ffe3 	bl	8000a2c <__aeabi_fmul>
 8004a66:	1c03      	adds	r3, r0, #0
 8004a68:	1c18      	adds	r0, r3, #0
 8004a6a:	f7fb fcbf 	bl	80003ec <__aeabi_f2uiz>
 8004a6e:	0003      	movs	r3, r0
 8004a70:	0018      	movs	r0, r3
 8004a72:	f001 fb3b 	bl	80060ec <HAL_Delay>
	for(uint8_t i=MAX_LEDS; i>=1; i--){
 8004a76:	197b      	adds	r3, r7, r5
 8004a78:	781a      	ldrb	r2, [r3, #0]
 8004a7a:	197b      	adds	r3, r7, r5
 8004a7c:	3a01      	subs	r2, #1
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	230f      	movs	r3, #15
 8004a82:	18fb      	adds	r3, r7, r3
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1d1      	bne.n	8004a2e <BarridoIzq+0x30>
	}
	//HAL_Delay(tiempo2);
	HAL_Delay(tiempo2*Refresh_ADC_Value());
 8004a8a:	1d3b      	adds	r3, r7, #4
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f7fc fbaa 	bl	80011e8 <__aeabi_i2f>
 8004a94:	1c04      	adds	r4, r0, #0
 8004a96:	f001 f915 	bl	8005cc4 <Refresh_ADC_Value>
 8004a9a:	1c03      	adds	r3, r0, #0
 8004a9c:	1c19      	adds	r1, r3, #0
 8004a9e:	1c20      	adds	r0, r4, #0
 8004aa0:	f7fb ffc4 	bl	8000a2c <__aeabi_fmul>
 8004aa4:	1c03      	adds	r3, r0, #0
 8004aa6:	1c18      	adds	r0, r3, #0
 8004aa8:	f7fb fca0 	bl	80003ec <__aeabi_f2uiz>
 8004aac:	0003      	movs	r3, r0
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f001 fb1c 	bl	80060ec <HAL_Delay>
}
 8004ab4:	46c0      	nop			@ (mov r8, r8)
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b004      	add	sp, #16
 8004aba:	bdb0      	pop	{r4, r5, r7, pc}

08004abc <BarridoColoresDer>:

void BarridoColoresDer(uint16_t tiempo, uint16_t tiempo2){
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	0002      	movs	r2, r0
 8004ac4:	1dbb      	adds	r3, r7, #6
 8004ac6:	801a      	strh	r2, [r3, #0]
 8004ac8:	1d3b      	adds	r3, r7, #4
 8004aca:	1c0a      	adds	r2, r1, #0
 8004acc:	801a      	strh	r2, [r3, #0]
	//BarridoDer(tiempo,tiempo2,AMARILLO);
	//BarridoDer(tiempo,tiempo2,CIAN);
	//BarridoDer(tiempo,tiempo2,MAGENTA);
	//BarridoDer(tiempo,tiempo2,BLANCO);

	BarridoDer(tiempo,tiempo2,CIAN_50_1);
 8004ace:	1d3b      	adds	r3, r7, #4
 8004ad0:	8819      	ldrh	r1, [r3, #0]
 8004ad2:	1dbb      	adds	r3, r7, #6
 8004ad4:	8818      	ldrh	r0, [r3, #0]
 8004ad6:	2380      	movs	r3, #128	@ 0x80
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	2300      	movs	r3, #0
 8004adc:	22ff      	movs	r2, #255	@ 0xff
 8004ade:	f7ff ff2f 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,AMARILLO_50_1);
 8004ae2:	1d3b      	adds	r3, r7, #4
 8004ae4:	8819      	ldrh	r1, [r3, #0]
 8004ae6:	1dbb      	adds	r3, r7, #6
 8004ae8:	8818      	ldrh	r0, [r3, #0]
 8004aea:	23ff      	movs	r3, #255	@ 0xff
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	2380      	movs	r3, #128	@ 0x80
 8004af0:	2200      	movs	r2, #0
 8004af2:	f7ff ff25 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,VERDE);
 8004af6:	1d3b      	adds	r3, r7, #4
 8004af8:	8819      	ldrh	r1, [r3, #0]
 8004afa:	1dbb      	adds	r3, r7, #6
 8004afc:	8818      	ldrh	r0, [r3, #0]
 8004afe:	23ff      	movs	r3, #255	@ 0xff
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	2300      	movs	r3, #0
 8004b04:	22ff      	movs	r2, #255	@ 0xff
 8004b06:	f7ff ff1b 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,ROJO);
 8004b0a:	1d3b      	adds	r3, r7, #4
 8004b0c:	8819      	ldrh	r1, [r3, #0]
 8004b0e:	1dbb      	adds	r3, r7, #6
 8004b10:	8818      	ldrh	r0, [r3, #0]
 8004b12:	23ff      	movs	r3, #255	@ 0xff
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	23ff      	movs	r3, #255	@ 0xff
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f7ff ff11 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,MAGENTA_50_2);
 8004b1e:	1d3b      	adds	r3, r7, #4
 8004b20:	8819      	ldrh	r1, [r3, #0]
 8004b22:	1dbb      	adds	r3, r7, #6
 8004b24:	8818      	ldrh	r0, [r3, #0]
 8004b26:	2300      	movs	r3, #0
 8004b28:	9300      	str	r3, [sp, #0]
 8004b2a:	23ff      	movs	r3, #255	@ 0xff
 8004b2c:	2280      	movs	r2, #128	@ 0x80
 8004b2e:	f7ff ff07 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,BLANCO);
 8004b32:	1d3b      	adds	r3, r7, #4
 8004b34:	8819      	ldrh	r1, [r3, #0]
 8004b36:	1dbb      	adds	r3, r7, #6
 8004b38:	8818      	ldrh	r0, [r3, #0]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2200      	movs	r2, #0
 8004b42:	f7ff fefd 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,AMARILLO_50_2);
 8004b46:	1d3b      	adds	r3, r7, #4
 8004b48:	8819      	ldrh	r1, [r3, #0]
 8004b4a:	1dbb      	adds	r3, r7, #6
 8004b4c:	8818      	ldrh	r0, [r3, #0]
 8004b4e:	23ff      	movs	r3, #255	@ 0xff
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	2280      	movs	r2, #128	@ 0x80
 8004b56:	f7ff fef3 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,CIAN_50_2);
 8004b5a:	1d3b      	adds	r3, r7, #4
 8004b5c:	8819      	ldrh	r1, [r3, #0]
 8004b5e:	1dbb      	adds	r3, r7, #6
 8004b60:	8818      	ldrh	r0, [r3, #0]
 8004b62:	2300      	movs	r3, #0
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	2380      	movs	r3, #128	@ 0x80
 8004b68:	22ff      	movs	r2, #255	@ 0xff
 8004b6a:	f7ff fee9 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,MAGENTA_50_1);
 8004b6e:	1d3b      	adds	r3, r7, #4
 8004b70:	8819      	ldrh	r1, [r3, #0]
 8004b72:	1dbb      	adds	r3, r7, #6
 8004b74:	8818      	ldrh	r0, [r3, #0]
 8004b76:	2380      	movs	r3, #128	@ 0x80
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	23ff      	movs	r3, #255	@ 0xff
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f7ff fedf 	bl	8004940 <BarridoDer>
	BarridoDer(tiempo,tiempo2,AZUL);
 8004b82:	1d3b      	adds	r3, r7, #4
 8004b84:	8819      	ldrh	r1, [r3, #0]
 8004b86:	1dbb      	adds	r3, r7, #6
 8004b88:	8818      	ldrh	r0, [r3, #0]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	23ff      	movs	r3, #255	@ 0xff
 8004b90:	22ff      	movs	r2, #255	@ 0xff
 8004b92:	f7ff fed5 	bl	8004940 <BarridoDer>

}
 8004b96:	46c0      	nop			@ (mov r8, r8)
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b002      	add	sp, #8
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <BarridoColoresDerIzq>:

void BarridoColoresDerIzq(uint16_t tiempo, uint16_t tiempo2){
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af02      	add	r7, sp, #8
 8004ba4:	0002      	movs	r2, r0
 8004ba6:	1dbb      	adds	r3, r7, #6
 8004ba8:	801a      	strh	r2, [r3, #0]
 8004baa:	1d3b      	adds	r3, r7, #4
 8004bac:	1c0a      	adds	r2, r1, #0
 8004bae:	801a      	strh	r2, [r3, #0]
	BarridoDer(tiempo,tiempo2,ROJO);
 8004bb0:	1d3b      	adds	r3, r7, #4
 8004bb2:	8819      	ldrh	r1, [r3, #0]
 8004bb4:	1dbb      	adds	r3, r7, #6
 8004bb6:	8818      	ldrh	r0, [r3, #0]
 8004bb8:	23ff      	movs	r3, #255	@ 0xff
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	23ff      	movs	r3, #255	@ 0xff
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f7ff febe 	bl	8004940 <BarridoDer>
	BarridoIzq(tiempo,tiempo2,VERDE);
 8004bc4:	1d3b      	adds	r3, r7, #4
 8004bc6:	8819      	ldrh	r1, [r3, #0]
 8004bc8:	1dbb      	adds	r3, r7, #6
 8004bca:	8818      	ldrh	r0, [r3, #0]
 8004bcc:	23ff      	movs	r3, #255	@ 0xff
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	22ff      	movs	r2, #255	@ 0xff
 8004bd4:	f7ff ff13 	bl	80049fe <BarridoIzq>
	BarridoDer(tiempo,tiempo2,AZUL);
 8004bd8:	1d3b      	adds	r3, r7, #4
 8004bda:	8819      	ldrh	r1, [r3, #0]
 8004bdc:	1dbb      	adds	r3, r7, #6
 8004bde:	8818      	ldrh	r0, [r3, #0]
 8004be0:	2300      	movs	r3, #0
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	23ff      	movs	r3, #255	@ 0xff
 8004be6:	22ff      	movs	r2, #255	@ 0xff
 8004be8:	f7ff feaa 	bl	8004940 <BarridoDer>
	BarridoIzq(tiempo,tiempo2,AMARILLO);
 8004bec:	1d3b      	adds	r3, r7, #4
 8004bee:	8819      	ldrh	r1, [r3, #0]
 8004bf0:	1dbb      	adds	r3, r7, #6
 8004bf2:	8818      	ldrh	r0, [r3, #0]
 8004bf4:	23ff      	movs	r3, #255	@ 0xff
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f7ff feff 	bl	80049fe <BarridoIzq>
	BarridoDer(tiempo,tiempo2,CIAN);
 8004c00:	1d3b      	adds	r3, r7, #4
 8004c02:	8819      	ldrh	r1, [r3, #0]
 8004c04:	1dbb      	adds	r3, r7, #6
 8004c06:	8818      	ldrh	r0, [r3, #0]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	22ff      	movs	r2, #255	@ 0xff
 8004c10:	f7ff fe96 	bl	8004940 <BarridoDer>
	BarridoIzq(tiempo,tiempo2,MAGENTA);
 8004c14:	1d3b      	adds	r3, r7, #4
 8004c16:	8819      	ldrh	r1, [r3, #0]
 8004c18:	1dbb      	adds	r3, r7, #6
 8004c1a:	8818      	ldrh	r0, [r3, #0]
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	23ff      	movs	r3, #255	@ 0xff
 8004c22:	2200      	movs	r2, #0
 8004c24:	f7ff feeb 	bl	80049fe <BarridoIzq>
	BarridoDer(tiempo,tiempo2,BLANCO);
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	8819      	ldrh	r1, [r3, #0]
 8004c2c:	1dbb      	adds	r3, r7, #6
 8004c2e:	8818      	ldrh	r0, [r3, #0]
 8004c30:	2300      	movs	r3, #0
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	2300      	movs	r3, #0
 8004c36:	2200      	movs	r2, #0
 8004c38:	f7ff fe82 	bl	8004940 <BarridoDer>
}
 8004c3c:	46c0      	nop			@ (mov r8, r8)
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	b002      	add	sp, #8
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <AbrirApagar>:


void AbrirApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2, uint8_t r, uint8_t g, uint8_t b){
 8004c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	0005      	movs	r5, r0
 8004c4c:	000c      	movs	r4, r1
 8004c4e:	0010      	movs	r0, r2
 8004c50:	0019      	movs	r1, r3
 8004c52:	1dfb      	adds	r3, r7, #7
 8004c54:	1c2a      	adds	r2, r5, #0
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	1d3b      	adds	r3, r7, #4
 8004c5a:	1c22      	adds	r2, r4, #0
 8004c5c:	801a      	strh	r2, [r3, #0]
 8004c5e:	1cbb      	adds	r3, r7, #2
 8004c60:	1c02      	adds	r2, r0, #0
 8004c62:	801a      	strh	r2, [r3, #0]
 8004c64:	1dbb      	adds	r3, r7, #6
 8004c66:	1c0a      	adds	r2, r1, #0
 8004c68:	701a      	strb	r2, [r3, #0]

	for(uint8_t v=0;v<veces;v++){
 8004c6a:	230c      	movs	r3, #12
 8004c6c:	18fb      	adds	r3, r7, r3
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	e0d3      	b.n	8004e1c <AbrirApagar+0x1d8>
		uint8_t centro,impar=1,par=0;
 8004c74:	230b      	movs	r3, #11
 8004c76:	18fb      	adds	r3, r7, r3
 8004c78:	2201      	movs	r2, #1
 8004c7a:	701a      	strb	r2, [r3, #0]
 8004c7c:	230f      	movs	r3, #15
 8004c7e:	18fb      	adds	r3, r7, r3
 8004c80:	2200      	movs	r2, #0
 8004c82:	701a      	strb	r2, [r3, #0]
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
			}

		}else{//si es impar
			centro = (MAX_LEDS/2)+1;
 8004c84:	210e      	movs	r1, #14
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	2205      	movs	r2, #5
 8004c8a:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8004c8c:	230d      	movs	r3, #13
 8004c8e:	18fb      	adds	r3, r7, r3
 8004c90:	187a      	adds	r2, r7, r1
 8004c92:	7812      	ldrb	r2, [r2, #0]
 8004c94:	701a      	strb	r2, [r3, #0]
 8004c96:	e048      	b.n	8004d2a <AbrirApagar+0xe6>
				ControlLeds(i, 1,r,g,b);
 8004c98:	2620      	movs	r6, #32
 8004c9a:	2408      	movs	r4, #8
 8004c9c:	1933      	adds	r3, r6, r4
 8004c9e:	19db      	adds	r3, r3, r7
 8004ca0:	7819      	ldrb	r1, [r3, #0]
 8004ca2:	1dbb      	adds	r3, r7, #6
 8004ca4:	781a      	ldrb	r2, [r3, #0]
 8004ca6:	250d      	movs	r5, #13
 8004ca8:	197b      	adds	r3, r7, r5
 8004caa:	7818      	ldrb	r0, [r3, #0]
 8004cac:	2324      	movs	r3, #36	@ 0x24
 8004cae:	191b      	adds	r3, r3, r4
 8004cb0:	19db      	adds	r3, r3, r7
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	000b      	movs	r3, r1
 8004cb8:	2101      	movs	r1, #1
 8004cba:	f7fe ffc1 	bl	8003c40 <ControlLeds>
				ControlLeds(i+par, 1,r,g,b);
 8004cbe:	197a      	adds	r2, r7, r5
 8004cc0:	240f      	movs	r4, #15
 8004cc2:	193b      	adds	r3, r7, r4
 8004cc4:	7812      	ldrb	r2, [r2, #0]
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	18d3      	adds	r3, r2, r3
 8004cca:	b2d8      	uxtb	r0, r3
 8004ccc:	2308      	movs	r3, #8
 8004cce:	18f2      	adds	r2, r6, r3
 8004cd0:	19d3      	adds	r3, r2, r7
 8004cd2:	7819      	ldrb	r1, [r3, #0]
 8004cd4:	1dbb      	adds	r3, r7, #6
 8004cd6:	781a      	ldrb	r2, [r3, #0]
 8004cd8:	2324      	movs	r3, #36	@ 0x24
 8004cda:	2608      	movs	r6, #8
 8004cdc:	199b      	adds	r3, r3, r6
 8004cde:	19db      	adds	r3, r3, r7
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	000b      	movs	r3, r1
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	f7fe ffaa 	bl	8003c40 <ControlLeds>
				par=par+2;
 8004cec:	193b      	adds	r3, r7, r4
 8004cee:	193a      	adds	r2, r7, r4
 8004cf0:	7812      	ldrb	r2, [r2, #0]
 8004cf2:	3202      	adds	r2, #2
 8004cf4:	701a      	strb	r2, [r3, #0]
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8004cf6:	1d3b      	adds	r3, r7, #4
 8004cf8:	881b      	ldrh	r3, [r3, #0]
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7fc fa74 	bl	80011e8 <__aeabi_i2f>
 8004d00:	1c04      	adds	r4, r0, #0
 8004d02:	f000 ffdf 	bl	8005cc4 <Refresh_ADC_Value>
 8004d06:	1c03      	adds	r3, r0, #0
 8004d08:	1c19      	adds	r1, r3, #0
 8004d0a:	1c20      	adds	r0, r4, #0
 8004d0c:	f7fb fe8e 	bl	8000a2c <__aeabi_fmul>
 8004d10:	1c03      	adds	r3, r0, #0
 8004d12:	1c18      	adds	r0, r3, #0
 8004d14:	f7fb fb6a 	bl	80003ec <__aeabi_f2uiz>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	f001 f9e6 	bl	80060ec <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8004d20:	197b      	adds	r3, r7, r5
 8004d22:	781a      	ldrb	r2, [r3, #0]
 8004d24:	197b      	adds	r3, r7, r5
 8004d26:	3a01      	subs	r2, #1
 8004d28:	701a      	strb	r2, [r3, #0]
 8004d2a:	230d      	movs	r3, #13
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1b1      	bne.n	8004c98 <AbrirApagar+0x54>
			}

			par=0;
 8004d34:	230f      	movs	r3, #15
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	2200      	movs	r2, #0
 8004d3a:	701a      	strb	r2, [r3, #0]
			//HAL_Delay(tiempo2);
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8004d3c:	1cbb      	adds	r3, r7, #2
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	0018      	movs	r0, r3
 8004d42:	f7fc fa51 	bl	80011e8 <__aeabi_i2f>
 8004d46:	1c04      	adds	r4, r0, #0
 8004d48:	f000 ffbc 	bl	8005cc4 <Refresh_ADC_Value>
 8004d4c:	1c03      	adds	r3, r0, #0
 8004d4e:	1c19      	adds	r1, r3, #0
 8004d50:	1c20      	adds	r0, r4, #0
 8004d52:	f7fb fe6b 	bl	8000a2c <__aeabi_fmul>
 8004d56:	1c03      	adds	r3, r0, #0
 8004d58:	1c18      	adds	r0, r3, #0
 8004d5a:	f7fb fb47 	bl	80003ec <__aeabi_f2uiz>
 8004d5e:	0003      	movs	r3, r0
 8004d60:	0018      	movs	r0, r3
 8004d62:	f001 f9c3 	bl	80060ec <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8004d66:	230a      	movs	r3, #10
 8004d68:	18fb      	adds	r3, r7, r3
 8004d6a:	220e      	movs	r2, #14
 8004d6c:	18ba      	adds	r2, r7, r2
 8004d6e:	7812      	ldrb	r2, [r2, #0]
 8004d70:	701a      	strb	r2, [r3, #0]
 8004d72:	e048      	b.n	8004e06 <AbrirApagar+0x1c2>
				ControlLeds(i, 0,r,g,b);
 8004d74:	2620      	movs	r6, #32
 8004d76:	2408      	movs	r4, #8
 8004d78:	1933      	adds	r3, r6, r4
 8004d7a:	19db      	adds	r3, r3, r7
 8004d7c:	7819      	ldrb	r1, [r3, #0]
 8004d7e:	1dbb      	adds	r3, r7, #6
 8004d80:	781a      	ldrb	r2, [r3, #0]
 8004d82:	250a      	movs	r5, #10
 8004d84:	197b      	adds	r3, r7, r5
 8004d86:	7818      	ldrb	r0, [r3, #0]
 8004d88:	2324      	movs	r3, #36	@ 0x24
 8004d8a:	191b      	adds	r3, r3, r4
 8004d8c:	19db      	adds	r3, r3, r7
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	000b      	movs	r3, r1
 8004d94:	2100      	movs	r1, #0
 8004d96:	f7fe ff53 	bl	8003c40 <ControlLeds>
				ControlLeds(i+par, 0,r,g,b);
 8004d9a:	197a      	adds	r2, r7, r5
 8004d9c:	240f      	movs	r4, #15
 8004d9e:	193b      	adds	r3, r7, r4
 8004da0:	7812      	ldrb	r2, [r2, #0]
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	18d3      	adds	r3, r2, r3
 8004da6:	b2d8      	uxtb	r0, r3
 8004da8:	2308      	movs	r3, #8
 8004daa:	18f2      	adds	r2, r6, r3
 8004dac:	19d3      	adds	r3, r2, r7
 8004dae:	7819      	ldrb	r1, [r3, #0]
 8004db0:	1dbb      	adds	r3, r7, #6
 8004db2:	781a      	ldrb	r2, [r3, #0]
 8004db4:	2324      	movs	r3, #36	@ 0x24
 8004db6:	2608      	movs	r6, #8
 8004db8:	199b      	adds	r3, r3, r6
 8004dba:	19db      	adds	r3, r3, r7
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	9300      	str	r3, [sp, #0]
 8004dc0:	000b      	movs	r3, r1
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	f7fe ff3c 	bl	8003c40 <ControlLeds>
				par=par+2;
 8004dc8:	193b      	adds	r3, r7, r4
 8004dca:	193a      	adds	r2, r7, r4
 8004dcc:	7812      	ldrb	r2, [r2, #0]
 8004dce:	3202      	adds	r2, #2
 8004dd0:	701a      	strb	r2, [r3, #0]
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8004dd2:	1d3b      	adds	r3, r7, #4
 8004dd4:	881b      	ldrh	r3, [r3, #0]
 8004dd6:	0018      	movs	r0, r3
 8004dd8:	f7fc fa06 	bl	80011e8 <__aeabi_i2f>
 8004ddc:	1c04      	adds	r4, r0, #0
 8004dde:	f000 ff71 	bl	8005cc4 <Refresh_ADC_Value>
 8004de2:	1c03      	adds	r3, r0, #0
 8004de4:	1c19      	adds	r1, r3, #0
 8004de6:	1c20      	adds	r0, r4, #0
 8004de8:	f7fb fe20 	bl	8000a2c <__aeabi_fmul>
 8004dec:	1c03      	adds	r3, r0, #0
 8004dee:	1c18      	adds	r0, r3, #0
 8004df0:	f7fb fafc 	bl	80003ec <__aeabi_f2uiz>
 8004df4:	0003      	movs	r3, r0
 8004df6:	0018      	movs	r0, r3
 8004df8:	f001 f978 	bl	80060ec <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8004dfc:	197b      	adds	r3, r7, r5
 8004dfe:	781a      	ldrb	r2, [r3, #0]
 8004e00:	197b      	adds	r3, r7, r5
 8004e02:	3a01      	subs	r2, #1
 8004e04:	701a      	strb	r2, [r3, #0]
 8004e06:	230a      	movs	r3, #10
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1b1      	bne.n	8004d74 <AbrirApagar+0x130>
	for(uint8_t v=0;v<veces;v++){
 8004e10:	210c      	movs	r1, #12
 8004e12:	187b      	adds	r3, r7, r1
 8004e14:	781a      	ldrb	r2, [r3, #0]
 8004e16:	187b      	adds	r3, r7, r1
 8004e18:	3201      	adds	r2, #1
 8004e1a:	701a      	strb	r2, [r3, #0]
 8004e1c:	230c      	movs	r3, #12
 8004e1e:	18fa      	adds	r2, r7, r3
 8004e20:	1dfb      	adds	r3, r7, #7
 8004e22:	7812      	ldrb	r2, [r2, #0]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d200      	bcs.n	8004e2c <AbrirApagar+0x1e8>
 8004e2a:	e723      	b.n	8004c74 <AbrirApagar+0x30>
			}
		}
	}
}
 8004e2c:	46c0      	nop			@ (mov r8, r8)
 8004e2e:	46c0      	nop			@ (mov r8, r8)
 8004e30:	46bd      	mov	sp, r7
 8004e32:	b005      	add	sp, #20
 8004e34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e36 <CerrarApagar>:
void CerrarApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2, uint8_t r, uint8_t g, uint8_t b){
 8004e36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e38:	b087      	sub	sp, #28
 8004e3a:	af02      	add	r7, sp, #8
 8004e3c:	0005      	movs	r5, r0
 8004e3e:	000c      	movs	r4, r1
 8004e40:	0010      	movs	r0, r2
 8004e42:	0019      	movs	r1, r3
 8004e44:	1dfb      	adds	r3, r7, #7
 8004e46:	1c2a      	adds	r2, r5, #0
 8004e48:	701a      	strb	r2, [r3, #0]
 8004e4a:	1d3b      	adds	r3, r7, #4
 8004e4c:	1c22      	adds	r2, r4, #0
 8004e4e:	801a      	strh	r2, [r3, #0]
 8004e50:	1cbb      	adds	r3, r7, #2
 8004e52:	1c02      	adds	r2, r0, #0
 8004e54:	801a      	strh	r2, [r3, #0]
 8004e56:	1dbb      	adds	r3, r7, #6
 8004e58:	1c0a      	adds	r2, r1, #0
 8004e5a:	701a      	strb	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8004e5c:	230c      	movs	r3, #12
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	2200      	movs	r2, #0
 8004e62:	701a      	strb	r2, [r3, #0]
 8004e64:	e0d2      	b.n	800500c <CerrarApagar+0x1d6>
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
			}

		}else{//si es impar
			centro = (MAX_LEDS/2)+1;//5
 8004e66:	230b      	movs	r3, #11
 8004e68:	18fb      	adds	r3, r7, r3
 8004e6a:	2205      	movs	r2, #5
 8004e6c:	701a      	strb	r2, [r3, #0]
			limite = MAX_LEDS-1;
 8004e6e:	230f      	movs	r3, #15
 8004e70:	18fb      	adds	r3, r7, r3
 8004e72:	2208      	movs	r2, #8
 8004e74:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8004e76:	230e      	movs	r3, #14
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	701a      	strb	r2, [r3, #0]
 8004e7e:	e048      	b.n	8004f12 <CerrarApagar+0xdc>
				ControlLeds(i, 1,r,g,b);
 8004e80:	2620      	movs	r6, #32
 8004e82:	2408      	movs	r4, #8
 8004e84:	1933      	adds	r3, r6, r4
 8004e86:	19db      	adds	r3, r3, r7
 8004e88:	7819      	ldrb	r1, [r3, #0]
 8004e8a:	1dbb      	adds	r3, r7, #6
 8004e8c:	781a      	ldrb	r2, [r3, #0]
 8004e8e:	250e      	movs	r5, #14
 8004e90:	197b      	adds	r3, r7, r5
 8004e92:	7818      	ldrb	r0, [r3, #0]
 8004e94:	2324      	movs	r3, #36	@ 0x24
 8004e96:	191b      	adds	r3, r3, r4
 8004e98:	19db      	adds	r3, r3, r7
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	000b      	movs	r3, r1
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	f7fe fecd 	bl	8003c40 <ControlLeds>
				ControlLeds(i+limite, 1,r,g,b);
 8004ea6:	197a      	adds	r2, r7, r5
 8004ea8:	240f      	movs	r4, #15
 8004eaa:	193b      	adds	r3, r7, r4
 8004eac:	7812      	ldrb	r2, [r2, #0]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	18d3      	adds	r3, r2, r3
 8004eb2:	b2d8      	uxtb	r0, r3
 8004eb4:	2308      	movs	r3, #8
 8004eb6:	18f2      	adds	r2, r6, r3
 8004eb8:	19d3      	adds	r3, r2, r7
 8004eba:	7819      	ldrb	r1, [r3, #0]
 8004ebc:	1dbb      	adds	r3, r7, #6
 8004ebe:	781a      	ldrb	r2, [r3, #0]
 8004ec0:	2324      	movs	r3, #36	@ 0x24
 8004ec2:	2608      	movs	r6, #8
 8004ec4:	199b      	adds	r3, r3, r6
 8004ec6:	19db      	adds	r3, r3, r7
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	9300      	str	r3, [sp, #0]
 8004ecc:	000b      	movs	r3, r1
 8004ece:	2101      	movs	r1, #1
 8004ed0:	f7fe feb6 	bl	8003c40 <ControlLeds>
				limite=limite-2;
 8004ed4:	193b      	adds	r3, r7, r4
 8004ed6:	193a      	adds	r2, r7, r4
 8004ed8:	7812      	ldrb	r2, [r2, #0]
 8004eda:	3a02      	subs	r2, #2
 8004edc:	701a      	strb	r2, [r3, #0]
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8004ede:	1d3b      	adds	r3, r7, #4
 8004ee0:	881b      	ldrh	r3, [r3, #0]
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	f7fc f980 	bl	80011e8 <__aeabi_i2f>
 8004ee8:	1c04      	adds	r4, r0, #0
 8004eea:	f000 feeb 	bl	8005cc4 <Refresh_ADC_Value>
 8004eee:	1c03      	adds	r3, r0, #0
 8004ef0:	1c19      	adds	r1, r3, #0
 8004ef2:	1c20      	adds	r0, r4, #0
 8004ef4:	f7fb fd9a 	bl	8000a2c <__aeabi_fmul>
 8004ef8:	1c03      	adds	r3, r0, #0
 8004efa:	1c18      	adds	r0, r3, #0
 8004efc:	f7fb fa76 	bl	80003ec <__aeabi_f2uiz>
 8004f00:	0003      	movs	r3, r0
 8004f02:	0018      	movs	r0, r3
 8004f04:	f001 f8f2 	bl	80060ec <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8004f08:	197b      	adds	r3, r7, r5
 8004f0a:	781a      	ldrb	r2, [r3, #0]
 8004f0c:	197b      	adds	r3, r7, r5
 8004f0e:	3201      	adds	r2, #1
 8004f10:	701a      	strb	r2, [r3, #0]
 8004f12:	230e      	movs	r3, #14
 8004f14:	18fa      	adds	r2, r7, r3
 8004f16:	230b      	movs	r3, #11
 8004f18:	18fb      	adds	r3, r7, r3
 8004f1a:	7812      	ldrb	r2, [r2, #0]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d9ae      	bls.n	8004e80 <CerrarApagar+0x4a>
			}
			limite = MAX_LEDS-1;
 8004f22:	230f      	movs	r3, #15
 8004f24:	18fb      	adds	r3, r7, r3
 8004f26:	2208      	movs	r2, #8
 8004f28:	701a      	strb	r2, [r3, #0]
			//HAL_Delay(tiempo2);
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8004f2a:	1cbb      	adds	r3, r7, #2
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	0018      	movs	r0, r3
 8004f30:	f7fc f95a 	bl	80011e8 <__aeabi_i2f>
 8004f34:	1c04      	adds	r4, r0, #0
 8004f36:	f000 fec5 	bl	8005cc4 <Refresh_ADC_Value>
 8004f3a:	1c03      	adds	r3, r0, #0
 8004f3c:	1c19      	adds	r1, r3, #0
 8004f3e:	1c20      	adds	r0, r4, #0
 8004f40:	f7fb fd74 	bl	8000a2c <__aeabi_fmul>
 8004f44:	1c03      	adds	r3, r0, #0
 8004f46:	1c18      	adds	r0, r3, #0
 8004f48:	f7fb fa50 	bl	80003ec <__aeabi_f2uiz>
 8004f4c:	0003      	movs	r3, r0
 8004f4e:	0018      	movs	r0, r3
 8004f50:	f001 f8cc 	bl	80060ec <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8004f54:	230d      	movs	r3, #13
 8004f56:	18fb      	adds	r3, r7, r3
 8004f58:	2201      	movs	r2, #1
 8004f5a:	701a      	strb	r2, [r3, #0]
 8004f5c:	e048      	b.n	8004ff0 <CerrarApagar+0x1ba>
				ControlLeds(i, 0,r,g,b);
 8004f5e:	2620      	movs	r6, #32
 8004f60:	2408      	movs	r4, #8
 8004f62:	1933      	adds	r3, r6, r4
 8004f64:	19db      	adds	r3, r3, r7
 8004f66:	7819      	ldrb	r1, [r3, #0]
 8004f68:	1dbb      	adds	r3, r7, #6
 8004f6a:	781a      	ldrb	r2, [r3, #0]
 8004f6c:	250d      	movs	r5, #13
 8004f6e:	197b      	adds	r3, r7, r5
 8004f70:	7818      	ldrb	r0, [r3, #0]
 8004f72:	2324      	movs	r3, #36	@ 0x24
 8004f74:	191b      	adds	r3, r3, r4
 8004f76:	19db      	adds	r3, r3, r7
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	000b      	movs	r3, r1
 8004f7e:	2100      	movs	r1, #0
 8004f80:	f7fe fe5e 	bl	8003c40 <ControlLeds>
				ControlLeds(i+limite, 0,r,g,b);
 8004f84:	197a      	adds	r2, r7, r5
 8004f86:	240f      	movs	r4, #15
 8004f88:	193b      	adds	r3, r7, r4
 8004f8a:	7812      	ldrb	r2, [r2, #0]
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	18d3      	adds	r3, r2, r3
 8004f90:	b2d8      	uxtb	r0, r3
 8004f92:	2308      	movs	r3, #8
 8004f94:	18f2      	adds	r2, r6, r3
 8004f96:	19d3      	adds	r3, r2, r7
 8004f98:	7819      	ldrb	r1, [r3, #0]
 8004f9a:	1dbb      	adds	r3, r7, #6
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	2324      	movs	r3, #36	@ 0x24
 8004fa0:	2608      	movs	r6, #8
 8004fa2:	199b      	adds	r3, r3, r6
 8004fa4:	19db      	adds	r3, r3, r7
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	000b      	movs	r3, r1
 8004fac:	2100      	movs	r1, #0
 8004fae:	f7fe fe47 	bl	8003c40 <ControlLeds>
				limite=limite-2;
 8004fb2:	193b      	adds	r3, r7, r4
 8004fb4:	193a      	adds	r2, r7, r4
 8004fb6:	7812      	ldrb	r2, [r2, #0]
 8004fb8:	3a02      	subs	r2, #2
 8004fba:	701a      	strb	r2, [r3, #0]
				//HAL_Delay(tiempo);
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8004fbc:	1d3b      	adds	r3, r7, #4
 8004fbe:	881b      	ldrh	r3, [r3, #0]
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f7fc f911 	bl	80011e8 <__aeabi_i2f>
 8004fc6:	1c04      	adds	r4, r0, #0
 8004fc8:	f000 fe7c 	bl	8005cc4 <Refresh_ADC_Value>
 8004fcc:	1c03      	adds	r3, r0, #0
 8004fce:	1c19      	adds	r1, r3, #0
 8004fd0:	1c20      	adds	r0, r4, #0
 8004fd2:	f7fb fd2b 	bl	8000a2c <__aeabi_fmul>
 8004fd6:	1c03      	adds	r3, r0, #0
 8004fd8:	1c18      	adds	r0, r3, #0
 8004fda:	f7fb fa07 	bl	80003ec <__aeabi_f2uiz>
 8004fde:	0003      	movs	r3, r0
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f001 f883 	bl	80060ec <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8004fe6:	197b      	adds	r3, r7, r5
 8004fe8:	781a      	ldrb	r2, [r3, #0]
 8004fea:	197b      	adds	r3, r7, r5
 8004fec:	3201      	adds	r2, #1
 8004fee:	701a      	strb	r2, [r3, #0]
 8004ff0:	230d      	movs	r3, #13
 8004ff2:	18fa      	adds	r2, r7, r3
 8004ff4:	230b      	movs	r3, #11
 8004ff6:	18fb      	adds	r3, r7, r3
 8004ff8:	7812      	ldrb	r2, [r2, #0]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d9ae      	bls.n	8004f5e <CerrarApagar+0x128>
	for(uint8_t v=0;v<veces;v++){
 8005000:	210c      	movs	r1, #12
 8005002:	187b      	adds	r3, r7, r1
 8005004:	781a      	ldrb	r2, [r3, #0]
 8005006:	187b      	adds	r3, r7, r1
 8005008:	3201      	adds	r2, #1
 800500a:	701a      	strb	r2, [r3, #0]
 800500c:	230c      	movs	r3, #12
 800500e:	18fa      	adds	r2, r7, r3
 8005010:	1dfb      	adds	r3, r7, #7
 8005012:	7812      	ldrb	r2, [r2, #0]
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	429a      	cmp	r2, r3
 8005018:	d200      	bcs.n	800501c <CerrarApagar+0x1e6>
 800501a:	e724      	b.n	8004e66 <CerrarApagar+0x30>
			}
		}
	}
}
 800501c:	46c0      	nop			@ (mov r8, r8)
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	46bd      	mov	sp, r7
 8005022:	b005      	add	sp, #20
 8005024:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005028 <GirarColores>:
		CerrarApagar(1,tiempo,0,r,g,b);
		//CerrarApagar(1,tiempo*Refresh_ADC_Value(),0);
	}
}

void GirarColores(uint16_t tiempo, uint16_t tiempo2){
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af02      	add	r7, sp, #8
 800502e:	0002      	movs	r2, r0
 8005030:	1dbb      	adds	r3, r7, #6
 8005032:	801a      	strh	r2, [r3, #0]
 8005034:	1d3b      	adds	r3, r7, #4
 8005036:	1c0a      	adds	r2, r1, #0
 8005038:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=1;v<=6;v++){
 800503a:	230f      	movs	r3, #15
 800503c:	18fb      	adds	r3, r7, r3
 800503e:	2201      	movs	r2, #1
 8005040:	701a      	strb	r2, [r3, #0]
 8005042:	e0b5      	b.n	80051b0 <GirarColores+0x188>

		switch(v){
 8005044:	230f      	movs	r3, #15
 8005046:	18fb      	adds	r3, r7, r3
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	2b06      	cmp	r3, #6
 800504c:	d852      	bhi.n	80050f4 <GirarColores+0xcc>
 800504e:	009a      	lsls	r2, r3, #2
 8005050:	4b5d      	ldr	r3, [pc, #372]	@ (80051c8 <GirarColores+0x1a0>)
 8005052:	18d3      	adds	r3, r2, r3
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	469f      	mov	pc, r3
			case 1 :AbrirApagar(1,tiempo,tiempo2,AMARILLO_50_1);break;
 8005058:	1d3b      	adds	r3, r7, #4
 800505a:	881a      	ldrh	r2, [r3, #0]
 800505c:	1dbb      	adds	r3, r7, #6
 800505e:	8819      	ldrh	r1, [r3, #0]
 8005060:	23ff      	movs	r3, #255	@ 0xff
 8005062:	9301      	str	r3, [sp, #4]
 8005064:	2380      	movs	r3, #128	@ 0x80
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	2300      	movs	r3, #0
 800506a:	2001      	movs	r0, #1
 800506c:	f7ff fdea 	bl	8004c44 <AbrirApagar>
 8005070:	e040      	b.n	80050f4 <GirarColores+0xcc>
			case 2 :AbrirApagar(1,tiempo,tiempo2,CIAN_50_1);break;
 8005072:	1d3b      	adds	r3, r7, #4
 8005074:	881a      	ldrh	r2, [r3, #0]
 8005076:	1dbb      	adds	r3, r7, #6
 8005078:	8819      	ldrh	r1, [r3, #0]
 800507a:	2380      	movs	r3, #128	@ 0x80
 800507c:	9301      	str	r3, [sp, #4]
 800507e:	2300      	movs	r3, #0
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	23ff      	movs	r3, #255	@ 0xff
 8005084:	2001      	movs	r0, #1
 8005086:	f7ff fddd 	bl	8004c44 <AbrirApagar>
 800508a:	e033      	b.n	80050f4 <GirarColores+0xcc>
			case 3 :AbrirApagar(1,tiempo,tiempo2,MAGENTA);break;
 800508c:	1d3b      	adds	r3, r7, #4
 800508e:	881a      	ldrh	r2, [r3, #0]
 8005090:	1dbb      	adds	r3, r7, #6
 8005092:	8819      	ldrh	r1, [r3, #0]
 8005094:	2300      	movs	r3, #0
 8005096:	9301      	str	r3, [sp, #4]
 8005098:	23ff      	movs	r3, #255	@ 0xff
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	2300      	movs	r3, #0
 800509e:	2001      	movs	r0, #1
 80050a0:	f7ff fdd0 	bl	8004c44 <AbrirApagar>
 80050a4:	e026      	b.n	80050f4 <GirarColores+0xcc>
			case 4 :AbrirApagar(1,tiempo,tiempo2,MAGENTA_50_1);break;
 80050a6:	1d3b      	adds	r3, r7, #4
 80050a8:	881a      	ldrh	r2, [r3, #0]
 80050aa:	1dbb      	adds	r3, r7, #6
 80050ac:	8819      	ldrh	r1, [r3, #0]
 80050ae:	2380      	movs	r3, #128	@ 0x80
 80050b0:	9301      	str	r3, [sp, #4]
 80050b2:	23ff      	movs	r3, #255	@ 0xff
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	2300      	movs	r3, #0
 80050b8:	2001      	movs	r0, #1
 80050ba:	f7ff fdc3 	bl	8004c44 <AbrirApagar>
 80050be:	e019      	b.n	80050f4 <GirarColores+0xcc>
			case 5 :AbrirApagar(1,tiempo,tiempo2,MAGENTA_50_2);break;
 80050c0:	1d3b      	adds	r3, r7, #4
 80050c2:	881a      	ldrh	r2, [r3, #0]
 80050c4:	1dbb      	adds	r3, r7, #6
 80050c6:	8819      	ldrh	r1, [r3, #0]
 80050c8:	2300      	movs	r3, #0
 80050ca:	9301      	str	r3, [sp, #4]
 80050cc:	23ff      	movs	r3, #255	@ 0xff
 80050ce:	9300      	str	r3, [sp, #0]
 80050d0:	2380      	movs	r3, #128	@ 0x80
 80050d2:	2001      	movs	r0, #1
 80050d4:	f7ff fdb6 	bl	8004c44 <AbrirApagar>
 80050d8:	e00c      	b.n	80050f4 <GirarColores+0xcc>
			case 6 :AbrirApagar(1,tiempo,tiempo2,CIAN_50_2);break;
 80050da:	1d3b      	adds	r3, r7, #4
 80050dc:	881a      	ldrh	r2, [r3, #0]
 80050de:	1dbb      	adds	r3, r7, #6
 80050e0:	8819      	ldrh	r1, [r3, #0]
 80050e2:	2300      	movs	r3, #0
 80050e4:	9301      	str	r3, [sp, #4]
 80050e6:	2380      	movs	r3, #128	@ 0x80
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	23ff      	movs	r3, #255	@ 0xff
 80050ec:	2001      	movs	r0, #1
 80050ee:	f7ff fda9 	bl	8004c44 <AbrirApagar>
 80050f2:	46c0      	nop			@ (mov r8, r8)
		}

		switch(v){
 80050f4:	230f      	movs	r3, #15
 80050f6:	18fb      	adds	r3, r7, r3
 80050f8:	781b      	ldrb	r3, [r3, #0]
 80050fa:	2b06      	cmp	r3, #6
 80050fc:	d852      	bhi.n	80051a4 <GirarColores+0x17c>
 80050fe:	009a      	lsls	r2, r3, #2
 8005100:	4b32      	ldr	r3, [pc, #200]	@ (80051cc <GirarColores+0x1a4>)
 8005102:	18d3      	adds	r3, r2, r3
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	469f      	mov	pc, r3
			case 1 :CerrarApagar(1,tiempo,tiempo2,ROJO);break;
 8005108:	1d3b      	adds	r3, r7, #4
 800510a:	881a      	ldrh	r2, [r3, #0]
 800510c:	1dbb      	adds	r3, r7, #6
 800510e:	8819      	ldrh	r1, [r3, #0]
 8005110:	23ff      	movs	r3, #255	@ 0xff
 8005112:	9301      	str	r3, [sp, #4]
 8005114:	23ff      	movs	r3, #255	@ 0xff
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	2300      	movs	r3, #0
 800511a:	2001      	movs	r0, #1
 800511c:	f7ff fe8b 	bl	8004e36 <CerrarApagar>
 8005120:	e040      	b.n	80051a4 <GirarColores+0x17c>
			case 2 :CerrarApagar(1,tiempo,tiempo2,AMARILLO_50_2);break;
 8005122:	1d3b      	adds	r3, r7, #4
 8005124:	881a      	ldrh	r2, [r3, #0]
 8005126:	1dbb      	adds	r3, r7, #6
 8005128:	8819      	ldrh	r1, [r3, #0]
 800512a:	23ff      	movs	r3, #255	@ 0xff
 800512c:	9301      	str	r3, [sp, #4]
 800512e:	2300      	movs	r3, #0
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	2380      	movs	r3, #128	@ 0x80
 8005134:	2001      	movs	r0, #1
 8005136:	f7ff fe7e 	bl	8004e36 <CerrarApagar>
 800513a:	e033      	b.n	80051a4 <GirarColores+0x17c>
			case 3 :CerrarApagar(1,tiempo,tiempo2,VERDE);break;
 800513c:	1d3b      	adds	r3, r7, #4
 800513e:	881a      	ldrh	r2, [r3, #0]
 8005140:	1dbb      	adds	r3, r7, #6
 8005142:	8819      	ldrh	r1, [r3, #0]
 8005144:	23ff      	movs	r3, #255	@ 0xff
 8005146:	9301      	str	r3, [sp, #4]
 8005148:	2300      	movs	r3, #0
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	23ff      	movs	r3, #255	@ 0xff
 800514e:	2001      	movs	r0, #1
 8005150:	f7ff fe71 	bl	8004e36 <CerrarApagar>
 8005154:	e026      	b.n	80051a4 <GirarColores+0x17c>
			case 4 :CerrarApagar(1,tiempo,tiempo2,AZUL);break;
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	881a      	ldrh	r2, [r3, #0]
 800515a:	1dbb      	adds	r3, r7, #6
 800515c:	8819      	ldrh	r1, [r3, #0]
 800515e:	2300      	movs	r3, #0
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	23ff      	movs	r3, #255	@ 0xff
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	23ff      	movs	r3, #255	@ 0xff
 8005168:	2001      	movs	r0, #1
 800516a:	f7ff fe64 	bl	8004e36 <CerrarApagar>
 800516e:	e019      	b.n	80051a4 <GirarColores+0x17c>
			case 5 :CerrarApagar(1,tiempo,tiempo2,AMARILLO);break;
 8005170:	1d3b      	adds	r3, r7, #4
 8005172:	881a      	ldrh	r2, [r3, #0]
 8005174:	1dbb      	adds	r3, r7, #6
 8005176:	8819      	ldrh	r1, [r3, #0]
 8005178:	23ff      	movs	r3, #255	@ 0xff
 800517a:	9301      	str	r3, [sp, #4]
 800517c:	2300      	movs	r3, #0
 800517e:	9300      	str	r3, [sp, #0]
 8005180:	2300      	movs	r3, #0
 8005182:	2001      	movs	r0, #1
 8005184:	f7ff fe57 	bl	8004e36 <CerrarApagar>
 8005188:	e00c      	b.n	80051a4 <GirarColores+0x17c>
			case 6 :CerrarApagar(1,tiempo,tiempo2,CIAN);break;
 800518a:	1d3b      	adds	r3, r7, #4
 800518c:	881a      	ldrh	r2, [r3, #0]
 800518e:	1dbb      	adds	r3, r7, #6
 8005190:	8819      	ldrh	r1, [r3, #0]
 8005192:	2300      	movs	r3, #0
 8005194:	9301      	str	r3, [sp, #4]
 8005196:	2300      	movs	r3, #0
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	23ff      	movs	r3, #255	@ 0xff
 800519c:	2001      	movs	r0, #1
 800519e:	f7ff fe4a 	bl	8004e36 <CerrarApagar>
 80051a2:	46c0      	nop			@ (mov r8, r8)
	for(uint8_t v=1;v<=6;v++){
 80051a4:	210f      	movs	r1, #15
 80051a6:	187b      	adds	r3, r7, r1
 80051a8:	781a      	ldrb	r2, [r3, #0]
 80051aa:	187b      	adds	r3, r7, r1
 80051ac:	3201      	adds	r2, #1
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	230f      	movs	r3, #15
 80051b2:	18fb      	adds	r3, r7, r3
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	2b06      	cmp	r3, #6
 80051b8:	d800      	bhi.n	80051bc <GirarColores+0x194>
 80051ba:	e743      	b.n	8005044 <GirarColores+0x1c>
		}
	}
}
 80051bc:	46c0      	nop			@ (mov r8, r8)
 80051be:	46c0      	nop			@ (mov r8, r8)
 80051c0:	46bd      	mov	sp, r7
 80051c2:	b004      	add	sp, #16
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	46c0      	nop			@ (mov r8, r8)
 80051c8:	08009884 	.word	0x08009884
 80051cc:	080098a0 	.word	0x080098a0

080051d0 <Gradiente>:

void Gradiente(int dir, uint8_t r, uint8_t g, uint8_t b) { //se mueve con pendiente simetrica, como el movimiento de la marea sube y baja
 80051d0:	b590      	push	{r4, r7, lr}
 80051d2:	b089      	sub	sp, #36	@ 0x24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	000c      	movs	r4, r1
 80051da:	0010      	movs	r0, r2
 80051dc:	0019      	movs	r1, r3
 80051de:	1cfb      	adds	r3, r7, #3
 80051e0:	1c22      	adds	r2, r4, #0
 80051e2:	701a      	strb	r2, [r3, #0]
 80051e4:	1cbb      	adds	r3, r7, #2
 80051e6:	1c02      	adds	r2, r0, #0
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	1c7b      	adds	r3, r7, #1
 80051ec:	1c0a      	adds	r2, r1, #0
 80051ee:	701a      	strb	r2, [r3, #0]
  static int offset = 0;
  //static int direction = -1;// ->queda una fondo y encima avanza derecha l1 l2 l3 ....
  static int direction =  1;// ->queda una fondo y encima avanza izq  ....l3 l2 l1

  float center = (MAX_LEDS - 1) / 2.0f;
 80051f0:	2381      	movs	r3, #129	@ 0x81
 80051f2:	05db      	lsls	r3, r3, #23
 80051f4:	617b      	str	r3, [r7, #20]
  int stepValue = 255 / ((int)center + 1); // Adaptado al rango
 80051f6:	6978      	ldr	r0, [r7, #20]
 80051f8:	f7fb ffd6 	bl	80011a8 <__aeabi_f2iz>
 80051fc:	0003      	movs	r3, r0
 80051fe:	3301      	adds	r3, #1
 8005200:	0019      	movs	r1, r3
 8005202:	20ff      	movs	r0, #255	@ 0xff
 8005204:	f7fb f806 	bl	8000214 <__divsi3>
 8005208:	0003      	movs	r3, r0
 800520a:	613b      	str	r3, [r7, #16]

  for (int i = 0; i < MAX_LEDS; i++) {
 800520c:	2300      	movs	r3, #0
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	e0af      	b.n	8005372 <Gradiente+0x1a2>
    int shiftedIndex = (i + offset) % MAX_LEDS;
 8005212:	4b67      	ldr	r3, [pc, #412]	@ (80053b0 <Gradiente+0x1e0>)
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	18d3      	adds	r3, r2, r3
 800521a:	2109      	movs	r1, #9
 800521c:	0018      	movs	r0, r3
 800521e:	f7fb f8df 	bl	80003e0 <__aeabi_idivmod>
 8005222:	000b      	movs	r3, r1
 8005224:	60fb      	str	r3, [r7, #12]
    float distanceFromCenter = fabsf(shiftedIndex - center);
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7fb ffde 	bl	80011e8 <__aeabi_i2f>
 800522c:	1c03      	adds	r3, r0, #0
 800522e:	6979      	ldr	r1, [r7, #20]
 8005230:	1c18      	adds	r0, r3, #0
 8005232:	f7fb fd55 	bl	8000ce0 <__aeabi_fsub>
 8005236:	1c03      	adds	r3, r0, #0
 8005238:	005b      	lsls	r3, r3, #1
 800523a:	085b      	lsrs	r3, r3, #1
 800523c:	60bb      	str	r3, [r7, #8]
    int brightness = stepValue * ((int)center + 1 - (int)distanceFromCenter);
 800523e:	6978      	ldr	r0, [r7, #20]
 8005240:	f7fb ffb2 	bl	80011a8 <__aeabi_f2iz>
 8005244:	0003      	movs	r3, r0
 8005246:	1c5c      	adds	r4, r3, #1
 8005248:	68b8      	ldr	r0, [r7, #8]
 800524a:	f7fb ffad 	bl	80011a8 <__aeabi_f2iz>
 800524e:	0003      	movs	r3, r0
 8005250:	1ae2      	subs	r2, r4, r3
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4353      	muls	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]

    if (brightness < 0) brightness = 0;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	2b00      	cmp	r3, #0
 800525c:	da01      	bge.n	8005262 <Gradiente+0x92>
 800525e:	2300      	movs	r3, #0
 8005260:	61bb      	str	r3, [r7, #24]
    if (brightness > 255) brightness = 255;
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	2bff      	cmp	r3, #255	@ 0xff
 8005266:	dd01      	ble.n	800526c <Gradiente+0x9c>
 8005268:	23ff      	movs	r3, #255	@ 0xff
 800526a:	61bb      	str	r3, [r7, #24]

    if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MIN ){//ROJO
 800526c:	1cfb      	adds	r3, r7, #3
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d111      	bne.n	8005298 <Gradiente+0xc8>
 8005274:	1cbb      	adds	r3, r7, #2
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2bff      	cmp	r3, #255	@ 0xff
 800527a:	d10d      	bne.n	8005298 <Gradiente+0xc8>
 800527c:	1c7b      	adds	r3, r7, #1
 800527e:	781b      	ldrb	r3, [r3, #0]
 8005280:	2bff      	cmp	r3, #255	@ 0xff
 8005282:	d109      	bne.n	8005298 <Gradiente+0xc8>
    	Set_LED(i,BRILLO_MAX,brightness,brightness);
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	b298      	uxth	r0, r3
 8005288:	69bb      	ldr	r3, [r7, #24]
 800528a:	b2da      	uxtb	r2, r3
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	2100      	movs	r1, #0
 8005292:	f7fd fc9f 	bl	8002bd4 <Set_LED>
 8005296:	e069      	b.n	800536c <Gradiente+0x19c>
    }else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MIN ){//VERDE
 8005298:	1cfb      	adds	r3, r7, #3
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	2bff      	cmp	r3, #255	@ 0xff
 800529e:	d111      	bne.n	80052c4 <Gradiente+0xf4>
 80052a0:	1cbb      	adds	r3, r7, #2
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10d      	bne.n	80052c4 <Gradiente+0xf4>
 80052a8:	1c7b      	adds	r3, r7, #1
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2bff      	cmp	r3, #255	@ 0xff
 80052ae:	d109      	bne.n	80052c4 <Gradiente+0xf4>
    	Set_LED(i,brightness,BRILLO_MAX,brightness);
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	b298      	uxth	r0, r3
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	b2d9      	uxtb	r1, r3
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2200      	movs	r2, #0
 80052be:	f7fd fc89 	bl	8002bd4 <Set_LED>
 80052c2:	e053      	b.n	800536c <Gradiente+0x19c>
    }else if(r==BRILLO_MIN && g==BRILLO_MIN && b==BRILLO_MAX ){//AZUL
 80052c4:	1cfb      	adds	r3, r7, #3
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	2bff      	cmp	r3, #255	@ 0xff
 80052ca:	d111      	bne.n	80052f0 <Gradiente+0x120>
 80052cc:	1cbb      	adds	r3, r7, #2
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2bff      	cmp	r3, #255	@ 0xff
 80052d2:	d10d      	bne.n	80052f0 <Gradiente+0x120>
 80052d4:	1c7b      	adds	r3, r7, #1
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d109      	bne.n	80052f0 <Gradiente+0x120>
    	Set_LED(i,brightness,brightness,BRILLO_MAX);
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	b298      	uxth	r0, r3
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	b2d9      	uxtb	r1, r3
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	2300      	movs	r3, #0
 80052ea:	f7fd fc73 	bl	8002bd4 <Set_LED>
 80052ee:	e03d      	b.n	800536c <Gradiente+0x19c>
    }else if(r==BRILLO_MAX && g==BRILLO_MIN && b==BRILLO_MAX ){//MAGENTA
 80052f0:	1cfb      	adds	r3, r7, #3
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d110      	bne.n	800531a <Gradiente+0x14a>
 80052f8:	1cbb      	adds	r3, r7, #2
 80052fa:	781b      	ldrb	r3, [r3, #0]
 80052fc:	2bff      	cmp	r3, #255	@ 0xff
 80052fe:	d10c      	bne.n	800531a <Gradiente+0x14a>
 8005300:	1c7b      	adds	r3, r7, #1
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d108      	bne.n	800531a <Gradiente+0x14a>
    	Set_LED(i,BRILLO_MAX,brightness,BRILLO_MAX);
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	b298      	uxth	r0, r3
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	b2da      	uxtb	r2, r3
 8005310:	2300      	movs	r3, #0
 8005312:	2100      	movs	r1, #0
 8005314:	f7fd fc5e 	bl	8002bd4 <Set_LED>
 8005318:	e028      	b.n	800536c <Gradiente+0x19c>
    }else if(r==BRILLO_MAX && g==BRILLO_MAX && b==BRILLO_MIN ){//AMARILLO
 800531a:	1cfb      	adds	r3, r7, #3
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d110      	bne.n	8005344 <Gradiente+0x174>
 8005322:	1cbb      	adds	r3, r7, #2
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10c      	bne.n	8005344 <Gradiente+0x174>
 800532a:	1c7b      	adds	r3, r7, #1
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	2bff      	cmp	r3, #255	@ 0xff
 8005330:	d108      	bne.n	8005344 <Gradiente+0x174>
    	Set_LED(i,BRILLO_MAX,BRILLO_MAX,brightness);
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	b298      	uxth	r0, r3
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2200      	movs	r2, #0
 800533c:	2100      	movs	r1, #0
 800533e:	f7fd fc49 	bl	8002bd4 <Set_LED>
 8005342:	e013      	b.n	800536c <Gradiente+0x19c>
    }else if(r==BRILLO_MIN && g==BRILLO_MAX && b==BRILLO_MAX ){//CIAN
 8005344:	1cfb      	adds	r3, r7, #3
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2bff      	cmp	r3, #255	@ 0xff
 800534a:	d10f      	bne.n	800536c <Gradiente+0x19c>
 800534c:	1cbb      	adds	r3, r7, #2
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10b      	bne.n	800536c <Gradiente+0x19c>
 8005354:	1c7b      	adds	r3, r7, #1
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d107      	bne.n	800536c <Gradiente+0x19c>
    	Set_LED(i,brightness,BRILLO_MAX,BRILLO_MAX);
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	b298      	uxth	r0, r3
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	b2d9      	uxtb	r1, r3
 8005364:	2300      	movs	r3, #0
 8005366:	2200      	movs	r2, #0
 8005368:	f7fd fc34 	bl	8002bd4 <Set_LED>
  for (int i = 0; i < MAX_LEDS; i++) {
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	3301      	adds	r3, #1
 8005370:	61fb      	str	r3, [r7, #28]
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	2b08      	cmp	r3, #8
 8005376:	dc00      	bgt.n	800537a <Gradiente+0x1aa>
 8005378:	e74b      	b.n	8005212 <Gradiente+0x42>


    //Set_LED(i,BRILLO_MAX,brightness , brightness);
  }

  WS2811_Send();
 800537a:	f7fd fc67 	bl	8002c4c <WS2811_Send>


  offset += direction;
 800537e:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <Gradiente+0x1e0>)
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	4b0c      	ldr	r3, [pc, #48]	@ (80053b4 <Gradiente+0x1e4>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	18d2      	adds	r2, r2, r3
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <Gradiente+0x1e0>)
 800538a:	601a      	str	r2, [r3, #0]
  if (offset >= MAX_LEDS || offset <= 0) {
 800538c:	4b08      	ldr	r3, [pc, #32]	@ (80053b0 <Gradiente+0x1e0>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b08      	cmp	r3, #8
 8005392:	dc03      	bgt.n	800539c <Gradiente+0x1cc>
 8005394:	4b06      	ldr	r3, [pc, #24]	@ (80053b0 <Gradiente+0x1e0>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	dc05      	bgt.n	80053a8 <Gradiente+0x1d8>
	//direction *= -1;//empieza IZQ->DER y luego DER->IZQ osea va y vuelve
	//direction *=  1;//solo 1 direccion
	direction *=dir;
 800539c:	4b05      	ldr	r3, [pc, #20]	@ (80053b4 <Gradiente+0x1e4>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	435a      	muls	r2, r3
 80053a4:	4b03      	ldr	r3, [pc, #12]	@ (80053b4 <Gradiente+0x1e4>)
 80053a6:	601a      	str	r2, [r3, #0]
  }
}
 80053a8:	46c0      	nop			@ (mov r8, r8)
 80053aa:	46bd      	mov	sp, r7
 80053ac:	b009      	add	sp, #36	@ 0x24
 80053ae:	bd90      	pop	{r4, r7, pc}
 80053b0:	200003ec 	.word	0x200003ec
 80053b4:	20000000 	.word	0x20000000

080053b8 <Arcoiris_Der>:

void Arcoiris_Der(uint8_t veces, uint16_t tiempo){
 80053b8:	b590      	push	{r4, r7, lr}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	0002      	movs	r2, r0
 80053c0:	1dfb      	adds	r3, r7, #7
 80053c2:	701a      	strb	r2, [r3, #0]
 80053c4:	1d3b      	adds	r3, r7, #4
 80053c6:	1c0a      	adds	r2, r1, #0
 80053c8:	801a      	strh	r2, [r3, #0]
	for(uint8_t i=0; i<veces; i++){
 80053ca:	230f      	movs	r3, #15
 80053cc:	18fb      	adds	r3, r7, r3
 80053ce:	2200      	movs	r2, #0
 80053d0:	701a      	strb	r2, [r3, #0]
 80053d2:	e01c      	b.n	800540e <Arcoiris_Der+0x56>
		rainbow_effect_right();
 80053d4:	f7fd fd6c 	bl	8002eb0 <rainbow_effect_right>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 80053d8:	1d3b      	adds	r3, r7, #4
 80053da:	881b      	ldrh	r3, [r3, #0]
 80053dc:	0018      	movs	r0, r3
 80053de:	f7fb ff03 	bl	80011e8 <__aeabi_i2f>
 80053e2:	1c04      	adds	r4, r0, #0
 80053e4:	f000 fc6e 	bl	8005cc4 <Refresh_ADC_Value>
 80053e8:	1c03      	adds	r3, r0, #0
 80053ea:	1c19      	adds	r1, r3, #0
 80053ec:	1c20      	adds	r0, r4, #0
 80053ee:	f7fb fb1d 	bl	8000a2c <__aeabi_fmul>
 80053f2:	1c03      	adds	r3, r0, #0
 80053f4:	1c18      	adds	r0, r3, #0
 80053f6:	f7fa fff9 	bl	80003ec <__aeabi_f2uiz>
 80053fa:	0003      	movs	r3, r0
 80053fc:	0018      	movs	r0, r3
 80053fe:	f000 fe75 	bl	80060ec <HAL_Delay>
	for(uint8_t i=0; i<veces; i++){
 8005402:	210f      	movs	r1, #15
 8005404:	187b      	adds	r3, r7, r1
 8005406:	781a      	ldrb	r2, [r3, #0]
 8005408:	187b      	adds	r3, r7, r1
 800540a:	3201      	adds	r2, #1
 800540c:	701a      	strb	r2, [r3, #0]
 800540e:	230f      	movs	r3, #15
 8005410:	18fa      	adds	r2, r7, r3
 8005412:	1dfb      	adds	r3, r7, #7
 8005414:	7812      	ldrb	r2, [r2, #0]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	429a      	cmp	r2, r3
 800541a:	d3db      	bcc.n	80053d4 <Arcoiris_Der+0x1c>
	}

}
 800541c:	46c0      	nop			@ (mov r8, r8)
 800541e:	46c0      	nop			@ (mov r8, r8)
 8005420:	46bd      	mov	sp, r7
 8005422:	b005      	add	sp, #20
 8005424:	bd90      	pop	{r4, r7, pc}

08005426 <GradienteColores>:

void GradienteColores(uint8_t veces, uint16_t tiempo){
 8005426:	b590      	push	{r4, r7, lr}
 8005428:	b085      	sub	sp, #20
 800542a:	af00      	add	r7, sp, #0
 800542c:	0002      	movs	r2, r0
 800542e:	1dfb      	adds	r3, r7, #7
 8005430:	701a      	strb	r2, [r3, #0]
 8005432:	1d3b      	adds	r3, r7, #4
 8005434:	1c0a      	adds	r2, r1, #0
 8005436:	801a      	strh	r2, [r3, #0]
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,ROJO)    ;HAL_Delay(tiempo*Refresh_ADC_Value());}
 8005438:	230f      	movs	r3, #15
 800543a:	18fb      	adds	r3, r7, r3
 800543c:	2200      	movs	r2, #0
 800543e:	701a      	strb	r2, [r3, #0]
 8005440:	e020      	b.n	8005484 <GradienteColores+0x5e>
 8005442:	23ff      	movs	r3, #255	@ 0xff
 8005444:	22ff      	movs	r2, #255	@ 0xff
 8005446:	2100      	movs	r1, #0
 8005448:	2001      	movs	r0, #1
 800544a:	f7ff fec1 	bl	80051d0 <Gradiente>
 800544e:	1d3b      	adds	r3, r7, #4
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	0018      	movs	r0, r3
 8005454:	f7fb fec8 	bl	80011e8 <__aeabi_i2f>
 8005458:	1c04      	adds	r4, r0, #0
 800545a:	f000 fc33 	bl	8005cc4 <Refresh_ADC_Value>
 800545e:	1c03      	adds	r3, r0, #0
 8005460:	1c19      	adds	r1, r3, #0
 8005462:	1c20      	adds	r0, r4, #0
 8005464:	f7fb fae2 	bl	8000a2c <__aeabi_fmul>
 8005468:	1c03      	adds	r3, r0, #0
 800546a:	1c18      	adds	r0, r3, #0
 800546c:	f7fa ffbe 	bl	80003ec <__aeabi_f2uiz>
 8005470:	0003      	movs	r3, r0
 8005472:	0018      	movs	r0, r3
 8005474:	f000 fe3a 	bl	80060ec <HAL_Delay>
 8005478:	210f      	movs	r1, #15
 800547a:	187b      	adds	r3, r7, r1
 800547c:	781a      	ldrb	r2, [r3, #0]
 800547e:	187b      	adds	r3, r7, r1
 8005480:	3201      	adds	r2, #1
 8005482:	701a      	strb	r2, [r3, #0]
 8005484:	230f      	movs	r3, #15
 8005486:	18fa      	adds	r2, r7, r3
 8005488:	1dfb      	adds	r3, r7, #7
 800548a:	7812      	ldrb	r2, [r2, #0]
 800548c:	781b      	ldrb	r3, [r3, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d3d7      	bcc.n	8005442 <GradienteColores+0x1c>
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,VERDE)   ;HAL_Delay(tiempo*Refresh_ADC_Value());}
 8005492:	230e      	movs	r3, #14
 8005494:	18fb      	adds	r3, r7, r3
 8005496:	2200      	movs	r2, #0
 8005498:	701a      	strb	r2, [r3, #0]
 800549a:	e020      	b.n	80054de <GradienteColores+0xb8>
 800549c:	23ff      	movs	r3, #255	@ 0xff
 800549e:	2200      	movs	r2, #0
 80054a0:	21ff      	movs	r1, #255	@ 0xff
 80054a2:	2001      	movs	r0, #1
 80054a4:	f7ff fe94 	bl	80051d0 <Gradiente>
 80054a8:	1d3b      	adds	r3, r7, #4
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f7fb fe9b 	bl	80011e8 <__aeabi_i2f>
 80054b2:	1c04      	adds	r4, r0, #0
 80054b4:	f000 fc06 	bl	8005cc4 <Refresh_ADC_Value>
 80054b8:	1c03      	adds	r3, r0, #0
 80054ba:	1c19      	adds	r1, r3, #0
 80054bc:	1c20      	adds	r0, r4, #0
 80054be:	f7fb fab5 	bl	8000a2c <__aeabi_fmul>
 80054c2:	1c03      	adds	r3, r0, #0
 80054c4:	1c18      	adds	r0, r3, #0
 80054c6:	f7fa ff91 	bl	80003ec <__aeabi_f2uiz>
 80054ca:	0003      	movs	r3, r0
 80054cc:	0018      	movs	r0, r3
 80054ce:	f000 fe0d 	bl	80060ec <HAL_Delay>
 80054d2:	210e      	movs	r1, #14
 80054d4:	187b      	adds	r3, r7, r1
 80054d6:	781a      	ldrb	r2, [r3, #0]
 80054d8:	187b      	adds	r3, r7, r1
 80054da:	3201      	adds	r2, #1
 80054dc:	701a      	strb	r2, [r3, #0]
 80054de:	230e      	movs	r3, #14
 80054e0:	18fa      	adds	r2, r7, r3
 80054e2:	1dfb      	adds	r3, r7, #7
 80054e4:	7812      	ldrb	r2, [r2, #0]
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d3d7      	bcc.n	800549c <GradienteColores+0x76>
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,AZUL)    ;HAL_Delay(tiempo*Refresh_ADC_Value());}
 80054ec:	230d      	movs	r3, #13
 80054ee:	18fb      	adds	r3, r7, r3
 80054f0:	2200      	movs	r2, #0
 80054f2:	701a      	strb	r2, [r3, #0]
 80054f4:	e020      	b.n	8005538 <GradienteColores+0x112>
 80054f6:	2300      	movs	r3, #0
 80054f8:	22ff      	movs	r2, #255	@ 0xff
 80054fa:	21ff      	movs	r1, #255	@ 0xff
 80054fc:	2001      	movs	r0, #1
 80054fe:	f7ff fe67 	bl	80051d0 <Gradiente>
 8005502:	1d3b      	adds	r3, r7, #4
 8005504:	881b      	ldrh	r3, [r3, #0]
 8005506:	0018      	movs	r0, r3
 8005508:	f7fb fe6e 	bl	80011e8 <__aeabi_i2f>
 800550c:	1c04      	adds	r4, r0, #0
 800550e:	f000 fbd9 	bl	8005cc4 <Refresh_ADC_Value>
 8005512:	1c03      	adds	r3, r0, #0
 8005514:	1c19      	adds	r1, r3, #0
 8005516:	1c20      	adds	r0, r4, #0
 8005518:	f7fb fa88 	bl	8000a2c <__aeabi_fmul>
 800551c:	1c03      	adds	r3, r0, #0
 800551e:	1c18      	adds	r0, r3, #0
 8005520:	f7fa ff64 	bl	80003ec <__aeabi_f2uiz>
 8005524:	0003      	movs	r3, r0
 8005526:	0018      	movs	r0, r3
 8005528:	f000 fde0 	bl	80060ec <HAL_Delay>
 800552c:	210d      	movs	r1, #13
 800552e:	187b      	adds	r3, r7, r1
 8005530:	781a      	ldrb	r2, [r3, #0]
 8005532:	187b      	adds	r3, r7, r1
 8005534:	3201      	adds	r2, #1
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	230d      	movs	r3, #13
 800553a:	18fa      	adds	r2, r7, r3
 800553c:	1dfb      	adds	r3, r7, #7
 800553e:	7812      	ldrb	r2, [r2, #0]
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d3d7      	bcc.n	80054f6 <GradienteColores+0xd0>
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,AMARILLO);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8005546:	230c      	movs	r3, #12
 8005548:	18fb      	adds	r3, r7, r3
 800554a:	2200      	movs	r2, #0
 800554c:	701a      	strb	r2, [r3, #0]
 800554e:	e020      	b.n	8005592 <GradienteColores+0x16c>
 8005550:	23ff      	movs	r3, #255	@ 0xff
 8005552:	2200      	movs	r2, #0
 8005554:	2100      	movs	r1, #0
 8005556:	2001      	movs	r0, #1
 8005558:	f7ff fe3a 	bl	80051d0 <Gradiente>
 800555c:	1d3b      	adds	r3, r7, #4
 800555e:	881b      	ldrh	r3, [r3, #0]
 8005560:	0018      	movs	r0, r3
 8005562:	f7fb fe41 	bl	80011e8 <__aeabi_i2f>
 8005566:	1c04      	adds	r4, r0, #0
 8005568:	f000 fbac 	bl	8005cc4 <Refresh_ADC_Value>
 800556c:	1c03      	adds	r3, r0, #0
 800556e:	1c19      	adds	r1, r3, #0
 8005570:	1c20      	adds	r0, r4, #0
 8005572:	f7fb fa5b 	bl	8000a2c <__aeabi_fmul>
 8005576:	1c03      	adds	r3, r0, #0
 8005578:	1c18      	adds	r0, r3, #0
 800557a:	f7fa ff37 	bl	80003ec <__aeabi_f2uiz>
 800557e:	0003      	movs	r3, r0
 8005580:	0018      	movs	r0, r3
 8005582:	f000 fdb3 	bl	80060ec <HAL_Delay>
 8005586:	210c      	movs	r1, #12
 8005588:	187b      	adds	r3, r7, r1
 800558a:	781a      	ldrb	r2, [r3, #0]
 800558c:	187b      	adds	r3, r7, r1
 800558e:	3201      	adds	r2, #1
 8005590:	701a      	strb	r2, [r3, #0]
 8005592:	230c      	movs	r3, #12
 8005594:	18fa      	adds	r2, r7, r3
 8005596:	1dfb      	adds	r3, r7, #7
 8005598:	7812      	ldrb	r2, [r2, #0]
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	429a      	cmp	r2, r3
 800559e:	d3d7      	bcc.n	8005550 <GradienteColores+0x12a>
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,CIAN)    ;HAL_Delay(tiempo*Refresh_ADC_Value());}
 80055a0:	230b      	movs	r3, #11
 80055a2:	18fb      	adds	r3, r7, r3
 80055a4:	2200      	movs	r2, #0
 80055a6:	701a      	strb	r2, [r3, #0]
 80055a8:	e020      	b.n	80055ec <GradienteColores+0x1c6>
 80055aa:	2300      	movs	r3, #0
 80055ac:	2200      	movs	r2, #0
 80055ae:	21ff      	movs	r1, #255	@ 0xff
 80055b0:	2001      	movs	r0, #1
 80055b2:	f7ff fe0d 	bl	80051d0 <Gradiente>
 80055b6:	1d3b      	adds	r3, r7, #4
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	0018      	movs	r0, r3
 80055bc:	f7fb fe14 	bl	80011e8 <__aeabi_i2f>
 80055c0:	1c04      	adds	r4, r0, #0
 80055c2:	f000 fb7f 	bl	8005cc4 <Refresh_ADC_Value>
 80055c6:	1c03      	adds	r3, r0, #0
 80055c8:	1c19      	adds	r1, r3, #0
 80055ca:	1c20      	adds	r0, r4, #0
 80055cc:	f7fb fa2e 	bl	8000a2c <__aeabi_fmul>
 80055d0:	1c03      	adds	r3, r0, #0
 80055d2:	1c18      	adds	r0, r3, #0
 80055d4:	f7fa ff0a 	bl	80003ec <__aeabi_f2uiz>
 80055d8:	0003      	movs	r3, r0
 80055da:	0018      	movs	r0, r3
 80055dc:	f000 fd86 	bl	80060ec <HAL_Delay>
 80055e0:	210b      	movs	r1, #11
 80055e2:	187b      	adds	r3, r7, r1
 80055e4:	781a      	ldrb	r2, [r3, #0]
 80055e6:	187b      	adds	r3, r7, r1
 80055e8:	3201      	adds	r2, #1
 80055ea:	701a      	strb	r2, [r3, #0]
 80055ec:	230b      	movs	r3, #11
 80055ee:	18fa      	adds	r2, r7, r3
 80055f0:	1dfb      	adds	r3, r7, #7
 80055f2:	7812      	ldrb	r2, [r2, #0]
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d3d7      	bcc.n	80055aa <GradienteColores+0x184>
    for(uint8_t i=0; i<veces; i++){Gradiente(IZQ,MAGENTA) ;HAL_Delay(tiempo*Refresh_ADC_Value());}
 80055fa:	230a      	movs	r3, #10
 80055fc:	18fb      	adds	r3, r7, r3
 80055fe:	2200      	movs	r2, #0
 8005600:	701a      	strb	r2, [r3, #0]
 8005602:	e020      	b.n	8005646 <GradienteColores+0x220>
 8005604:	2300      	movs	r3, #0
 8005606:	22ff      	movs	r2, #255	@ 0xff
 8005608:	2100      	movs	r1, #0
 800560a:	2001      	movs	r0, #1
 800560c:	f7ff fde0 	bl	80051d0 <Gradiente>
 8005610:	1d3b      	adds	r3, r7, #4
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	0018      	movs	r0, r3
 8005616:	f7fb fde7 	bl	80011e8 <__aeabi_i2f>
 800561a:	1c04      	adds	r4, r0, #0
 800561c:	f000 fb52 	bl	8005cc4 <Refresh_ADC_Value>
 8005620:	1c03      	adds	r3, r0, #0
 8005622:	1c19      	adds	r1, r3, #0
 8005624:	1c20      	adds	r0, r4, #0
 8005626:	f7fb fa01 	bl	8000a2c <__aeabi_fmul>
 800562a:	1c03      	adds	r3, r0, #0
 800562c:	1c18      	adds	r0, r3, #0
 800562e:	f7fa fedd 	bl	80003ec <__aeabi_f2uiz>
 8005632:	0003      	movs	r3, r0
 8005634:	0018      	movs	r0, r3
 8005636:	f000 fd59 	bl	80060ec <HAL_Delay>
 800563a:	210a      	movs	r1, #10
 800563c:	187b      	adds	r3, r7, r1
 800563e:	781a      	ldrb	r2, [r3, #0]
 8005640:	187b      	adds	r3, r7, r1
 8005642:	3201      	adds	r2, #1
 8005644:	701a      	strb	r2, [r3, #0]
 8005646:	230a      	movs	r3, #10
 8005648:	18fa      	adds	r2, r7, r3
 800564a:	1dfb      	adds	r3, r7, #7
 800564c:	7812      	ldrb	r2, [r2, #0]
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	429a      	cmp	r2, r3
 8005652:	d3d7      	bcc.n	8005604 <GradienteColores+0x1de>
}
 8005654:	46c0      	nop			@ (mov r8, r8)
 8005656:	46c0      	nop			@ (mov r8, r8)
 8005658:	46bd      	mov	sp, r7
 800565a:	b005      	add	sp, #20
 800565c:	bd90      	pop	{r4, r7, pc}

0800565e <RuedaColor>:


void RuedaColor(uint16_t veces, uint16_t tiempo){
 800565e:	b5b0      	push	{r4, r5, r7, lr}
 8005660:	b086      	sub	sp, #24
 8005662:	af00      	add	r7, sp, #0
 8005664:	0002      	movs	r2, r0
 8005666:	1dbb      	adds	r3, r7, #6
 8005668:	801a      	strh	r2, [r3, #0]
 800566a:	1d3b      	adds	r3, r7, #4
 800566c:	1c0a      	adds	r2, r1, #0
 800566e:	801a      	strh	r2, [r3, #0]
    uint8_t r, g, b;

    for(uint16_t i=1; i<=veces;i++){
 8005670:	2312      	movs	r3, #18
 8005672:	18fb      	adds	r3, r7, r3
 8005674:	2201      	movs	r2, #1
 8005676:	801a      	strh	r2, [r3, #0]
 8005678:	e0be      	b.n	80057f8 <RuedaColor+0x19a>

		for (uint16_t i = 0; i < 256; i++) {
 800567a:	2310      	movs	r3, #16
 800567c:	18fb      	adds	r3, r7, r3
 800567e:	2200      	movs	r2, #0
 8005680:	801a      	strh	r2, [r3, #0]
 8005682:	e0ad      	b.n	80057e0 <RuedaColor+0x182>
			// Generacin clsica de rueda de color
			if (i < 85) {
 8005684:	2110      	movs	r1, #16
 8005686:	187b      	adds	r3, r7, r1
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	2b54      	cmp	r3, #84	@ 0x54
 800568c:	d819      	bhi.n	80056c2 <RuedaColor+0x64>
				r = 255 - i * 3;
 800568e:	187b      	adds	r3, r7, r1
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	1c1a      	adds	r2, r3, #0
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	b2da      	uxtb	r2, r3
 800569c:	2317      	movs	r3, #23
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	3a01      	subs	r2, #1
 80056a2:	701a      	strb	r2, [r3, #0]
				g = i * 3;
 80056a4:	187b      	adds	r3, r7, r1
 80056a6:	881b      	ldrh	r3, [r3, #0]
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2216      	movs	r2, #22
 80056ac:	18ba      	adds	r2, r7, r2
 80056ae:	1c19      	adds	r1, r3, #0
 80056b0:	1c0b      	adds	r3, r1, #0
 80056b2:	18db      	adds	r3, r3, r3
 80056b4:	185b      	adds	r3, r3, r1
 80056b6:	7013      	strb	r3, [r2, #0]
				b = 0;
 80056b8:	2315      	movs	r3, #21
 80056ba:	18fb      	adds	r3, r7, r3
 80056bc:	2200      	movs	r2, #0
 80056be:	701a      	strb	r2, [r3, #0]
 80056c0:	e040      	b.n	8005744 <RuedaColor+0xe6>
			} else if (i < 170) {
 80056c2:	2210      	movs	r2, #16
 80056c4:	18bb      	adds	r3, r7, r2
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	2ba9      	cmp	r3, #169	@ 0xa9
 80056ca:	d81d      	bhi.n	8005708 <RuedaColor+0xaa>
				uint8_t j = i - 85;
 80056cc:	18bb      	adds	r3, r7, r2
 80056ce:	881b      	ldrh	r3, [r3, #0]
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	200d      	movs	r0, #13
 80056d4:	183b      	adds	r3, r7, r0
 80056d6:	3a55      	subs	r2, #85	@ 0x55
 80056d8:	701a      	strb	r2, [r3, #0]
				r = 0;
 80056da:	2317      	movs	r3, #23
 80056dc:	18fb      	adds	r3, r7, r3
 80056de:	2200      	movs	r2, #0
 80056e0:	701a      	strb	r2, [r3, #0]
				g = 255 - j * 3;
 80056e2:	183b      	adds	r3, r7, r0
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	1c1a      	adds	r2, r3, #0
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	2316      	movs	r3, #22
 80056f0:	18fb      	adds	r3, r7, r3
 80056f2:	3a01      	subs	r2, #1
 80056f4:	701a      	strb	r2, [r3, #0]
				b = j * 3;
 80056f6:	2315      	movs	r3, #21
 80056f8:	18f9      	adds	r1, r7, r3
 80056fa:	183b      	adds	r3, r7, r0
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	1c1a      	adds	r2, r3, #0
 8005700:	1892      	adds	r2, r2, r2
 8005702:	18d3      	adds	r3, r2, r3
 8005704:	700b      	strb	r3, [r1, #0]
 8005706:	e01d      	b.n	8005744 <RuedaColor+0xe6>
			} else {
				uint8_t j = i - 170;
 8005708:	2310      	movs	r3, #16
 800570a:	18fb      	adds	r3, r7, r3
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	b2da      	uxtb	r2, r3
 8005710:	200e      	movs	r0, #14
 8005712:	183b      	adds	r3, r7, r0
 8005714:	3256      	adds	r2, #86	@ 0x56
 8005716:	701a      	strb	r2, [r3, #0]
				r = j * 3;
 8005718:	2317      	movs	r3, #23
 800571a:	18f9      	adds	r1, r7, r3
 800571c:	183b      	adds	r3, r7, r0
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	1c1a      	adds	r2, r3, #0
 8005722:	1892      	adds	r2, r2, r2
 8005724:	18d3      	adds	r3, r2, r3
 8005726:	700b      	strb	r3, [r1, #0]
				g = 0;
 8005728:	2316      	movs	r3, #22
 800572a:	18fb      	adds	r3, r7, r3
 800572c:	2200      	movs	r2, #0
 800572e:	701a      	strb	r2, [r3, #0]
				b = 255 - j * 3;
 8005730:	183b      	adds	r3, r7, r0
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	1c1a      	adds	r2, r3, #0
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	b2da      	uxtb	r2, r3
 800573c:	2315      	movs	r3, #21
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	3a01      	subs	r2, #1
 8005742:	701a      	strb	r2, [r3, #0]
			}

			// Invertir la lgica para WS2811 (0 = mximo brillo)
			r = 255 - r;
 8005744:	2217      	movs	r2, #23
 8005746:	18bb      	adds	r3, r7, r2
 8005748:	18ba      	adds	r2, r7, r2
 800574a:	7812      	ldrb	r2, [r2, #0]
 800574c:	43d2      	mvns	r2, r2
 800574e:	701a      	strb	r2, [r3, #0]
			g = 255 - g;
 8005750:	2216      	movs	r2, #22
 8005752:	18bb      	adds	r3, r7, r2
 8005754:	18ba      	adds	r2, r7, r2
 8005756:	7812      	ldrb	r2, [r2, #0]
 8005758:	43d2      	mvns	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]
			b = 255 - b;
 800575c:	2215      	movs	r2, #21
 800575e:	18bb      	adds	r3, r7, r2
 8005760:	18ba      	adds	r2, r7, r2
 8005762:	7812      	ldrb	r2, [r2, #0]
 8005764:	43d2      	mvns	r2, r2
 8005766:	701a      	strb	r2, [r3, #0]

			for (uint8_t led = 0; led < MAX_LEDS; led++) {
 8005768:	230f      	movs	r3, #15
 800576a:	18fb      	adds	r3, r7, r3
 800576c:	2200      	movs	r2, #0
 800576e:	701a      	strb	r2, [r3, #0]
 8005770:	e014      	b.n	800579c <RuedaColor+0x13e>
				Set_LED(led, r, g, b);
 8005772:	250f      	movs	r5, #15
 8005774:	197b      	adds	r3, r7, r5
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	b298      	uxth	r0, r3
 800577a:	2315      	movs	r3, #21
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	781c      	ldrb	r4, [r3, #0]
 8005780:	2316      	movs	r3, #22
 8005782:	18fb      	adds	r3, r7, r3
 8005784:	781a      	ldrb	r2, [r3, #0]
 8005786:	2317      	movs	r3, #23
 8005788:	18fb      	adds	r3, r7, r3
 800578a:	7819      	ldrb	r1, [r3, #0]
 800578c:	0023      	movs	r3, r4
 800578e:	f7fd fa21 	bl	8002bd4 <Set_LED>
			for (uint8_t led = 0; led < MAX_LEDS; led++) {
 8005792:	197b      	adds	r3, r7, r5
 8005794:	781a      	ldrb	r2, [r3, #0]
 8005796:	197b      	adds	r3, r7, r5
 8005798:	3201      	adds	r2, #1
 800579a:	701a      	strb	r2, [r3, #0]
 800579c:	230f      	movs	r3, #15
 800579e:	18fb      	adds	r3, r7, r3
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d9e5      	bls.n	8005772 <RuedaColor+0x114>
			}

			WS2812_Send();
 80057a6:	f7fd fafb 	bl	8002da0 <WS2812_Send>
			//HAL_Delay(tiempo);
			HAL_Delay(tiempo*Refresh_ADC_Value());
 80057aa:	1d3b      	adds	r3, r7, #4
 80057ac:	881b      	ldrh	r3, [r3, #0]
 80057ae:	0018      	movs	r0, r3
 80057b0:	f7fb fd1a 	bl	80011e8 <__aeabi_i2f>
 80057b4:	1c04      	adds	r4, r0, #0
 80057b6:	f000 fa85 	bl	8005cc4 <Refresh_ADC_Value>
 80057ba:	1c03      	adds	r3, r0, #0
 80057bc:	1c19      	adds	r1, r3, #0
 80057be:	1c20      	adds	r0, r4, #0
 80057c0:	f7fb f934 	bl	8000a2c <__aeabi_fmul>
 80057c4:	1c03      	adds	r3, r0, #0
 80057c6:	1c18      	adds	r0, r3, #0
 80057c8:	f7fa fe10 	bl	80003ec <__aeabi_f2uiz>
 80057cc:	0003      	movs	r3, r0
 80057ce:	0018      	movs	r0, r3
 80057d0:	f000 fc8c 	bl	80060ec <HAL_Delay>
		for (uint16_t i = 0; i < 256; i++) {
 80057d4:	2110      	movs	r1, #16
 80057d6:	187b      	adds	r3, r7, r1
 80057d8:	881a      	ldrh	r2, [r3, #0]
 80057da:	187b      	adds	r3, r7, r1
 80057dc:	3201      	adds	r2, #1
 80057de:	801a      	strh	r2, [r3, #0]
 80057e0:	2310      	movs	r3, #16
 80057e2:	18fb      	adds	r3, r7, r3
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	2bff      	cmp	r3, #255	@ 0xff
 80057e8:	d800      	bhi.n	80057ec <RuedaColor+0x18e>
 80057ea:	e74b      	b.n	8005684 <RuedaColor+0x26>
    for(uint16_t i=1; i<=veces;i++){
 80057ec:	2112      	movs	r1, #18
 80057ee:	187b      	adds	r3, r7, r1
 80057f0:	881a      	ldrh	r2, [r3, #0]
 80057f2:	187b      	adds	r3, r7, r1
 80057f4:	3201      	adds	r2, #1
 80057f6:	801a      	strh	r2, [r3, #0]
 80057f8:	2312      	movs	r3, #18
 80057fa:	18fa      	adds	r2, r7, r3
 80057fc:	1dbb      	adds	r3, r7, #6
 80057fe:	8812      	ldrh	r2, [r2, #0]
 8005800:	881b      	ldrh	r3, [r3, #0]
 8005802:	429a      	cmp	r2, r3
 8005804:	d800      	bhi.n	8005808 <RuedaColor+0x1aa>
 8005806:	e738      	b.n	800567a <RuedaColor+0x1c>
		}
    }
}
 8005808:	46c0      	nop			@ (mov r8, r8)
 800580a:	46c0      	nop			@ (mov r8, r8)
 800580c:	46bd      	mov	sp, r7
 800580e:	b006      	add	sp, #24
 8005810:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800581a:	f000 fbe1 	bl	8005fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800581e:	f000 f8a1 	bl	8005964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005822:	f000 fa2d 	bl	8005c80 <MX_GPIO_Init>
  MX_DMA_Init();
 8005826:	f000 fa0d 	bl	8005c44 <MX_DMA_Init>
  MX_ADC1_Init();
 800582a:	f000 f8f5 	bl	8005a18 <MX_ADC1_Init>
  MX_TIM1_Init();
 800582e:	f000 f95f 	bl	8005af0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8005832:	4b4a      	ldr	r3, [pc, #296]	@ (800595c <main+0x148>)
 8005834:	0018      	movs	r0, r3
 8005836:	f000 ff67 	bl	8006708 <HAL_ADC_Start_IT>
  HAL_Delay(1500);
 800583a:	4b49      	ldr	r3, [pc, #292]	@ (8005960 <main+0x14c>)
 800583c:	0018      	movs	r0, r3
 800583e:	f000 fc55 	bl	80060ec <HAL_Delay>
  WS2811_Init();
 8005842:	f7fd fa8b 	bl	8002d5c <WS2811_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ArmarIzquierda1Color(2000);
 8005846:	23fa      	movs	r3, #250	@ 0xfa
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	0018      	movs	r0, r3
 800584c:	f7fe fc04 	bl	8004058 <ArmarIzquierda1Color>
	  ArmarIzquierdaColores(1,2000);
 8005850:	23fa      	movs	r3, #250	@ 0xfa
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	0019      	movs	r1, r3
 8005856:	2001      	movs	r0, #1
 8005858:	f7fe fc5c 	bl	8004114 <ArmarIzquierdaColores>
	  RuedaColor(1,20);//okkkk
 800585c:	2114      	movs	r1, #20
 800585e:	2001      	movs	r0, #1
 8005860:	f7ff fefd 	bl	800565e <RuedaColor>
	  Arcoiris_Der(50, 80);//okkkk, genial aqui el Arcoiris_Der resalta el rojo y luego BarridoColoresDerIzq empienza con rojo
 8005864:	2150      	movs	r1, #80	@ 0x50
 8005866:	2032      	movs	r0, #50	@ 0x32
 8005868:	f7ff fda6 	bl	80053b8 <Arcoiris_Der>
	  BarridoColoresDerIzq(50,500);//okkkk, genial BarridoColoresDerIzq termina en blanco y GradienteColores empieza en blanco
 800586c:	23fa      	movs	r3, #250	@ 0xfa
 800586e:	005b      	lsls	r3, r3, #1
 8005870:	0019      	movs	r1, r3
 8005872:	2032      	movs	r0, #50	@ 0x32
 8005874:	f7ff f993 	bl	8004b9e <BarridoColoresDerIzq>
	  GradienteColores(50,70);//okkkk
 8005878:	2146      	movs	r1, #70	@ 0x46
 800587a:	2032      	movs	r0, #50	@ 0x32
 800587c:	f7ff fdd3 	bl	8005426 <GradienteColores>

	  Respirar(1,1,AZUL);//okKKK
 8005880:	2300      	movs	r3, #0
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	23ff      	movs	r3, #255	@ 0xff
 8005886:	22ff      	movs	r2, #255	@ 0xff
 8005888:	2101      	movs	r1, #1
 800588a:	2001      	movs	r0, #1
 800588c:	f7fd fd64 	bl	8003358 <Respirar>
	  Respirar(1,1,ROJO);//okKKK
 8005890:	23ff      	movs	r3, #255	@ 0xff
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	23ff      	movs	r3, #255	@ 0xff
 8005896:	2200      	movs	r2, #0
 8005898:	2101      	movs	r1, #1
 800589a:	2001      	movs	r0, #1
 800589c:	f7fd fd5c 	bl	8003358 <Respirar>
	  VolumenAbrirColores(1,200);//okkkk
 80058a0:	21c8      	movs	r1, #200	@ 0xc8
 80058a2:	2001      	movs	r0, #1
 80058a4:	f7fe fe10 	bl	80044c8 <VolumenAbrirColores>
	  RuedaColor(8,1);
 80058a8:	2101      	movs	r1, #1
 80058aa:	2008      	movs	r0, #8
 80058ac:	f7ff fed7 	bl	800565e <RuedaColor>
	  VolumenCerrarColores(1,100);
 80058b0:	2164      	movs	r1, #100	@ 0x64
 80058b2:	2001      	movs	r0, #1
 80058b4:	f7fd ff88 	bl	80037c8 <VolumenCerrarColores>
	  RuedaColor(8,1);
 80058b8:	2101      	movs	r1, #1
 80058ba:	2008      	movs	r0, #8
 80058bc:	f7ff fecf 	bl	800565e <RuedaColor>

	  Respirar(1,1,AMARILLO);//okKKK
 80058c0:	23ff      	movs	r3, #255	@ 0xff
 80058c2:	9300      	str	r3, [sp, #0]
 80058c4:	2300      	movs	r3, #0
 80058c6:	2200      	movs	r2, #0
 80058c8:	2101      	movs	r1, #1
 80058ca:	2001      	movs	r0, #1
 80058cc:	f7fd fd44 	bl	8003358 <Respirar>
	  Respirar(1,1,CIAN);//okKKK
 80058d0:	2300      	movs	r3, #0
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	2300      	movs	r3, #0
 80058d6:	22ff      	movs	r2, #255	@ 0xff
 80058d8:	2101      	movs	r1, #1
 80058da:	2001      	movs	r0, #1
 80058dc:	f7fd fd3c 	bl	8003358 <Respirar>
	  BarridoColoresDer(80,500);//okkkk
 80058e0:	23fa      	movs	r3, #250	@ 0xfa
 80058e2:	005b      	lsls	r3, r3, #1
 80058e4:	0019      	movs	r1, r3
 80058e6:	2050      	movs	r0, #80	@ 0x50
 80058e8:	f7ff f8e8 	bl	8004abc <BarridoColoresDer>

	  ArmarIzquierdaColores(1,2000);
 80058ec:	23fa      	movs	r3, #250	@ 0xfa
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	0019      	movs	r1, r3
 80058f2:	2001      	movs	r0, #1
 80058f4:	f7fe fc0e 	bl	8004114 <ArmarIzquierdaColores>

	  Respirar(1,1,VERDE);//okKKK
 80058f8:	23ff      	movs	r3, #255	@ 0xff
 80058fa:	9300      	str	r3, [sp, #0]
 80058fc:	2300      	movs	r3, #0
 80058fe:	22ff      	movs	r2, #255	@ 0xff
 8005900:	2101      	movs	r1, #1
 8005902:	2001      	movs	r0, #1
 8005904:	f7fd fd28 	bl	8003358 <Respirar>
	  Respirar(1,1,BLANCO);//okKKK
 8005908:	2300      	movs	r3, #0
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	2300      	movs	r3, #0
 800590e:	2200      	movs	r2, #0
 8005910:	2101      	movs	r1, #1
 8005912:	2001      	movs	r0, #1
 8005914:	f7fd fd20 	bl	8003358 <Respirar>
	  GirarColores(60,1000);//okkkk
 8005918:	23fa      	movs	r3, #250	@ 0xfa
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	0019      	movs	r1, r3
 800591e:	203c      	movs	r0, #60	@ 0x3c
 8005920:	f7ff fb82 	bl	8005028 <GirarColores>

	  ArmarIzquierdaColores(1,2000);
 8005924:	23fa      	movs	r3, #250	@ 0xfa
 8005926:	00db      	lsls	r3, r3, #3
 8005928:	0019      	movs	r1, r3
 800592a:	2001      	movs	r0, #1
 800592c:	f7fe fbf2 	bl	8004114 <ArmarIzquierdaColores>

	  Respirar(1,1,ROJO);//okKKK
 8005930:	23ff      	movs	r3, #255	@ 0xff
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	23ff      	movs	r3, #255	@ 0xff
 8005936:	2200      	movs	r2, #0
 8005938:	2101      	movs	r1, #1
 800593a:	2001      	movs	r0, #1
 800593c:	f7fd fd0c 	bl	8003358 <Respirar>
	  Respirar(1,1,MAGENTA);//okKKK
 8005940:	2300      	movs	r3, #0
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	23ff      	movs	r3, #255	@ 0xff
 8005946:	2200      	movs	r2, #0
 8005948:	2101      	movs	r1, #1
 800594a:	2001      	movs	r0, #1
 800594c:	f7fd fd04 	bl	8003358 <Respirar>
	  RuedaColor(15,1);
 8005950:	2101      	movs	r1, #1
 8005952:	200f      	movs	r0, #15
 8005954:	f7ff fe83 	bl	800565e <RuedaColor>
	  ArmarIzquierda1Color(2000);
 8005958:	46c0      	nop			@ (mov r8, r8)
 800595a:	e774      	b.n	8005846 <main+0x32>
 800595c:	200003f0 	.word	0x200003f0
 8005960:	000005dc 	.word	0x000005dc

08005964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b093      	sub	sp, #76	@ 0x4c
 8005968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800596a:	2414      	movs	r4, #20
 800596c:	193b      	adds	r3, r7, r4
 800596e:	0018      	movs	r0, r3
 8005970:	2334      	movs	r3, #52	@ 0x34
 8005972:	001a      	movs	r2, r3
 8005974:	2100      	movs	r1, #0
 8005976:	f003 fe1d 	bl	80095b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800597a:	1d3b      	adds	r3, r7, #4
 800597c:	0018      	movs	r0, r3
 800597e:	2310      	movs	r3, #16
 8005980:	001a      	movs	r2, r3
 8005982:	2100      	movs	r1, #0
 8005984:	f003 fe16 	bl	80095b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005988:	2380      	movs	r3, #128	@ 0x80
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	0018      	movs	r0, r3
 800598e:	f001 ffeb 	bl	8007968 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005992:	193b      	adds	r3, r7, r4
 8005994:	2202      	movs	r2, #2
 8005996:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005998:	193b      	adds	r3, r7, r4
 800599a:	2280      	movs	r2, #128	@ 0x80
 800599c:	0052      	lsls	r2, r2, #1
 800599e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80059a0:	0021      	movs	r1, r4
 80059a2:	187b      	adds	r3, r7, r1
 80059a4:	2200      	movs	r2, #0
 80059a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80059a8:	187b      	adds	r3, r7, r1
 80059aa:	2240      	movs	r2, #64	@ 0x40
 80059ac:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80059ae:	187b      	adds	r3, r7, r1
 80059b0:	2202      	movs	r2, #2
 80059b2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80059b4:	187b      	adds	r3, r7, r1
 80059b6:	2202      	movs	r2, #2
 80059b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80059ba:	187b      	adds	r3, r7, r1
 80059bc:	2200      	movs	r2, #0
 80059be:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80059c0:	187b      	adds	r3, r7, r1
 80059c2:	2208      	movs	r2, #8
 80059c4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80059c6:	187b      	adds	r3, r7, r1
 80059c8:	2280      	movs	r2, #128	@ 0x80
 80059ca:	0292      	lsls	r2, r2, #10
 80059cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80059ce:	187b      	adds	r3, r7, r1
 80059d0:	2280      	movs	r2, #128	@ 0x80
 80059d2:	0592      	lsls	r2, r2, #22
 80059d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80059d6:	187b      	adds	r3, r7, r1
 80059d8:	0018      	movs	r0, r3
 80059da:	f002 f805 	bl	80079e8 <HAL_RCC_OscConfig>
 80059de:	1e03      	subs	r3, r0, #0
 80059e0:	d001      	beq.n	80059e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80059e2:	f000 f999 	bl	8005d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80059e6:	1d3b      	adds	r3, r7, #4
 80059e8:	2207      	movs	r2, #7
 80059ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80059ec:	1d3b      	adds	r3, r7, #4
 80059ee:	2202      	movs	r2, #2
 80059f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80059f2:	1d3b      	adds	r3, r7, #4
 80059f4:	2200      	movs	r2, #0
 80059f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	2200      	movs	r2, #0
 80059fc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80059fe:	1d3b      	adds	r3, r7, #4
 8005a00:	2102      	movs	r1, #2
 8005a02:	0018      	movs	r0, r3
 8005a04:	f002 fb00 	bl	8008008 <HAL_RCC_ClockConfig>
 8005a08:	1e03      	subs	r3, r0, #0
 8005a0a:	d001      	beq.n	8005a10 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8005a0c:	f000 f984 	bl	8005d18 <Error_Handler>
  }
}
 8005a10:	46c0      	nop			@ (mov r8, r8)
 8005a12:	46bd      	mov	sp, r7
 8005a14:	b013      	add	sp, #76	@ 0x4c
 8005a16:	bd90      	pop	{r4, r7, pc}

08005a18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005a1e:	1d3b      	adds	r3, r7, #4
 8005a20:	0018      	movs	r0, r3
 8005a22:	230c      	movs	r3, #12
 8005a24:	001a      	movs	r2, r3
 8005a26:	2100      	movs	r1, #0
 8005a28:	f003 fdc4 	bl	80095b4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8005a2c:	4b2d      	ldr	r3, [pc, #180]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a2e:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae8 <MX_ADC1_Init+0xd0>)
 8005a30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8005a32:	4b2c      	ldr	r3, [pc, #176]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a34:	2280      	movs	r2, #128	@ 0x80
 8005a36:	05d2      	lsls	r2, r2, #23
 8005a38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005a40:	4b28      	ldr	r3, [pc, #160]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005a46:	4b27      	ldr	r3, [pc, #156]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005a4c:	4b25      	ldr	r3, [pc, #148]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a4e:	2204      	movs	r2, #4
 8005a50:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005a52:	4b24      	ldr	r3, [pc, #144]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8005a58:	4b22      	ldr	r3, [pc, #136]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005a5e:	4b21      	ldr	r3, [pc, #132]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8005a64:	4b1f      	ldr	r3, [pc, #124]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a66:	2201      	movs	r2, #1
 8005a68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	2100      	movs	r1, #0
 8005a70:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005a72:	4b1c      	ldr	r3, [pc, #112]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005a78:	4b1a      	ldr	r3, [pc, #104]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8005a7e:	4b19      	ldr	r3, [pc, #100]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a80:	222c      	movs	r2, #44	@ 0x2c
 8005a82:	2100      	movs	r1, #0
 8005a84:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8005a86:	4b17      	ldr	r3, [pc, #92]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8005a8c:	4b15      	ldr	r3, [pc, #84]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a8e:	2207      	movs	r2, #7
 8005a90:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8005a92:	4b14      	ldr	r3, [pc, #80]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a94:	2207      	movs	r2, #7
 8005a96:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8005a98:	4b12      	ldr	r3, [pc, #72]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005a9a:	223c      	movs	r2, #60	@ 0x3c
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8005aa0:	4b10      	ldr	r3, [pc, #64]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005aa8:	0018      	movs	r0, r3
 8005aaa:	f000 fc85 	bl	80063b8 <HAL_ADC_Init>
 8005aae:	1e03      	subs	r3, r0, #0
 8005ab0:	d001      	beq.n	8005ab6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8005ab2:	f000 f931 	bl	8005d18 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005ab6:	1d3b      	adds	r3, r7, #4
 8005ab8:	4a0c      	ldr	r2, [pc, #48]	@ (8005aec <MX_ADC1_Init+0xd4>)
 8005aba:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005abc:	1d3b      	adds	r3, r7, #4
 8005abe:	2200      	movs	r2, #0
 8005ac0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8005ac2:	1d3b      	adds	r3, r7, #4
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ac8:	1d3a      	adds	r2, r7, #4
 8005aca:	4b06      	ldr	r3, [pc, #24]	@ (8005ae4 <MX_ADC1_Init+0xcc>)
 8005acc:	0011      	movs	r1, r2
 8005ace:	0018      	movs	r0, r3
 8005ad0:	f000 ffce 	bl	8006a70 <HAL_ADC_ConfigChannel>
 8005ad4:	1e03      	subs	r3, r0, #0
 8005ad6:	d001      	beq.n	8005adc <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8005ad8:	f000 f91e 	bl	8005d18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005adc:	46c0      	nop			@ (mov r8, r8)
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	b004      	add	sp, #16
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	200003f0 	.word	0x200003f0
 8005ae8:	40012400 	.word	0x40012400
 8005aec:	2c000800 	.word	0x2c000800

08005af0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b098      	sub	sp, #96	@ 0x60
 8005af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005af6:	2354      	movs	r3, #84	@ 0x54
 8005af8:	18fb      	adds	r3, r7, r3
 8005afa:	0018      	movs	r0, r3
 8005afc:	230c      	movs	r3, #12
 8005afe:	001a      	movs	r2, r3
 8005b00:	2100      	movs	r1, #0
 8005b02:	f003 fd57 	bl	80095b4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b06:	2338      	movs	r3, #56	@ 0x38
 8005b08:	18fb      	adds	r3, r7, r3
 8005b0a:	0018      	movs	r0, r3
 8005b0c:	231c      	movs	r3, #28
 8005b0e:	001a      	movs	r2, r3
 8005b10:	2100      	movs	r1, #0
 8005b12:	f003 fd4f 	bl	80095b4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005b16:	1d3b      	adds	r3, r7, #4
 8005b18:	0018      	movs	r0, r3
 8005b1a:	2334      	movs	r3, #52	@ 0x34
 8005b1c:	001a      	movs	r2, r3
 8005b1e:	2100      	movs	r1, #0
 8005b20:	f003 fd48 	bl	80095b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005b24:	4b45      	ldr	r3, [pc, #276]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b26:	4a46      	ldr	r2, [pc, #280]	@ (8005c40 <MX_TIM1_Init+0x150>)
 8005b28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005b2a:	4b44      	ldr	r3, [pc, #272]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b30:	4b42      	ldr	r3, [pc, #264]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b32:	2200      	movs	r2, #0
 8005b34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 80-1;
 8005b36:	4b41      	ldr	r3, [pc, #260]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b38:	224f      	movs	r2, #79	@ 0x4f
 8005b3a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b42:	4b3e      	ldr	r3, [pc, #248]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b48:	4b3c      	ldr	r3, [pc, #240]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005b4e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b50:	0018      	movs	r0, r3
 8005b52:	f002 fbe3 	bl	800831c <HAL_TIM_PWM_Init>
 8005b56:	1e03      	subs	r3, r0, #0
 8005b58:	d001      	beq.n	8005b5e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005b5a:	f000 f8dd 	bl	8005d18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b5e:	2154      	movs	r1, #84	@ 0x54
 8005b60:	187b      	adds	r3, r7, r1
 8005b62:	2200      	movs	r2, #0
 8005b64:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005b66:	187b      	adds	r3, r7, r1
 8005b68:	2200      	movs	r2, #0
 8005b6a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b6c:	187b      	adds	r3, r7, r1
 8005b6e:	2200      	movs	r2, #0
 8005b70:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005b72:	187a      	adds	r2, r7, r1
 8005b74:	4b31      	ldr	r3, [pc, #196]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005b76:	0011      	movs	r1, r2
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f003 fc1d 	bl	80093b8 <HAL_TIMEx_MasterConfigSynchronization>
 8005b7e:	1e03      	subs	r3, r0, #0
 8005b80:	d001      	beq.n	8005b86 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8005b82:	f000 f8c9 	bl	8005d18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b86:	2138      	movs	r1, #56	@ 0x38
 8005b88:	187b      	adds	r3, r7, r1
 8005b8a:	2260      	movs	r2, #96	@ 0x60
 8005b8c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8005b8e:	187b      	adds	r3, r7, r1
 8005b90:	2200      	movs	r2, #0
 8005b92:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b94:	187b      	adds	r3, r7, r1
 8005b96:	2200      	movs	r2, #0
 8005b98:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005b9a:	187b      	adds	r3, r7, r1
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ba0:	187b      	adds	r3, r7, r1
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ba6:	187b      	adds	r3, r7, r1
 8005ba8:	2200      	movs	r2, #0
 8005baa:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005bac:	187b      	adds	r3, r7, r1
 8005bae:	2200      	movs	r2, #0
 8005bb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bb2:	1879      	adds	r1, r7, r1
 8005bb4:	4b21      	ldr	r3, [pc, #132]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f002 fedf 	bl	800897c <HAL_TIM_PWM_ConfigChannel>
 8005bbe:	1e03      	subs	r3, r0, #0
 8005bc0:	d001      	beq.n	8005bc6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8005bc2:	f000 f8a9 	bl	8005d18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005bc6:	1d3b      	adds	r3, r7, #4
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005bcc:	1d3b      	adds	r3, r7, #4
 8005bce:	2200      	movs	r2, #0
 8005bd0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005bd2:	1d3b      	adds	r3, r7, #4
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005bd8:	1d3b      	adds	r3, r7, #4
 8005bda:	2200      	movs	r2, #0
 8005bdc:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005bde:	1d3b      	adds	r3, r7, #4
 8005be0:	2200      	movs	r2, #0
 8005be2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005be4:	1d3b      	adds	r3, r7, #4
 8005be6:	2280      	movs	r2, #128	@ 0x80
 8005be8:	0192      	lsls	r2, r2, #6
 8005bea:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005bec:	1d3b      	adds	r3, r7, #4
 8005bee:	2200      	movs	r2, #0
 8005bf0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005bf2:	1d3b      	adds	r3, r7, #4
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005bf8:	1d3b      	adds	r3, r7, #4
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005bfe:	1d3b      	adds	r3, r7, #4
 8005c00:	2280      	movs	r2, #128	@ 0x80
 8005c02:	0492      	lsls	r2, r2, #18
 8005c04:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005c06:	1d3b      	adds	r3, r7, #4
 8005c08:	2200      	movs	r2, #0
 8005c0a:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005c0c:	1d3b      	adds	r3, r7, #4
 8005c0e:	2200      	movs	r2, #0
 8005c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005c12:	1d3b      	adds	r3, r7, #4
 8005c14:	2200      	movs	r2, #0
 8005c16:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005c18:	1d3a      	adds	r2, r7, #4
 8005c1a:	4b08      	ldr	r3, [pc, #32]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005c1c:	0011      	movs	r1, r2
 8005c1e:	0018      	movs	r0, r3
 8005c20:	f003 fc2c 	bl	800947c <HAL_TIMEx_ConfigBreakDeadTime>
 8005c24:	1e03      	subs	r3, r0, #0
 8005c26:	d001      	beq.n	8005c2c <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8005c28:	f000 f876 	bl	8005d18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005c2c:	4b03      	ldr	r3, [pc, #12]	@ (8005c3c <MX_TIM1_Init+0x14c>)
 8005c2e:	0018      	movs	r0, r3
 8005c30:	f000 f936 	bl	8005ea0 <HAL_TIM_MspPostInit>

}
 8005c34:	46c0      	nop			@ (mov r8, r8)
 8005c36:	46bd      	mov	sp, r7
 8005c38:	b018      	add	sp, #96	@ 0x60
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	20000454 	.word	0x20000454
 8005c40:	40012c00 	.word	0x40012c00

08005c44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c7c <MX_DMA_Init+0x38>)
 8005c4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c7c <MX_DMA_Init+0x38>)
 8005c50:	2101      	movs	r1, #1
 8005c52:	430a      	orrs	r2, r1
 8005c54:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c56:	4b09      	ldr	r3, [pc, #36]	@ (8005c7c <MX_DMA_Init+0x38>)
 8005c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	607b      	str	r3, [r7, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005c62:	2200      	movs	r2, #0
 8005c64:	2100      	movs	r1, #0
 8005c66:	2009      	movs	r0, #9
 8005c68:	f001 fa2c 	bl	80070c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005c6c:	2009      	movs	r0, #9
 8005c6e:	f001 fa3e 	bl	80070ee <HAL_NVIC_EnableIRQ>

}
 8005c72:	46c0      	nop			@ (mov r8, r8)
 8005c74:	46bd      	mov	sp, r7
 8005c76:	b002      	add	sp, #8
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	40021000 	.word	0x40021000

08005c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c86:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005c88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c92:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c96:	2201      	movs	r2, #1
 8005c98:	4013      	ands	r3, r2
 8005c9a:	607b      	str	r3, [r7, #4]
 8005c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c9e:	4b08      	ldr	r3, [pc, #32]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005ca0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ca2:	4b07      	ldr	r3, [pc, #28]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005ca4:	2102      	movs	r1, #2
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005caa:	4b05      	ldr	r3, [pc, #20]	@ (8005cc0 <MX_GPIO_Init+0x40>)
 8005cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cae:	2202      	movs	r2, #2
 8005cb0:	4013      	ands	r3, r2
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8005cb6:	46c0      	nop			@ (mov r8, r8)
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	b002      	add	sp, #8
 8005cbc:	bd80      	pop	{r7, pc}
 8005cbe:	46c0      	nop			@ (mov r8, r8)
 8005cc0:	40021000 	.word	0x40021000

08005cc4 <Refresh_ADC_Value>:

/* USER CODE BEGIN 4 */
float Refresh_ADC_Value(void){
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	af00      	add	r7, sp, #0
	static uint16_t adc;
	static float vel;
	adc = HAL_ADC_GetValue(&hadc1);
 8005cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d08 <Refresh_ADC_Value+0x44>)
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f000 fd94 	bl	80067f8 <HAL_ADC_GetValue>
 8005cd0:	0003      	movs	r3, r0
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8005d0c <Refresh_ADC_Value+0x48>)
 8005cd6:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 8005cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8005d0c <Refresh_ADC_Value+0x48>)
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	0018      	movs	r0, r3
 8005cde:	f7fb fad3 	bl	8001288 <__aeabi_ui2f>
 8005ce2:	1c03      	adds	r3, r0, #0
 8005ce4:	490a      	ldr	r1, [pc, #40]	@ (8005d10 <Refresh_ADC_Value+0x4c>)
 8005ce6:	1c18      	adds	r0, r3, #0
 8005ce8:	f7fa fd8a 	bl	8000800 <__aeabi_fdiv>
 8005cec:	1c03      	adds	r3, r0, #0
 8005cee:	1c1a      	adds	r2, r3, #0
 8005cf0:	4b08      	ldr	r3, [pc, #32]	@ (8005d14 <Refresh_ADC_Value+0x50>)
 8005cf2:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 8005cf4:	4b04      	ldr	r3, [pc, #16]	@ (8005d08 <Refresh_ADC_Value+0x44>)
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f000 fd06 	bl	8006708 <HAL_ADC_Start_IT>
	return vel;
 8005cfc:	4b05      	ldr	r3, [pc, #20]	@ (8005d14 <Refresh_ADC_Value+0x50>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
}
 8005d00:	1c18      	adds	r0, r3, #0
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	46c0      	nop			@ (mov r8, r8)
 8005d08:	200003f0 	.word	0x200003f0
 8005d0c:	200004fc 	.word	0x200004fc
 8005d10:	447fc000 	.word	0x447fc000
 8005d14:	20000500 	.word	0x20000500

08005d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005d1c:	b672      	cpsid	i
}
 8005d1e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005d20:	46c0      	nop			@ (mov r8, r8)
 8005d22:	e7fd      	b.n	8005d20 <Error_Handler+0x8>

08005d24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d30:	2101      	movs	r1, #1
 8005d32:	430a      	orrs	r2, r1
 8005d34:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d36:	4b0c      	ldr	r3, [pc, #48]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	607b      	str	r3, [r7, #4]
 8005d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d42:	4b09      	ldr	r3, [pc, #36]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d46:	4b08      	ldr	r3, [pc, #32]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d48:	2180      	movs	r1, #128	@ 0x80
 8005d4a:	0549      	lsls	r1, r1, #21
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d50:	4b05      	ldr	r3, [pc, #20]	@ (8005d68 <HAL_MspInit+0x44>)
 8005d52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d54:	2380      	movs	r3, #128	@ 0x80
 8005d56:	055b      	lsls	r3, r3, #21
 8005d58:	4013      	ands	r3, r2
 8005d5a:	603b      	str	r3, [r7, #0]
 8005d5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d5e:	46c0      	nop			@ (mov r8, r8)
 8005d60:	46bd      	mov	sp, r7
 8005d62:	b002      	add	sp, #8
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	46c0      	nop			@ (mov r8, r8)
 8005d68:	40021000 	.word	0x40021000

08005d6c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005d6c:	b590      	push	{r4, r7, lr}
 8005d6e:	b08b      	sub	sp, #44	@ 0x2c
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d74:	2414      	movs	r4, #20
 8005d76:	193b      	adds	r3, r7, r4
 8005d78:	0018      	movs	r0, r3
 8005d7a:	2314      	movs	r3, #20
 8005d7c:	001a      	movs	r2, r3
 8005d7e:	2100      	movs	r1, #0
 8005d80:	f003 fc18 	bl	80095b4 <memset>
  if(hadc->Instance==ADC1)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a1b      	ldr	r2, [pc, #108]	@ (8005df8 <HAL_ADC_MspInit+0x8c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d130      	bne.n	8005df0 <HAL_ADC_MspInit+0x84>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005d90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d92:	4b1a      	ldr	r3, [pc, #104]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005d94:	2180      	movs	r1, #128	@ 0x80
 8005d96:	0349      	lsls	r1, r1, #13
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8005d9c:	4b17      	ldr	r3, [pc, #92]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005da0:	2380      	movs	r3, #128	@ 0x80
 8005da2:	035b      	lsls	r3, r3, #13
 8005da4:	4013      	ands	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
 8005da8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005daa:	4b14      	ldr	r3, [pc, #80]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005dac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dae:	4b13      	ldr	r3, [pc, #76]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005db0:	2102      	movs	r1, #2
 8005db2:	430a      	orrs	r2, r1
 8005db4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005db6:	4b11      	ldr	r3, [pc, #68]	@ (8005dfc <HAL_ADC_MspInit+0x90>)
 8005db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dba:	2202      	movs	r2, #2
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005dc2:	193b      	adds	r3, r7, r4
 8005dc4:	2280      	movs	r2, #128	@ 0x80
 8005dc6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005dc8:	193b      	adds	r3, r7, r4
 8005dca:	2203      	movs	r2, #3
 8005dcc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dce:	193b      	adds	r3, r7, r4
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dd4:	193b      	adds	r3, r7, r4
 8005dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8005e00 <HAL_ADC_MspInit+0x94>)
 8005dd8:	0019      	movs	r1, r3
 8005dda:	0010      	movs	r0, r2
 8005ddc:	f001 fc60 	bl	80076a0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8005de0:	2200      	movs	r2, #0
 8005de2:	2100      	movs	r1, #0
 8005de4:	200c      	movs	r0, #12
 8005de6:	f001 f96d 	bl	80070c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8005dea:	200c      	movs	r0, #12
 8005dec:	f001 f97f 	bl	80070ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005df0:	46c0      	nop			@ (mov r8, r8)
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b00b      	add	sp, #44	@ 0x2c
 8005df6:	bd90      	pop	{r4, r7, pc}
 8005df8:	40012400 	.word	0x40012400
 8005dfc:	40021000 	.word	0x40021000
 8005e00:	50000400 	.word	0x50000400

08005e04 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a1f      	ldr	r2, [pc, #124]	@ (8005e90 <HAL_TIM_PWM_MspInit+0x8c>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d138      	bne.n	8005e88 <HAL_TIM_PWM_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005e16:	4b1f      	ldr	r3, [pc, #124]	@ (8005e94 <HAL_TIM_PWM_MspInit+0x90>)
 8005e18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005e94 <HAL_TIM_PWM_MspInit+0x90>)
 8005e1c:	2180      	movs	r1, #128	@ 0x80
 8005e1e:	0109      	lsls	r1, r1, #4
 8005e20:	430a      	orrs	r2, r1
 8005e22:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e24:	4b1b      	ldr	r3, [pc, #108]	@ (8005e94 <HAL_TIM_PWM_MspInit+0x90>)
 8005e26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e28:	2380      	movs	r3, #128	@ 0x80
 8005e2a:	011b      	lsls	r3, r3, #4
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8005e32:	4b19      	ldr	r3, [pc, #100]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e34:	4a19      	ldr	r2, [pc, #100]	@ (8005e9c <HAL_TIM_PWM_MspInit+0x98>)
 8005e36:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8005e38:	4b17      	ldr	r3, [pc, #92]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e3a:	2214      	movs	r2, #20
 8005e3c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e3e:	4b16      	ldr	r3, [pc, #88]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e40:	2210      	movs	r2, #16
 8005e42:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e44:	4b14      	ldr	r3, [pc, #80]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e46:	2200      	movs	r2, #0
 8005e48:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005e4a:	4b13      	ldr	r3, [pc, #76]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e4c:	2280      	movs	r2, #128	@ 0x80
 8005e4e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005e50:	4b11      	ldr	r3, [pc, #68]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e52:	2280      	movs	r2, #128	@ 0x80
 8005e54:	0052      	lsls	r2, r2, #1
 8005e56:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005e58:	4b0f      	ldr	r3, [pc, #60]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e5a:	2280      	movs	r2, #128	@ 0x80
 8005e5c:	00d2      	lsls	r2, r2, #3
 8005e5e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8005e60:	4b0d      	ldr	r3, [pc, #52]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8005e66:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8005e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e6e:	0018      	movs	r0, r3
 8005e70:	f001 f95a 	bl	8007128 <HAL_DMA_Init>
 8005e74:	1e03      	subs	r3, r0, #0
 8005e76:	d001      	beq.n	8005e7c <HAL_TIM_PWM_MspInit+0x78>
    {
      Error_Handler();
 8005e78:	f7ff ff4e 	bl	8005d18 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a06      	ldr	r2, [pc, #24]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e80:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e82:	4b05      	ldr	r3, [pc, #20]	@ (8005e98 <HAL_TIM_PWM_MspInit+0x94>)
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8005e88:	46c0      	nop			@ (mov r8, r8)
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	b004      	add	sp, #16
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40012c00 	.word	0x40012c00
 8005e94:	40021000 	.word	0x40021000
 8005e98:	200004a0 	.word	0x200004a0
 8005e9c:	40020008 	.word	0x40020008

08005ea0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005ea0:	b590      	push	{r4, r7, lr}
 8005ea2:	b089      	sub	sp, #36	@ 0x24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ea8:	240c      	movs	r4, #12
 8005eaa:	193b      	adds	r3, r7, r4
 8005eac:	0018      	movs	r0, r3
 8005eae:	2314      	movs	r3, #20
 8005eb0:	001a      	movs	r2, r3
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	f003 fb7e 	bl	80095b4 <memset>
  if(htim->Instance==TIM1)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a15      	ldr	r2, [pc, #84]	@ (8005f14 <HAL_TIM_MspPostInit+0x74>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d123      	bne.n	8005f0a <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ec2:	4b15      	ldr	r3, [pc, #84]	@ (8005f18 <HAL_TIM_MspPostInit+0x78>)
 8005ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ec6:	4b14      	ldr	r3, [pc, #80]	@ (8005f18 <HAL_TIM_MspPostInit+0x78>)
 8005ec8:	2101      	movs	r1, #1
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ece:	4b12      	ldr	r3, [pc, #72]	@ (8005f18 <HAL_TIM_MspPostInit+0x78>)
 8005ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	60bb      	str	r3, [r7, #8]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005eda:	193b      	adds	r3, r7, r4
 8005edc:	2280      	movs	r2, #128	@ 0x80
 8005ede:	0052      	lsls	r2, r2, #1
 8005ee0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ee2:	0021      	movs	r1, r4
 8005ee4:	187b      	adds	r3, r7, r1
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eea:	187b      	adds	r3, r7, r1
 8005eec:	2200      	movs	r2, #0
 8005eee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ef0:	187b      	adds	r3, r7, r1
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005ef6:	187b      	adds	r3, r7, r1
 8005ef8:	2202      	movs	r2, #2
 8005efa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005efc:	187a      	adds	r2, r7, r1
 8005efe:	23a0      	movs	r3, #160	@ 0xa0
 8005f00:	05db      	lsls	r3, r3, #23
 8005f02:	0011      	movs	r1, r2
 8005f04:	0018      	movs	r0, r3
 8005f06:	f001 fbcb 	bl	80076a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005f0a:	46c0      	nop			@ (mov r8, r8)
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	b009      	add	sp, #36	@ 0x24
 8005f10:	bd90      	pop	{r4, r7, pc}
 8005f12:	46c0      	nop			@ (mov r8, r8)
 8005f14:	40012c00 	.word	0x40012c00
 8005f18:	40021000 	.word	0x40021000

08005f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005f20:	46c0      	nop			@ (mov r8, r8)
 8005f22:	e7fd      	b.n	8005f20 <NMI_Handler+0x4>

08005f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f28:	46c0      	nop			@ (mov r8, r8)
 8005f2a:	e7fd      	b.n	8005f28 <HardFault_Handler+0x4>

08005f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005f30:	46c0      	nop			@ (mov r8, r8)
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f3a:	46c0      	nop			@ (mov r8, r8)
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f44:	f000 f8b6 	bl	80060b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f48:	46c0      	nop			@ (mov r8, r8)
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
	...

08005f50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8005f54:	4b03      	ldr	r3, [pc, #12]	@ (8005f64 <DMA1_Channel1_IRQHandler+0x14>)
 8005f56:	0018      	movs	r0, r3
 8005f58:	f001 fa60 	bl	800741c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005f5c:	46c0      	nop			@ (mov r8, r8)
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	46c0      	nop			@ (mov r8, r8)
 8005f64:	200004a0 	.word	0x200004a0

08005f68 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005f6c:	4b03      	ldr	r3, [pc, #12]	@ (8005f7c <ADC1_IRQHandler+0x14>)
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f000 fc4e 	bl	8006810 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8005f74:	46c0      	nop			@ (mov r8, r8)
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	46c0      	nop			@ (mov r8, r8)
 8005f7c:	200003f0 	.word	0x200003f0

08005f80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f84:	46c0      	nop			@ (mov r8, r8)
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005f8c:	480d      	ldr	r0, [pc, #52]	@ (8005fc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005f8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005f90:	f7ff fff6 	bl	8005f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005f94:	480c      	ldr	r0, [pc, #48]	@ (8005fc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005f96:	490d      	ldr	r1, [pc, #52]	@ (8005fcc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005f98:	4a0d      	ldr	r2, [pc, #52]	@ (8005fd0 <LoopForever+0xe>)
  movs r3, #0
 8005f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f9c:	e002      	b.n	8005fa4 <LoopCopyDataInit>

08005f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005fa2:	3304      	adds	r3, #4

08005fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005fa8:	d3f9      	bcc.n	8005f9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005faa:	4a0a      	ldr	r2, [pc, #40]	@ (8005fd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005fac:	4c0a      	ldr	r4, [pc, #40]	@ (8005fd8 <LoopForever+0x16>)
  movs r3, #0
 8005fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005fb0:	e001      	b.n	8005fb6 <LoopFillZerobss>

08005fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005fb4:	3204      	adds	r2, #4

08005fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005fb8:	d3fb      	bcc.n	8005fb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005fba:	f003 fb03 	bl	80095c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005fbe:	f7ff fc29 	bl	8005814 <main>

08005fc2 <LoopForever>:

LoopForever:
  b LoopForever
 8005fc2:	e7fe      	b.n	8005fc2 <LoopForever>
  ldr   r0, =_estack
 8005fc4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005fcc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8005fd0:	08009958 	.word	0x08009958
  ldr r2, =_sbss
 8005fd4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8005fd8:	20000508 	.word	0x20000508

08005fdc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005fdc:	e7fe      	b.n	8005fdc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08005fe0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005fe6:	1dfb      	adds	r3, r7, #7
 8005fe8:	2200      	movs	r2, #0
 8005fea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005fec:	4b0b      	ldr	r3, [pc, #44]	@ (800601c <HAL_Init+0x3c>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800601c <HAL_Init+0x3c>)
 8005ff2:	2180      	movs	r1, #128	@ 0x80
 8005ff4:	0049      	lsls	r1, r1, #1
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ffa:	2003      	movs	r0, #3
 8005ffc:	f000 f810 	bl	8006020 <HAL_InitTick>
 8006000:	1e03      	subs	r3, r0, #0
 8006002:	d003      	beq.n	800600c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8006004:	1dfb      	adds	r3, r7, #7
 8006006:	2201      	movs	r2, #1
 8006008:	701a      	strb	r2, [r3, #0]
 800600a:	e001      	b.n	8006010 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800600c:	f7ff fe8a 	bl	8005d24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006010:	1dfb      	adds	r3, r7, #7
 8006012:	781b      	ldrb	r3, [r3, #0]
}
 8006014:	0018      	movs	r0, r3
 8006016:	46bd      	mov	sp, r7
 8006018:	b002      	add	sp, #8
 800601a:	bd80      	pop	{r7, pc}
 800601c:	40022000 	.word	0x40022000

08006020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006020:	b590      	push	{r4, r7, lr}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006028:	230f      	movs	r3, #15
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8006030:	4b1d      	ldr	r3, [pc, #116]	@ (80060a8 <HAL_InitTick+0x88>)
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d02b      	beq.n	8006090 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8006038:	4b1c      	ldr	r3, [pc, #112]	@ (80060ac <HAL_InitTick+0x8c>)
 800603a:	681c      	ldr	r4, [r3, #0]
 800603c:	4b1a      	ldr	r3, [pc, #104]	@ (80060a8 <HAL_InitTick+0x88>)
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	0019      	movs	r1, r3
 8006042:	23fa      	movs	r3, #250	@ 0xfa
 8006044:	0098      	lsls	r0, r3, #2
 8006046:	f7fa f85b 	bl	8000100 <__udivsi3>
 800604a:	0003      	movs	r3, r0
 800604c:	0019      	movs	r1, r3
 800604e:	0020      	movs	r0, r4
 8006050:	f7fa f856 	bl	8000100 <__udivsi3>
 8006054:	0003      	movs	r3, r0
 8006056:	0018      	movs	r0, r3
 8006058:	f001 f859 	bl	800710e <HAL_SYSTICK_Config>
 800605c:	1e03      	subs	r3, r0, #0
 800605e:	d112      	bne.n	8006086 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2b03      	cmp	r3, #3
 8006064:	d80a      	bhi.n	800607c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006066:	6879      	ldr	r1, [r7, #4]
 8006068:	2301      	movs	r3, #1
 800606a:	425b      	negs	r3, r3
 800606c:	2200      	movs	r2, #0
 800606e:	0018      	movs	r0, r3
 8006070:	f001 f828 	bl	80070c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006074:	4b0e      	ldr	r3, [pc, #56]	@ (80060b0 <HAL_InitTick+0x90>)
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	e00d      	b.n	8006098 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800607c:	230f      	movs	r3, #15
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	2201      	movs	r2, #1
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e008      	b.n	8006098 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006086:	230f      	movs	r3, #15
 8006088:	18fb      	adds	r3, r7, r3
 800608a:	2201      	movs	r2, #1
 800608c:	701a      	strb	r2, [r3, #0]
 800608e:	e003      	b.n	8006098 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006090:	230f      	movs	r3, #15
 8006092:	18fb      	adds	r3, r7, r3
 8006094:	2201      	movs	r2, #1
 8006096:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8006098:	230f      	movs	r3, #15
 800609a:	18fb      	adds	r3, r7, r3
 800609c:	781b      	ldrb	r3, [r3, #0]
}
 800609e:	0018      	movs	r0, r3
 80060a0:	46bd      	mov	sp, r7
 80060a2:	b005      	add	sp, #20
 80060a4:	bd90      	pop	{r4, r7, pc}
 80060a6:	46c0      	nop			@ (mov r8, r8)
 80060a8:	2000000c 	.word	0x2000000c
 80060ac:	20000004 	.word	0x20000004
 80060b0:	20000008 	.word	0x20000008

080060b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80060b8:	4b05      	ldr	r3, [pc, #20]	@ (80060d0 <HAL_IncTick+0x1c>)
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	001a      	movs	r2, r3
 80060be:	4b05      	ldr	r3, [pc, #20]	@ (80060d4 <HAL_IncTick+0x20>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	18d2      	adds	r2, r2, r3
 80060c4:	4b03      	ldr	r3, [pc, #12]	@ (80060d4 <HAL_IncTick+0x20>)
 80060c6:	601a      	str	r2, [r3, #0]
}
 80060c8:	46c0      	nop			@ (mov r8, r8)
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	46c0      	nop			@ (mov r8, r8)
 80060d0:	2000000c 	.word	0x2000000c
 80060d4:	20000504 	.word	0x20000504

080060d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	af00      	add	r7, sp, #0
  return uwTick;
 80060dc:	4b02      	ldr	r3, [pc, #8]	@ (80060e8 <HAL_GetTick+0x10>)
 80060de:	681b      	ldr	r3, [r3, #0]
}
 80060e0:	0018      	movs	r0, r3
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	46c0      	nop			@ (mov r8, r8)
 80060e8:	20000504 	.word	0x20000504

080060ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80060f4:	f7ff fff0 	bl	80060d8 <HAL_GetTick>
 80060f8:	0003      	movs	r3, r0
 80060fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	3301      	adds	r3, #1
 8006104:	d005      	beq.n	8006112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006106:	4b0a      	ldr	r3, [pc, #40]	@ (8006130 <HAL_Delay+0x44>)
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	001a      	movs	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	189b      	adds	r3, r3, r2
 8006110:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006112:	46c0      	nop			@ (mov r8, r8)
 8006114:	f7ff ffe0 	bl	80060d8 <HAL_GetTick>
 8006118:	0002      	movs	r2, r0
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	429a      	cmp	r2, r3
 8006122:	d8f7      	bhi.n	8006114 <HAL_Delay+0x28>
  {
  }
}
 8006124:	46c0      	nop			@ (mov r8, r8)
 8006126:	46c0      	nop			@ (mov r8, r8)
 8006128:	46bd      	mov	sp, r7
 800612a:	b004      	add	sp, #16
 800612c:	bd80      	pop	{r7, pc}
 800612e:	46c0      	nop			@ (mov r8, r8)
 8006130:	2000000c 	.word	0x2000000c

08006134 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a05      	ldr	r2, [pc, #20]	@ (8006158 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8006144:	401a      	ands	r2, r3
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	431a      	orrs	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	601a      	str	r2, [r3, #0]
}
 800614e:	46c0      	nop			@ (mov r8, r8)
 8006150:	46bd      	mov	sp, r7
 8006152:	b002      	add	sp, #8
 8006154:	bd80      	pop	{r7, pc}
 8006156:	46c0      	nop			@ (mov r8, r8)
 8006158:	fe3fffff 	.word	0xfe3fffff

0800615c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b082      	sub	sp, #8
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	23e0      	movs	r3, #224	@ 0xe0
 800616a:	045b      	lsls	r3, r3, #17
 800616c:	4013      	ands	r3, r2
}
 800616e:	0018      	movs	r0, r3
 8006170:	46bd      	mov	sp, r7
 8006172:	b002      	add	sp, #8
 8006174:	bd80      	pop	{r7, pc}

08006176 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b084      	sub	sp, #16
 800617a:	af00      	add	r7, sp, #0
 800617c:	60f8      	str	r0, [r7, #12]
 800617e:	60b9      	str	r1, [r7, #8]
 8006180:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	695b      	ldr	r3, [r3, #20]
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	2104      	movs	r1, #4
 800618a:	400a      	ands	r2, r1
 800618c:	2107      	movs	r1, #7
 800618e:	4091      	lsls	r1, r2
 8006190:	000a      	movs	r2, r1
 8006192:	43d2      	mvns	r2, r2
 8006194:	401a      	ands	r2, r3
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2104      	movs	r1, #4
 800619a:	400b      	ands	r3, r1
 800619c:	6879      	ldr	r1, [r7, #4]
 800619e:	4099      	lsls	r1, r3
 80061a0:	000b      	movs	r3, r1
 80061a2:	431a      	orrs	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80061a8:	46c0      	nop			@ (mov r8, r8)
 80061aa:	46bd      	mov	sp, r7
 80061ac:	b004      	add	sp, #16
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	695b      	ldr	r3, [r3, #20]
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	2104      	movs	r1, #4
 80061c2:	400a      	ands	r2, r1
 80061c4:	2107      	movs	r1, #7
 80061c6:	4091      	lsls	r1, r2
 80061c8:	000a      	movs	r2, r1
 80061ca:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2104      	movs	r1, #4
 80061d0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80061d2:	40da      	lsrs	r2, r3
 80061d4:	0013      	movs	r3, r2
}
 80061d6:	0018      	movs	r0, r3
 80061d8:	46bd      	mov	sp, r7
 80061da:	b002      	add	sp, #8
 80061dc:	bd80      	pop	{r7, pc}

080061de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b082      	sub	sp, #8
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	23c0      	movs	r3, #192	@ 0xc0
 80061ec:	011b      	lsls	r3, r3, #4
 80061ee:	4013      	ands	r3, r2
 80061f0:	d101      	bne.n	80061f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80061f2:	2301      	movs	r3, #1
 80061f4:	e000      	b.n	80061f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	0018      	movs	r0, r3
 80061fa:	46bd      	mov	sp, r7
 80061fc:	b002      	add	sp, #8
 80061fe:	bd80      	pop	{r7, pc}

08006200 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	211f      	movs	r1, #31
 8006214:	400a      	ands	r2, r1
 8006216:	210f      	movs	r1, #15
 8006218:	4091      	lsls	r1, r2
 800621a:	000a      	movs	r2, r1
 800621c:	43d2      	mvns	r2, r2
 800621e:	401a      	ands	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	0e9b      	lsrs	r3, r3, #26
 8006224:	210f      	movs	r1, #15
 8006226:	4019      	ands	r1, r3
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	201f      	movs	r0, #31
 800622c:	4003      	ands	r3, r0
 800622e:	4099      	lsls	r1, r3
 8006230:	000b      	movs	r3, r1
 8006232:	431a      	orrs	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006238:	46c0      	nop			@ (mov r8, r8)
 800623a:	46bd      	mov	sp, r7
 800623c:	b004      	add	sp, #16
 800623e:	bd80      	pop	{r7, pc}

08006240 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	035b      	lsls	r3, r3, #13
 8006252:	0b5b      	lsrs	r3, r3, #13
 8006254:	431a      	orrs	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800625a:	46c0      	nop			@ (mov r8, r8)
 800625c:	46bd      	mov	sp, r7
 800625e:	b002      	add	sp, #8
 8006260:	bd80      	pop	{r7, pc}

08006262 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b082      	sub	sp, #8
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
 800626a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	0352      	lsls	r2, r2, #13
 8006274:	0b52      	lsrs	r2, r2, #13
 8006276:	43d2      	mvns	r2, r2
 8006278:	401a      	ands	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800627e:	46c0      	nop			@ (mov r8, r8)
 8006280:	46bd      	mov	sp, r7
 8006282:	b002      	add	sp, #8
 8006284:	bd80      	pop	{r7, pc}

08006286 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b082      	sub	sp, #8
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2203      	movs	r2, #3
 8006294:	4013      	ands	r3, r2
}
 8006296:	0018      	movs	r0, r3
 8006298:	46bd      	mov	sp, r7
 800629a:	b002      	add	sp, #8
 800629c:	bd80      	pop	{r7, pc}
	...

080062a0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	0212      	lsls	r2, r2, #8
 80062b4:	43d2      	mvns	r2, r2
 80062b6:	401a      	ands	r2, r3
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	021b      	lsls	r3, r3, #8
 80062bc:	6879      	ldr	r1, [r7, #4]
 80062be:	400b      	ands	r3, r1
 80062c0:	4904      	ldr	r1, [pc, #16]	@ (80062d4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80062c2:	400b      	ands	r3, r1
 80062c4:	431a      	orrs	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80062ca:	46c0      	nop			@ (mov r8, r8)
 80062cc:	46bd      	mov	sp, r7
 80062ce:	b004      	add	sp, #16
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	46c0      	nop			@ (mov r8, r8)
 80062d4:	07ffff00 	.word	0x07ffff00

080062d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b082      	sub	sp, #8
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	4a05      	ldr	r2, [pc, #20]	@ (80062fc <LL_ADC_EnableInternalRegulator+0x24>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	2280      	movs	r2, #128	@ 0x80
 80062ea:	0552      	lsls	r2, r2, #21
 80062ec:	431a      	orrs	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80062f2:	46c0      	nop			@ (mov r8, r8)
 80062f4:	46bd      	mov	sp, r7
 80062f6:	b002      	add	sp, #8
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	46c0      	nop			@ (mov r8, r8)
 80062fc:	6fffffe8 	.word	0x6fffffe8

08006300 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	2380      	movs	r3, #128	@ 0x80
 800630e:	055b      	lsls	r3, r3, #21
 8006310:	401a      	ands	r2, r3
 8006312:	2380      	movs	r3, #128	@ 0x80
 8006314:	055b      	lsls	r3, r3, #21
 8006316:	429a      	cmp	r2, r3
 8006318:	d101      	bne.n	800631e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800631e:	2300      	movs	r3, #0
}
 8006320:	0018      	movs	r0, r3
 8006322:	46bd      	mov	sp, r7
 8006324:	b002      	add	sp, #8
 8006326:	bd80      	pop	{r7, pc}

08006328 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	4a04      	ldr	r2, [pc, #16]	@ (8006348 <LL_ADC_Enable+0x20>)
 8006336:	4013      	ands	r3, r2
 8006338:	2201      	movs	r2, #1
 800633a:	431a      	orrs	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006340:	46c0      	nop			@ (mov r8, r8)
 8006342:	46bd      	mov	sp, r7
 8006344:	b002      	add	sp, #8
 8006346:	bd80      	pop	{r7, pc}
 8006348:	7fffffe8 	.word	0x7fffffe8

0800634c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	2201      	movs	r2, #1
 800635a:	4013      	ands	r3, r2
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <LL_ADC_IsEnabled+0x18>
 8006360:	2301      	movs	r3, #1
 8006362:	e000      	b.n	8006366 <LL_ADC_IsEnabled+0x1a>
 8006364:	2300      	movs	r3, #0
}
 8006366:	0018      	movs	r0, r3
 8006368:	46bd      	mov	sp, r7
 800636a:	b002      	add	sp, #8
 800636c:	bd80      	pop	{r7, pc}
	...

08006370 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	4a04      	ldr	r2, [pc, #16]	@ (8006390 <LL_ADC_REG_StartConversion+0x20>)
 800637e:	4013      	ands	r3, r2
 8006380:	2204      	movs	r2, #4
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006388:	46c0      	nop			@ (mov r8, r8)
 800638a:	46bd      	mov	sp, r7
 800638c:	b002      	add	sp, #8
 800638e:	bd80      	pop	{r7, pc}
 8006390:	7fffffe8 	.word	0x7fffffe8

08006394 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	2204      	movs	r2, #4
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d101      	bne.n	80063ac <LL_ADC_REG_IsConversionOngoing+0x18>
 80063a8:	2301      	movs	r3, #1
 80063aa:	e000      	b.n	80063ae <LL_ADC_REG_IsConversionOngoing+0x1a>
 80063ac:	2300      	movs	r3, #0
}
 80063ae:	0018      	movs	r0, r3
 80063b0:	46bd      	mov	sp, r7
 80063b2:	b002      	add	sp, #8
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b088      	sub	sp, #32
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063c0:	231f      	movs	r3, #31
 80063c2:	18fb      	adds	r3, r7, r3
 80063c4:	2200      	movs	r2, #0
 80063c6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80063c8:	2300      	movs	r3, #0
 80063ca:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80063cc:	2300      	movs	r3, #0
 80063ce:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e17f      	b.n	80066de <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d10a      	bne.n	80063fc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	0018      	movs	r0, r3
 80063ea:	f7ff fcbf 	bl	8005d6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2254      	movs	r2, #84	@ 0x54
 80063f8:	2100      	movs	r1, #0
 80063fa:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	0018      	movs	r0, r3
 8006402:	f7ff ff7d 	bl	8006300 <LL_ADC_IsInternalRegulatorEnabled>
 8006406:	1e03      	subs	r3, r0, #0
 8006408:	d115      	bne.n	8006436 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	0018      	movs	r0, r3
 8006410:	f7ff ff62 	bl	80062d8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006414:	4bb4      	ldr	r3, [pc, #720]	@ (80066e8 <HAL_ADC_Init+0x330>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	49b4      	ldr	r1, [pc, #720]	@ (80066ec <HAL_ADC_Init+0x334>)
 800641a:	0018      	movs	r0, r3
 800641c:	f7f9 fe70 	bl	8000100 <__udivsi3>
 8006420:	0003      	movs	r3, r0
 8006422:	3301      	adds	r3, #1
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006428:	e002      	b.n	8006430 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	3b01      	subs	r3, #1
 800642e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d1f9      	bne.n	800642a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	0018      	movs	r0, r3
 800643c:	f7ff ff60 	bl	8006300 <LL_ADC_IsInternalRegulatorEnabled>
 8006440:	1e03      	subs	r3, r0, #0
 8006442:	d10f      	bne.n	8006464 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006448:	2210      	movs	r2, #16
 800644a:	431a      	orrs	r2, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006454:	2201      	movs	r2, #1
 8006456:	431a      	orrs	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800645c:	231f      	movs	r3, #31
 800645e:	18fb      	adds	r3, r7, r3
 8006460:	2201      	movs	r2, #1
 8006462:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	0018      	movs	r0, r3
 800646a:	f7ff ff93 	bl	8006394 <LL_ADC_REG_IsConversionOngoing>
 800646e:	0003      	movs	r3, r0
 8006470:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006476:	2210      	movs	r2, #16
 8006478:	4013      	ands	r3, r2
 800647a:	d000      	beq.n	800647e <HAL_ADC_Init+0xc6>
 800647c:	e122      	b.n	80066c4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d000      	beq.n	8006486 <HAL_ADC_Init+0xce>
 8006484:	e11e      	b.n	80066c4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648a:	4a99      	ldr	r2, [pc, #612]	@ (80066f0 <HAL_ADC_Init+0x338>)
 800648c:	4013      	ands	r3, r2
 800648e:	2202      	movs	r2, #2
 8006490:	431a      	orrs	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	0018      	movs	r0, r3
 800649c:	f7ff ff56 	bl	800634c <LL_ADC_IsEnabled>
 80064a0:	1e03      	subs	r3, r0, #0
 80064a2:	d000      	beq.n	80064a6 <HAL_ADC_Init+0xee>
 80064a4:	e0ad      	b.n	8006602 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	7e1b      	ldrb	r3, [r3, #24]
 80064ae:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80064b0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	7e5b      	ldrb	r3, [r3, #25]
 80064b6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80064b8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	7e9b      	ldrb	r3, [r3, #26]
 80064be:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80064c0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_ADC_Init+0x118>
 80064ca:	2380      	movs	r3, #128	@ 0x80
 80064cc:	015b      	lsls	r3, r3, #5
 80064ce:	e000      	b.n	80064d2 <HAL_ADC_Init+0x11a>
 80064d0:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80064d2:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80064d8:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	da04      	bge.n	80064ec <HAL_ADC_Init+0x134>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	085b      	lsrs	r3, r3, #1
 80064ea:	e001      	b.n	80064f0 <HAL_ADC_Init+0x138>
 80064ec:	2380      	movs	r3, #128	@ 0x80
 80064ee:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80064f0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	212c      	movs	r1, #44	@ 0x2c
 80064f6:	5c5b      	ldrb	r3, [r3, r1]
 80064f8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80064fa:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	4313      	orrs	r3, r2
 8006500:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2220      	movs	r2, #32
 8006506:	5c9b      	ldrb	r3, [r3, r2]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d115      	bne.n	8006538 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	7e9b      	ldrb	r3, [r3, #26]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d105      	bne.n	8006520 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	2280      	movs	r2, #128	@ 0x80
 8006518:	0252      	lsls	r2, r2, #9
 800651a:	4313      	orrs	r3, r2
 800651c:	61bb      	str	r3, [r7, #24]
 800651e:	e00b      	b.n	8006538 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006524:	2220      	movs	r2, #32
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006530:	2201      	movs	r2, #1
 8006532:	431a      	orrs	r2, r3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006544:	23e0      	movs	r3, #224	@ 0xe0
 8006546:	005b      	lsls	r3, r3, #1
 8006548:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800654e:	4313      	orrs	r3, r2
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	4313      	orrs	r3, r2
 8006554:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	4a65      	ldr	r2, [pc, #404]	@ (80066f4 <HAL_ADC_Init+0x33c>)
 800655e:	4013      	ands	r3, r2
 8006560:	0019      	movs	r1, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	69ba      	ldr	r2, [r7, #24]
 8006568:	430a      	orrs	r2, r1
 800656a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	0f9b      	lsrs	r3, r3, #30
 8006572:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006578:	4313      	orrs	r3, r2
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	4313      	orrs	r3, r2
 800657e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	223c      	movs	r2, #60	@ 0x3c
 8006584:	5c9b      	ldrb	r3, [r3, r2]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d111      	bne.n	80065ae <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	0f9b      	lsrs	r3, r3, #30
 8006590:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006596:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800659c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80065a2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	2201      	movs	r2, #1
 80065aa:	4313      	orrs	r3, r2
 80065ac:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	4a50      	ldr	r2, [pc, #320]	@ (80066f8 <HAL_ADC_Init+0x340>)
 80065b6:	4013      	ands	r3, r2
 80065b8:	0019      	movs	r1, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	23c0      	movs	r3, #192	@ 0xc0
 80065ca:	061b      	lsls	r3, r3, #24
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d018      	beq.n	8006602 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80065d4:	2380      	movs	r3, #128	@ 0x80
 80065d6:	05db      	lsls	r3, r3, #23
 80065d8:	429a      	cmp	r2, r3
 80065da:	d012      	beq.n	8006602 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80065e0:	2380      	movs	r3, #128	@ 0x80
 80065e2:	061b      	lsls	r3, r3, #24
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d00c      	beq.n	8006602 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80065e8:	4b44      	ldr	r3, [pc, #272]	@ (80066fc <HAL_ADC_Init+0x344>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a44      	ldr	r2, [pc, #272]	@ (8006700 <HAL_ADC_Init+0x348>)
 80065ee:	4013      	ands	r3, r2
 80065f0:	0019      	movs	r1, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	23f0      	movs	r3, #240	@ 0xf0
 80065f8:	039b      	lsls	r3, r3, #14
 80065fa:	401a      	ands	r2, r3
 80065fc:	4b3f      	ldr	r3, [pc, #252]	@ (80066fc <HAL_ADC_Init+0x344>)
 80065fe:	430a      	orrs	r2, r1
 8006600:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6818      	ldr	r0, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800660a:	001a      	movs	r2, r3
 800660c:	2100      	movs	r1, #0
 800660e:	f7ff fdb2 	bl	8006176 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6818      	ldr	r0, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661a:	493a      	ldr	r1, [pc, #232]	@ (8006704 <HAL_ADC_Init+0x34c>)
 800661c:	001a      	movs	r2, r3
 800661e:	f7ff fdaa 	bl	8006176 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d109      	bne.n	800663e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2110      	movs	r1, #16
 8006636:	4249      	negs	r1, r1
 8006638:	430a      	orrs	r2, r1
 800663a:	629a      	str	r2, [r3, #40]	@ 0x28
 800663c:	e018      	b.n	8006670 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691a      	ldr	r2, [r3, #16]
 8006642:	2380      	movs	r3, #128	@ 0x80
 8006644:	039b      	lsls	r3, r3, #14
 8006646:	429a      	cmp	r2, r3
 8006648:	d112      	bne.n	8006670 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	69db      	ldr	r3, [r3, #28]
 8006654:	3b01      	subs	r3, #1
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	221c      	movs	r2, #28
 800665a:	4013      	ands	r3, r2
 800665c:	2210      	movs	r2, #16
 800665e:	4252      	negs	r2, r2
 8006660:	409a      	lsls	r2, r3
 8006662:	0011      	movs	r1, r2
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	430a      	orrs	r2, r1
 800666e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2100      	movs	r1, #0
 8006676:	0018      	movs	r0, r3
 8006678:	f7ff fd9a 	bl	80061b0 <LL_ADC_GetSamplingTimeCommonChannels>
 800667c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006682:	429a      	cmp	r2, r3
 8006684:	d10b      	bne.n	800669e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006690:	2203      	movs	r2, #3
 8006692:	4393      	bics	r3, r2
 8006694:	2201      	movs	r2, #1
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800669c:	e01c      	b.n	80066d8 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a2:	2212      	movs	r2, #18
 80066a4:	4393      	bics	r3, r2
 80066a6:	2210      	movs	r2, #16
 80066a8:	431a      	orrs	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b2:	2201      	movs	r2, #1
 80066b4:	431a      	orrs	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80066ba:	231f      	movs	r3, #31
 80066bc:	18fb      	adds	r3, r7, r3
 80066be:	2201      	movs	r2, #1
 80066c0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80066c2:	e009      	b.n	80066d8 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c8:	2210      	movs	r2, #16
 80066ca:	431a      	orrs	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80066d0:	231f      	movs	r3, #31
 80066d2:	18fb      	adds	r3, r7, r3
 80066d4:	2201      	movs	r2, #1
 80066d6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80066d8:	231f      	movs	r3, #31
 80066da:	18fb      	adds	r3, r7, r3
 80066dc:	781b      	ldrb	r3, [r3, #0]
}
 80066de:	0018      	movs	r0, r3
 80066e0:	46bd      	mov	sp, r7
 80066e2:	b008      	add	sp, #32
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	46c0      	nop			@ (mov r8, r8)
 80066e8:	20000004 	.word	0x20000004
 80066ec:	00030d40 	.word	0x00030d40
 80066f0:	fffffefd 	.word	0xfffffefd
 80066f4:	ffde0201 	.word	0xffde0201
 80066f8:	1ffffc02 	.word	0x1ffffc02
 80066fc:	40012708 	.word	0x40012708
 8006700:	ffc3ffff 	.word	0xffc3ffff
 8006704:	07ffff04 	.word	0x07ffff04

08006708 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8006708:	b5b0      	push	{r4, r5, r7, lr}
 800670a:	b084      	sub	sp, #16
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	0018      	movs	r0, r3
 8006716:	f7ff fe3d 	bl	8006394 <LL_ADC_REG_IsConversionOngoing>
 800671a:	1e03      	subs	r3, r0, #0
 800671c:	d15f      	bne.n	80067de <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2254      	movs	r2, #84	@ 0x54
 8006722:	5c9b      	ldrb	r3, [r3, r2]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d101      	bne.n	800672c <HAL_ADC_Start_IT+0x24>
 8006728:	2302      	movs	r3, #2
 800672a:	e05f      	b.n	80067ec <HAL_ADC_Start_IT+0xe4>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2254      	movs	r2, #84	@ 0x54
 8006730:	2101      	movs	r1, #1
 8006732:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006734:	250f      	movs	r5, #15
 8006736:	197c      	adds	r4, r7, r5
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	0018      	movs	r0, r3
 800673c:	f000 fb70 	bl	8006e20 <ADC_Enable>
 8006740:	0003      	movs	r3, r0
 8006742:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006744:	197b      	adds	r3, r7, r5
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d143      	bne.n	80067d4 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006750:	4a28      	ldr	r2, [pc, #160]	@ (80067f4 <HAL_ADC_Start_IT+0xec>)
 8006752:	4013      	ands	r3, r2
 8006754:	2280      	movs	r2, #128	@ 0x80
 8006756:	0052      	lsls	r2, r2, #1
 8006758:	431a      	orrs	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	221c      	movs	r2, #28
 800676a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2254      	movs	r2, #84	@ 0x54
 8006770:	2100      	movs	r1, #0
 8006772:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	211c      	movs	r1, #28
 8006780:	438a      	bics	r2, r1
 8006782:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	2b08      	cmp	r3, #8
 800678a:	d108      	bne.n	800679e <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	685a      	ldr	r2, [r3, #4]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2108      	movs	r1, #8
 8006798:	430a      	orrs	r2, r1
 800679a:	605a      	str	r2, [r3, #4]
          break;
 800679c:	e008      	b.n	80067b0 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2104      	movs	r1, #4
 80067aa:	430a      	orrs	r2, r1
 80067ac:	605a      	str	r2, [r3, #4]
          break;
 80067ae:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d107      	bne.n	80067c8 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	685a      	ldr	r2, [r3, #4]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2110      	movs	r1, #16
 80067c4:	430a      	orrs	r2, r1
 80067c6:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	0018      	movs	r0, r3
 80067ce:	f7ff fdcf 	bl	8006370 <LL_ADC_REG_StartConversion>
 80067d2:	e008      	b.n	80067e6 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2254      	movs	r2, #84	@ 0x54
 80067d8:	2100      	movs	r1, #0
 80067da:	5499      	strb	r1, [r3, r2]
 80067dc:	e003      	b.n	80067e6 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80067de:	230f      	movs	r3, #15
 80067e0:	18fb      	adds	r3, r7, r3
 80067e2:	2202      	movs	r2, #2
 80067e4:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80067e6:	230f      	movs	r3, #15
 80067e8:	18fb      	adds	r3, r7, r3
 80067ea:	781b      	ldrb	r3, [r3, #0]
}
 80067ec:	0018      	movs	r0, r3
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b004      	add	sp, #16
 80067f2:	bdb0      	pop	{r4, r5, r7, pc}
 80067f4:	fffff0fe 	.word	0xfffff0fe

080067f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006806:	0018      	movs	r0, r3
 8006808:	46bd      	mov	sp, r7
 800680a:	b002      	add	sp, #8
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b086      	sub	sp, #24
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006818:	2300      	movs	r3, #0
 800681a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	2202      	movs	r2, #2
 8006830:	4013      	ands	r3, r2
 8006832:	d017      	beq.n	8006864 <HAL_ADC_IRQHandler+0x54>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2202      	movs	r2, #2
 8006838:	4013      	ands	r3, r2
 800683a:	d013      	beq.n	8006864 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006840:	2210      	movs	r2, #16
 8006842:	4013      	ands	r3, r2
 8006844:	d106      	bne.n	8006854 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800684a:	2280      	movs	r2, #128	@ 0x80
 800684c:	0112      	lsls	r2, r2, #4
 800684e:	431a      	orrs	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	0018      	movs	r0, r3
 8006858:	f000 fb78 	bl	8006f4c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2202      	movs	r2, #2
 8006862:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	2204      	movs	r2, #4
 8006868:	4013      	ands	r3, r2
 800686a:	d003      	beq.n	8006874 <HAL_ADC_IRQHandler+0x64>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2204      	movs	r2, #4
 8006870:	4013      	ands	r3, r2
 8006872:	d107      	bne.n	8006884 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	2208      	movs	r2, #8
 8006878:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800687a:	d04d      	beq.n	8006918 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2208      	movs	r2, #8
 8006880:	4013      	ands	r3, r2
 8006882:	d049      	beq.n	8006918 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006888:	2210      	movs	r2, #16
 800688a:	4013      	ands	r3, r2
 800688c:	d106      	bne.n	800689c <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006892:	2280      	movs	r2, #128	@ 0x80
 8006894:	0092      	lsls	r2, r2, #2
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	0018      	movs	r0, r3
 80068a2:	f7ff fc9c 	bl	80061de <LL_ADC_REG_IsTriggerSourceSWStart>
 80068a6:	1e03      	subs	r3, r0, #0
 80068a8:	d02e      	beq.n	8006908 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	7e9b      	ldrb	r3, [r3, #26]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d12a      	bne.n	8006908 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2208      	movs	r2, #8
 80068ba:	4013      	ands	r3, r2
 80068bc:	2b08      	cmp	r3, #8
 80068be:	d123      	bne.n	8006908 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	0018      	movs	r0, r3
 80068c6:	f7ff fd65 	bl	8006394 <LL_ADC_REG_IsConversionOngoing>
 80068ca:	1e03      	subs	r3, r0, #0
 80068cc:	d110      	bne.n	80068f0 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	210c      	movs	r1, #12
 80068da:	438a      	bics	r2, r1
 80068dc:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068e2:	4a56      	ldr	r2, [pc, #344]	@ (8006a3c <HAL_ADC_IRQHandler+0x22c>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	2201      	movs	r2, #1
 80068e8:	431a      	orrs	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	659a      	str	r2, [r3, #88]	@ 0x58
 80068ee:	e00b      	b.n	8006908 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f4:	2220      	movs	r2, #32
 80068f6:	431a      	orrs	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006900:	2201      	movs	r2, #1
 8006902:	431a      	orrs	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	0018      	movs	r0, r3
 800690c:	f000 f898 	bl	8006a40 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	220c      	movs	r2, #12
 8006916:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	2280      	movs	r2, #128	@ 0x80
 800691c:	4013      	ands	r3, r2
 800691e:	d012      	beq.n	8006946 <HAL_ADC_IRQHandler+0x136>
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2280      	movs	r2, #128	@ 0x80
 8006924:	4013      	ands	r3, r2
 8006926:	d00e      	beq.n	8006946 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800692c:	2280      	movs	r2, #128	@ 0x80
 800692e:	0252      	lsls	r2, r2, #9
 8006930:	431a      	orrs	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	0018      	movs	r0, r3
 800693a:	f000 f889 	bl	8006a50 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2280      	movs	r2, #128	@ 0x80
 8006944:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	2380      	movs	r3, #128	@ 0x80
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	4013      	ands	r3, r2
 800694e:	d014      	beq.n	800697a <HAL_ADC_IRQHandler+0x16a>
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	2380      	movs	r3, #128	@ 0x80
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	4013      	ands	r3, r2
 8006958:	d00f      	beq.n	800697a <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800695e:	2280      	movs	r2, #128	@ 0x80
 8006960:	0292      	lsls	r2, r2, #10
 8006962:	431a      	orrs	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	0018      	movs	r0, r3
 800696c:	f000 fade 	bl	8006f2c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2280      	movs	r2, #128	@ 0x80
 8006976:	0052      	lsls	r2, r2, #1
 8006978:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	2380      	movs	r3, #128	@ 0x80
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4013      	ands	r3, r2
 8006982:	d014      	beq.n	80069ae <HAL_ADC_IRQHandler+0x19e>
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	2380      	movs	r3, #128	@ 0x80
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	4013      	ands	r3, r2
 800698c:	d00f      	beq.n	80069ae <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006992:	2280      	movs	r2, #128	@ 0x80
 8006994:	02d2      	lsls	r2, r2, #11
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	0018      	movs	r0, r3
 80069a0:	f000 facc 	bl	8006f3c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2280      	movs	r2, #128	@ 0x80
 80069aa:	0092      	lsls	r2, r2, #2
 80069ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	2210      	movs	r2, #16
 80069b2:	4013      	ands	r3, r2
 80069b4:	d02b      	beq.n	8006a0e <HAL_ADC_IRQHandler+0x1fe>
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2210      	movs	r2, #16
 80069ba:	4013      	ands	r3, r2
 80069bc:	d027      	beq.n	8006a0e <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d102      	bne.n	80069cc <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 80069c6:	2301      	movs	r3, #1
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	e008      	b.n	80069de <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	0018      	movs	r0, r3
 80069d2:	f7ff fc58 	bl	8006286 <LL_ADC_REG_GetDMATransfer>
 80069d6:	1e03      	subs	r3, r0, #0
 80069d8:	d001      	beq.n	80069de <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 80069da:	2301      	movs	r3, #1
 80069dc:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d110      	bne.n	8006a06 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e8:	2280      	movs	r2, #128	@ 0x80
 80069ea:	00d2      	lsls	r2, r2, #3
 80069ec:	431a      	orrs	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f6:	2202      	movs	r2, #2
 80069f8:	431a      	orrs	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	0018      	movs	r0, r3
 8006a02:	f000 f82d 	bl	8006a60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2210      	movs	r2, #16
 8006a0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	2380      	movs	r3, #128	@ 0x80
 8006a12:	019b      	lsls	r3, r3, #6
 8006a14:	4013      	ands	r3, r2
 8006a16:	d00d      	beq.n	8006a34 <HAL_ADC_IRQHandler+0x224>
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	2380      	movs	r3, #128	@ 0x80
 8006a1c:	019b      	lsls	r3, r3, #6
 8006a1e:	4013      	ands	r3, r2
 8006a20:	d008      	beq.n	8006a34 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	0018      	movs	r0, r3
 8006a26:	f000 fa99 	bl	8006f5c <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	2280      	movs	r2, #128	@ 0x80
 8006a30:	0192      	lsls	r2, r2, #6
 8006a32:	601a      	str	r2, [r3, #0]
  }
}
 8006a34:	46c0      	nop			@ (mov r8, r8)
 8006a36:	46bd      	mov	sp, r7
 8006a38:	b006      	add	sp, #24
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	fffffefe 	.word	0xfffffefe

08006a40 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006a48:	46c0      	nop			@ (mov r8, r8)
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	b002      	add	sp, #8
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006a58:	46c0      	nop			@ (mov r8, r8)
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	b002      	add	sp, #8
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006a68:	46c0      	nop			@ (mov r8, r8)
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	b002      	add	sp, #8
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a7a:	2317      	movs	r3, #23
 8006a7c:	18fb      	adds	r3, r7, r3
 8006a7e:	2200      	movs	r2, #0
 8006a80:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006a82:	2300      	movs	r3, #0
 8006a84:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2254      	movs	r2, #84	@ 0x54
 8006a8a:	5c9b      	ldrb	r3, [r3, r2]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d101      	bne.n	8006a94 <HAL_ADC_ConfigChannel+0x24>
 8006a90:	2302      	movs	r3, #2
 8006a92:	e1c0      	b.n	8006e16 <HAL_ADC_ConfigChannel+0x3a6>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2254      	movs	r2, #84	@ 0x54
 8006a98:	2101      	movs	r1, #1
 8006a9a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	0018      	movs	r0, r3
 8006aa2:	f7ff fc77 	bl	8006394 <LL_ADC_REG_IsConversionOngoing>
 8006aa6:	1e03      	subs	r3, r0, #0
 8006aa8:	d000      	beq.n	8006aac <HAL_ADC_ConfigChannel+0x3c>
 8006aaa:	e1a3      	b.n	8006df4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d100      	bne.n	8006ab6 <HAL_ADC_ConfigChannel+0x46>
 8006ab4:	e143      	b.n	8006d3e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	691a      	ldr	r2, [r3, #16]
 8006aba:	2380      	movs	r3, #128	@ 0x80
 8006abc:	061b      	lsls	r3, r3, #24
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d004      	beq.n	8006acc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006ac6:	4ac1      	ldr	r2, [pc, #772]	@ (8006dcc <HAL_ADC_ConfigChannel+0x35c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d108      	bne.n	8006ade <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	0019      	movs	r1, r3
 8006ad6:	0010      	movs	r0, r2
 8006ad8:	f7ff fbb2 	bl	8006240 <LL_ADC_REG_SetSequencerChAdd>
 8006adc:	e0c9      	b.n	8006c72 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	211f      	movs	r1, #31
 8006ae8:	400b      	ands	r3, r1
 8006aea:	210f      	movs	r1, #15
 8006aec:	4099      	lsls	r1, r3
 8006aee:	000b      	movs	r3, r1
 8006af0:	43db      	mvns	r3, r3
 8006af2:	4013      	ands	r3, r2
 8006af4:	0019      	movs	r1, r3
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	035b      	lsls	r3, r3, #13
 8006afc:	0b5b      	lsrs	r3, r3, #13
 8006afe:	d105      	bne.n	8006b0c <HAL_ADC_ConfigChannel+0x9c>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	0e9b      	lsrs	r3, r3, #26
 8006b06:	221f      	movs	r2, #31
 8006b08:	4013      	ands	r3, r2
 8006b0a:	e098      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2201      	movs	r2, #1
 8006b12:	4013      	ands	r3, r2
 8006b14:	d000      	beq.n	8006b18 <HAL_ADC_ConfigChannel+0xa8>
 8006b16:	e091      	b.n	8006c3c <HAL_ADC_ConfigChannel+0x1cc>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	4013      	ands	r3, r2
 8006b20:	d000      	beq.n	8006b24 <HAL_ADC_ConfigChannel+0xb4>
 8006b22:	e089      	b.n	8006c38 <HAL_ADC_ConfigChannel+0x1c8>
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2204      	movs	r2, #4
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	d000      	beq.n	8006b30 <HAL_ADC_ConfigChannel+0xc0>
 8006b2e:	e081      	b.n	8006c34 <HAL_ADC_ConfigChannel+0x1c4>
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2208      	movs	r2, #8
 8006b36:	4013      	ands	r3, r2
 8006b38:	d000      	beq.n	8006b3c <HAL_ADC_ConfigChannel+0xcc>
 8006b3a:	e079      	b.n	8006c30 <HAL_ADC_ConfigChannel+0x1c0>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2210      	movs	r2, #16
 8006b42:	4013      	ands	r3, r2
 8006b44:	d000      	beq.n	8006b48 <HAL_ADC_ConfigChannel+0xd8>
 8006b46:	e071      	b.n	8006c2c <HAL_ADC_ConfigChannel+0x1bc>
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	4013      	ands	r3, r2
 8006b50:	d000      	beq.n	8006b54 <HAL_ADC_ConfigChannel+0xe4>
 8006b52:	e069      	b.n	8006c28 <HAL_ADC_ConfigChannel+0x1b8>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2240      	movs	r2, #64	@ 0x40
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	d000      	beq.n	8006b60 <HAL_ADC_ConfigChannel+0xf0>
 8006b5e:	e061      	b.n	8006c24 <HAL_ADC_ConfigChannel+0x1b4>
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2280      	movs	r2, #128	@ 0x80
 8006b66:	4013      	ands	r3, r2
 8006b68:	d000      	beq.n	8006b6c <HAL_ADC_ConfigChannel+0xfc>
 8006b6a:	e059      	b.n	8006c20 <HAL_ADC_ConfigChannel+0x1b0>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	2380      	movs	r3, #128	@ 0x80
 8006b72:	005b      	lsls	r3, r3, #1
 8006b74:	4013      	ands	r3, r2
 8006b76:	d151      	bne.n	8006c1c <HAL_ADC_ConfigChannel+0x1ac>
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	2380      	movs	r3, #128	@ 0x80
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4013      	ands	r3, r2
 8006b82:	d149      	bne.n	8006c18 <HAL_ADC_ConfigChannel+0x1a8>
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	2380      	movs	r3, #128	@ 0x80
 8006b8a:	00db      	lsls	r3, r3, #3
 8006b8c:	4013      	ands	r3, r2
 8006b8e:	d141      	bne.n	8006c14 <HAL_ADC_ConfigChannel+0x1a4>
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	2380      	movs	r3, #128	@ 0x80
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	4013      	ands	r3, r2
 8006b9a:	d139      	bne.n	8006c10 <HAL_ADC_ConfigChannel+0x1a0>
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	2380      	movs	r3, #128	@ 0x80
 8006ba2:	015b      	lsls	r3, r3, #5
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	d131      	bne.n	8006c0c <HAL_ADC_ConfigChannel+0x19c>
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	2380      	movs	r3, #128	@ 0x80
 8006bae:	019b      	lsls	r3, r3, #6
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	d129      	bne.n	8006c08 <HAL_ADC_ConfigChannel+0x198>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	2380      	movs	r3, #128	@ 0x80
 8006bba:	01db      	lsls	r3, r3, #7
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	d121      	bne.n	8006c04 <HAL_ADC_ConfigChannel+0x194>
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	2380      	movs	r3, #128	@ 0x80
 8006bc6:	021b      	lsls	r3, r3, #8
 8006bc8:	4013      	ands	r3, r2
 8006bca:	d119      	bne.n	8006c00 <HAL_ADC_ConfigChannel+0x190>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	2380      	movs	r3, #128	@ 0x80
 8006bd2:	025b      	lsls	r3, r3, #9
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	d111      	bne.n	8006bfc <HAL_ADC_ConfigChannel+0x18c>
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	2380      	movs	r3, #128	@ 0x80
 8006bde:	029b      	lsls	r3, r3, #10
 8006be0:	4013      	ands	r3, r2
 8006be2:	d109      	bne.n	8006bf8 <HAL_ADC_ConfigChannel+0x188>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	2380      	movs	r3, #128	@ 0x80
 8006bea:	02db      	lsls	r3, r3, #11
 8006bec:	4013      	ands	r3, r2
 8006bee:	d001      	beq.n	8006bf4 <HAL_ADC_ConfigChannel+0x184>
 8006bf0:	2312      	movs	r3, #18
 8006bf2:	e024      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	e022      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006bf8:	2311      	movs	r3, #17
 8006bfa:	e020      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006bfc:	2310      	movs	r3, #16
 8006bfe:	e01e      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c00:	230f      	movs	r3, #15
 8006c02:	e01c      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c04:	230e      	movs	r3, #14
 8006c06:	e01a      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c08:	230d      	movs	r3, #13
 8006c0a:	e018      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c0c:	230c      	movs	r3, #12
 8006c0e:	e016      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c10:	230b      	movs	r3, #11
 8006c12:	e014      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c14:	230a      	movs	r3, #10
 8006c16:	e012      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c18:	2309      	movs	r3, #9
 8006c1a:	e010      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c1c:	2308      	movs	r3, #8
 8006c1e:	e00e      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c20:	2307      	movs	r3, #7
 8006c22:	e00c      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c24:	2306      	movs	r3, #6
 8006c26:	e00a      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c28:	2305      	movs	r3, #5
 8006c2a:	e008      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	e006      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c30:	2303      	movs	r3, #3
 8006c32:	e004      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e002      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <HAL_ADC_ConfigChannel+0x1ce>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	6852      	ldr	r2, [r2, #4]
 8006c42:	201f      	movs	r0, #31
 8006c44:	4002      	ands	r2, r0
 8006c46:	4093      	lsls	r3, r2
 8006c48:	000a      	movs	r2, r1
 8006c4a:	431a      	orrs	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	089b      	lsrs	r3, r3, #2
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d808      	bhi.n	8006c72 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6818      	ldr	r0, [r3, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	6859      	ldr	r1, [r3, #4]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	001a      	movs	r2, r3
 8006c6e:	f7ff fac7 	bl	8006200 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6818      	ldr	r0, [r3, #0]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	6819      	ldr	r1, [r3, #0]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	001a      	movs	r2, r3
 8006c80:	f7ff fb0e 	bl	80062a0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	db00      	blt.n	8006c8e <HAL_ADC_ConfigChannel+0x21e>
 8006c8c:	e0bc      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c8e:	4b50      	ldr	r3, [pc, #320]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006c90:	0018      	movs	r0, r3
 8006c92:	f7ff fa63 	bl	800615c <LL_ADC_GetCommonPathInternalCh>
 8006c96:	0003      	movs	r3, r0
 8006c98:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a4d      	ldr	r2, [pc, #308]	@ (8006dd4 <HAL_ADC_ConfigChannel+0x364>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d122      	bne.n	8006cea <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	2380      	movs	r3, #128	@ 0x80
 8006ca8:	041b      	lsls	r3, r3, #16
 8006caa:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006cac:	d11d      	bne.n	8006cea <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2280      	movs	r2, #128	@ 0x80
 8006cb2:	0412      	lsls	r2, r2, #16
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	4a46      	ldr	r2, [pc, #280]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006cb8:	0019      	movs	r1, r3
 8006cba:	0010      	movs	r0, r2
 8006cbc:	f7ff fa3a 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006cc0:	4b45      	ldr	r3, [pc, #276]	@ (8006dd8 <HAL_ADC_ConfigChannel+0x368>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4945      	ldr	r1, [pc, #276]	@ (8006ddc <HAL_ADC_ConfigChannel+0x36c>)
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	f7f9 fa1a 	bl	8000100 <__udivsi3>
 8006ccc:	0003      	movs	r3, r0
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	0013      	movs	r3, r2
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	189b      	adds	r3, r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006cda:	e002      	b.n	8006ce2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1f9      	bne.n	8006cdc <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006ce8:	e08e      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a3c      	ldr	r2, [pc, #240]	@ (8006de0 <HAL_ADC_ConfigChannel+0x370>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d10e      	bne.n	8006d12 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	2380      	movs	r3, #128	@ 0x80
 8006cf8:	045b      	lsls	r3, r3, #17
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	d109      	bne.n	8006d12 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	2280      	movs	r2, #128	@ 0x80
 8006d02:	0452      	lsls	r2, r2, #17
 8006d04:	4313      	orrs	r3, r2
 8006d06:	4a32      	ldr	r2, [pc, #200]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006d08:	0019      	movs	r1, r3
 8006d0a:	0010      	movs	r0, r2
 8006d0c:	f7ff fa12 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
 8006d10:	e07a      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a33      	ldr	r2, [pc, #204]	@ (8006de4 <HAL_ADC_ConfigChannel+0x374>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d000      	beq.n	8006d1e <HAL_ADC_ConfigChannel+0x2ae>
 8006d1c:	e074      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	2380      	movs	r3, #128	@ 0x80
 8006d22:	03db      	lsls	r3, r3, #15
 8006d24:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006d26:	d000      	beq.n	8006d2a <HAL_ADC_ConfigChannel+0x2ba>
 8006d28:	e06e      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	2280      	movs	r2, #128	@ 0x80
 8006d2e:	03d2      	lsls	r2, r2, #15
 8006d30:	4313      	orrs	r3, r2
 8006d32:	4a27      	ldr	r2, [pc, #156]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006d34:	0019      	movs	r1, r3
 8006d36:	0010      	movs	r0, r2
 8006d38:	f7ff f9fc 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
 8006d3c:	e064      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	691a      	ldr	r2, [r3, #16]
 8006d42:	2380      	movs	r3, #128	@ 0x80
 8006d44:	061b      	lsls	r3, r3, #24
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d004      	beq.n	8006d54 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006dcc <HAL_ADC_ConfigChannel+0x35c>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d107      	bne.n	8006d64 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	0019      	movs	r1, r3
 8006d5e:	0010      	movs	r0, r2
 8006d60:	f7ff fa7f 	bl	8006262 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	da4d      	bge.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d6c:	4b18      	ldr	r3, [pc, #96]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006d6e:	0018      	movs	r0, r3
 8006d70:	f7ff f9f4 	bl	800615c <LL_ADC_GetCommonPathInternalCh>
 8006d74:	0003      	movs	r3, r0
 8006d76:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a15      	ldr	r2, [pc, #84]	@ (8006dd4 <HAL_ADC_ConfigChannel+0x364>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d108      	bne.n	8006d94 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	4a18      	ldr	r2, [pc, #96]	@ (8006de8 <HAL_ADC_ConfigChannel+0x378>)
 8006d86:	4013      	ands	r3, r2
 8006d88:	4a11      	ldr	r2, [pc, #68]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006d8a:	0019      	movs	r1, r3
 8006d8c:	0010      	movs	r0, r2
 8006d8e:	f7ff f9d1 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
 8006d92:	e039      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a11      	ldr	r2, [pc, #68]	@ (8006de0 <HAL_ADC_ConfigChannel+0x370>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d108      	bne.n	8006db0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	4a12      	ldr	r2, [pc, #72]	@ (8006dec <HAL_ADC_ConfigChannel+0x37c>)
 8006da2:	4013      	ands	r3, r2
 8006da4:	4a0a      	ldr	r2, [pc, #40]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006da6:	0019      	movs	r1, r3
 8006da8:	0010      	movs	r0, r2
 8006daa:	f7ff f9c3 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
 8006dae:	e02b      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a0b      	ldr	r2, [pc, #44]	@ (8006de4 <HAL_ADC_ConfigChannel+0x374>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d126      	bne.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	4a0c      	ldr	r2, [pc, #48]	@ (8006df0 <HAL_ADC_ConfigChannel+0x380>)
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	4a03      	ldr	r2, [pc, #12]	@ (8006dd0 <HAL_ADC_ConfigChannel+0x360>)
 8006dc2:	0019      	movs	r1, r3
 8006dc4:	0010      	movs	r0, r2
 8006dc6:	f7ff f9b5 	bl	8006134 <LL_ADC_SetCommonPathInternalCh>
 8006dca:	e01d      	b.n	8006e08 <HAL_ADC_ConfigChannel+0x398>
 8006dcc:	80000004 	.word	0x80000004
 8006dd0:	40012708 	.word	0x40012708
 8006dd4:	b0001000 	.word	0xb0001000
 8006dd8:	20000004 	.word	0x20000004
 8006ddc:	00030d40 	.word	0x00030d40
 8006de0:	b8004000 	.word	0xb8004000
 8006de4:	b4002000 	.word	0xb4002000
 8006de8:	ff7fffff 	.word	0xff7fffff
 8006dec:	feffffff 	.word	0xfeffffff
 8006df0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df8:	2220      	movs	r2, #32
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006e00:	2317      	movs	r3, #23
 8006e02:	18fb      	adds	r3, r7, r3
 8006e04:	2201      	movs	r2, #1
 8006e06:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2254      	movs	r2, #84	@ 0x54
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8006e10:	2317      	movs	r3, #23
 8006e12:	18fb      	adds	r3, r7, r3
 8006e14:	781b      	ldrb	r3, [r3, #0]
}
 8006e16:	0018      	movs	r0, r3
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	b006      	add	sp, #24
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	46c0      	nop			@ (mov r8, r8)

08006e20 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	0018      	movs	r0, r3
 8006e32:	f7ff fa8b 	bl	800634c <LL_ADC_IsEnabled>
 8006e36:	1e03      	subs	r3, r0, #0
 8006e38:	d000      	beq.n	8006e3c <ADC_Enable+0x1c>
 8006e3a:	e069      	b.n	8006f10 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	4a36      	ldr	r2, [pc, #216]	@ (8006f1c <ADC_Enable+0xfc>)
 8006e44:	4013      	ands	r3, r2
 8006e46:	d00d      	beq.n	8006e64 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4c:	2210      	movs	r2, #16
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e58:	2201      	movs	r2, #1
 8006e5a:	431a      	orrs	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e056      	b.n	8006f12 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	0018      	movs	r0, r3
 8006e6a:	f7ff fa5d 	bl	8006328 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8006e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8006f20 <ADC_Enable+0x100>)
 8006e70:	0018      	movs	r0, r3
 8006e72:	f7ff f973 	bl	800615c <LL_ADC_GetCommonPathInternalCh>
 8006e76:	0002      	movs	r2, r0
 8006e78:	2380      	movs	r3, #128	@ 0x80
 8006e7a:	041b      	lsls	r3, r3, #16
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	d00f      	beq.n	8006ea0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e80:	4b28      	ldr	r3, [pc, #160]	@ (8006f24 <ADC_Enable+0x104>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4928      	ldr	r1, [pc, #160]	@ (8006f28 <ADC_Enable+0x108>)
 8006e86:	0018      	movs	r0, r3
 8006e88:	f7f9 f93a 	bl	8000100 <__udivsi3>
 8006e8c:	0003      	movs	r3, r0
 8006e8e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8006e90:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006e92:	e002      	b.n	8006e9a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	3b01      	subs	r3, #1
 8006e98:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1f9      	bne.n	8006e94 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	7e5b      	ldrb	r3, [r3, #25]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d033      	beq.n	8006f10 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006ea8:	f7ff f916 	bl	80060d8 <HAL_GetTick>
 8006eac:	0003      	movs	r3, r0
 8006eae:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006eb0:	e027      	b.n	8006f02 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	0018      	movs	r0, r3
 8006eb8:	f7ff fa48 	bl	800634c <LL_ADC_IsEnabled>
 8006ebc:	1e03      	subs	r3, r0, #0
 8006ebe:	d104      	bne.n	8006eca <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	0018      	movs	r0, r3
 8006ec6:	f7ff fa2f 	bl	8006328 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006eca:	f7ff f905 	bl	80060d8 <HAL_GetTick>
 8006ece:	0002      	movs	r2, r0
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d914      	bls.n	8006f02 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d00d      	beq.n	8006f02 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eea:	2210      	movs	r2, #16
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e007      	b.n	8006f12 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d1d0      	bne.n	8006eb2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	0018      	movs	r0, r3
 8006f14:	46bd      	mov	sp, r7
 8006f16:	b004      	add	sp, #16
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	46c0      	nop			@ (mov r8, r8)
 8006f1c:	80000017 	.word	0x80000017
 8006f20:	40012708 	.word	0x40012708
 8006f24:	20000004 	.word	0x20000004
 8006f28:	00030d40 	.word	0x00030d40

08006f2c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b082      	sub	sp, #8
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006f34:	46c0      	nop			@ (mov r8, r8)
 8006f36:	46bd      	mov	sp, r7
 8006f38:	b002      	add	sp, #8
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006f44:	46c0      	nop			@ (mov r8, r8)
 8006f46:	46bd      	mov	sp, r7
 8006f48:	b002      	add	sp, #8
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006f54:	46c0      	nop			@ (mov r8, r8)
 8006f56:	46bd      	mov	sp, r7
 8006f58:	b002      	add	sp, #8
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8006f64:	46c0      	nop			@ (mov r8, r8)
 8006f66:	46bd      	mov	sp, r7
 8006f68:	b002      	add	sp, #8
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	0002      	movs	r2, r0
 8006f74:	1dfb      	adds	r3, r7, #7
 8006f76:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006f78:	1dfb      	adds	r3, r7, #7
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f7e:	d809      	bhi.n	8006f94 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f80:	1dfb      	adds	r3, r7, #7
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	001a      	movs	r2, r3
 8006f86:	231f      	movs	r3, #31
 8006f88:	401a      	ands	r2, r3
 8006f8a:	4b04      	ldr	r3, [pc, #16]	@ (8006f9c <__NVIC_EnableIRQ+0x30>)
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	4091      	lsls	r1, r2
 8006f90:	000a      	movs	r2, r1
 8006f92:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8006f94:	46c0      	nop			@ (mov r8, r8)
 8006f96:	46bd      	mov	sp, r7
 8006f98:	b002      	add	sp, #8
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	e000e100 	.word	0xe000e100

08006fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006fa0:	b590      	push	{r4, r7, lr}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	0002      	movs	r2, r0
 8006fa8:	6039      	str	r1, [r7, #0]
 8006faa:	1dfb      	adds	r3, r7, #7
 8006fac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8006fae:	1dfb      	adds	r3, r7, #7
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fb4:	d828      	bhi.n	8007008 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006fb6:	4a2f      	ldr	r2, [pc, #188]	@ (8007074 <__NVIC_SetPriority+0xd4>)
 8006fb8:	1dfb      	adds	r3, r7, #7
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	b25b      	sxtb	r3, r3
 8006fbe:	089b      	lsrs	r3, r3, #2
 8006fc0:	33c0      	adds	r3, #192	@ 0xc0
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	589b      	ldr	r3, [r3, r2]
 8006fc6:	1dfa      	adds	r2, r7, #7
 8006fc8:	7812      	ldrb	r2, [r2, #0]
 8006fca:	0011      	movs	r1, r2
 8006fcc:	2203      	movs	r2, #3
 8006fce:	400a      	ands	r2, r1
 8006fd0:	00d2      	lsls	r2, r2, #3
 8006fd2:	21ff      	movs	r1, #255	@ 0xff
 8006fd4:	4091      	lsls	r1, r2
 8006fd6:	000a      	movs	r2, r1
 8006fd8:	43d2      	mvns	r2, r2
 8006fda:	401a      	ands	r2, r3
 8006fdc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	019b      	lsls	r3, r3, #6
 8006fe2:	22ff      	movs	r2, #255	@ 0xff
 8006fe4:	401a      	ands	r2, r3
 8006fe6:	1dfb      	adds	r3, r7, #7
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	0018      	movs	r0, r3
 8006fec:	2303      	movs	r3, #3
 8006fee:	4003      	ands	r3, r0
 8006ff0:	00db      	lsls	r3, r3, #3
 8006ff2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8006ff4:	481f      	ldr	r0, [pc, #124]	@ (8007074 <__NVIC_SetPriority+0xd4>)
 8006ff6:	1dfb      	adds	r3, r7, #7
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	b25b      	sxtb	r3, r3
 8006ffc:	089b      	lsrs	r3, r3, #2
 8006ffe:	430a      	orrs	r2, r1
 8007000:	33c0      	adds	r3, #192	@ 0xc0
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007006:	e031      	b.n	800706c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007008:	4a1b      	ldr	r2, [pc, #108]	@ (8007078 <__NVIC_SetPriority+0xd8>)
 800700a:	1dfb      	adds	r3, r7, #7
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	0019      	movs	r1, r3
 8007010:	230f      	movs	r3, #15
 8007012:	400b      	ands	r3, r1
 8007014:	3b08      	subs	r3, #8
 8007016:	089b      	lsrs	r3, r3, #2
 8007018:	3306      	adds	r3, #6
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	18d3      	adds	r3, r2, r3
 800701e:	3304      	adds	r3, #4
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	1dfa      	adds	r2, r7, #7
 8007024:	7812      	ldrb	r2, [r2, #0]
 8007026:	0011      	movs	r1, r2
 8007028:	2203      	movs	r2, #3
 800702a:	400a      	ands	r2, r1
 800702c:	00d2      	lsls	r2, r2, #3
 800702e:	21ff      	movs	r1, #255	@ 0xff
 8007030:	4091      	lsls	r1, r2
 8007032:	000a      	movs	r2, r1
 8007034:	43d2      	mvns	r2, r2
 8007036:	401a      	ands	r2, r3
 8007038:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	019b      	lsls	r3, r3, #6
 800703e:	22ff      	movs	r2, #255	@ 0xff
 8007040:	401a      	ands	r2, r3
 8007042:	1dfb      	adds	r3, r7, #7
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	0018      	movs	r0, r3
 8007048:	2303      	movs	r3, #3
 800704a:	4003      	ands	r3, r0
 800704c:	00db      	lsls	r3, r3, #3
 800704e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007050:	4809      	ldr	r0, [pc, #36]	@ (8007078 <__NVIC_SetPriority+0xd8>)
 8007052:	1dfb      	adds	r3, r7, #7
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	001c      	movs	r4, r3
 8007058:	230f      	movs	r3, #15
 800705a:	4023      	ands	r3, r4
 800705c:	3b08      	subs	r3, #8
 800705e:	089b      	lsrs	r3, r3, #2
 8007060:	430a      	orrs	r2, r1
 8007062:	3306      	adds	r3, #6
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	18c3      	adds	r3, r0, r3
 8007068:	3304      	adds	r3, #4
 800706a:	601a      	str	r2, [r3, #0]
}
 800706c:	46c0      	nop			@ (mov r8, r8)
 800706e:	46bd      	mov	sp, r7
 8007070:	b003      	add	sp, #12
 8007072:	bd90      	pop	{r4, r7, pc}
 8007074:	e000e100 	.word	0xe000e100
 8007078:	e000ed00 	.word	0xe000ed00

0800707c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	1e5a      	subs	r2, r3, #1
 8007088:	2380      	movs	r3, #128	@ 0x80
 800708a:	045b      	lsls	r3, r3, #17
 800708c:	429a      	cmp	r2, r3
 800708e:	d301      	bcc.n	8007094 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007090:	2301      	movs	r3, #1
 8007092:	e010      	b.n	80070b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007094:	4b0a      	ldr	r3, [pc, #40]	@ (80070c0 <SysTick_Config+0x44>)
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	3a01      	subs	r2, #1
 800709a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800709c:	2301      	movs	r3, #1
 800709e:	425b      	negs	r3, r3
 80070a0:	2103      	movs	r1, #3
 80070a2:	0018      	movs	r0, r3
 80070a4:	f7ff ff7c 	bl	8006fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80070a8:	4b05      	ldr	r3, [pc, #20]	@ (80070c0 <SysTick_Config+0x44>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80070ae:	4b04      	ldr	r3, [pc, #16]	@ (80070c0 <SysTick_Config+0x44>)
 80070b0:	2207      	movs	r2, #7
 80070b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80070b4:	2300      	movs	r3, #0
}
 80070b6:	0018      	movs	r0, r3
 80070b8:	46bd      	mov	sp, r7
 80070ba:	b002      	add	sp, #8
 80070bc:	bd80      	pop	{r7, pc}
 80070be:	46c0      	nop			@ (mov r8, r8)
 80070c0:	e000e010 	.word	0xe000e010

080070c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60b9      	str	r1, [r7, #8]
 80070cc:	607a      	str	r2, [r7, #4]
 80070ce:	210f      	movs	r1, #15
 80070d0:	187b      	adds	r3, r7, r1
 80070d2:	1c02      	adds	r2, r0, #0
 80070d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80070d6:	68ba      	ldr	r2, [r7, #8]
 80070d8:	187b      	adds	r3, r7, r1
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	b25b      	sxtb	r3, r3
 80070de:	0011      	movs	r1, r2
 80070e0:	0018      	movs	r0, r3
 80070e2:	f7ff ff5d 	bl	8006fa0 <__NVIC_SetPriority>
}
 80070e6:	46c0      	nop			@ (mov r8, r8)
 80070e8:	46bd      	mov	sp, r7
 80070ea:	b004      	add	sp, #16
 80070ec:	bd80      	pop	{r7, pc}

080070ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b082      	sub	sp, #8
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	0002      	movs	r2, r0
 80070f6:	1dfb      	adds	r3, r7, #7
 80070f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80070fa:	1dfb      	adds	r3, r7, #7
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	b25b      	sxtb	r3, r3
 8007100:	0018      	movs	r0, r3
 8007102:	f7ff ff33 	bl	8006f6c <__NVIC_EnableIRQ>
}
 8007106:	46c0      	nop			@ (mov r8, r8)
 8007108:	46bd      	mov	sp, r7
 800710a:	b002      	add	sp, #8
 800710c:	bd80      	pop	{r7, pc}

0800710e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800710e:	b580      	push	{r7, lr}
 8007110:	b082      	sub	sp, #8
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	0018      	movs	r0, r3
 800711a:	f7ff ffaf 	bl	800707c <SysTick_Config>
 800711e:	0003      	movs	r3, r0
}
 8007120:	0018      	movs	r0, r3
 8007122:	46bd      	mov	sp, r7
 8007124:	b002      	add	sp, #8
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e077      	b.n	800722a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a3d      	ldr	r2, [pc, #244]	@ (8007234 <HAL_DMA_Init+0x10c>)
 8007140:	4694      	mov	ip, r2
 8007142:	4463      	add	r3, ip
 8007144:	2114      	movs	r1, #20
 8007146:	0018      	movs	r0, r3
 8007148:	f7f8 ffda 	bl	8000100 <__udivsi3>
 800714c:	0003      	movs	r3, r0
 800714e:	009a      	lsls	r2, r3, #2
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2225      	movs	r2, #37	@ 0x25
 8007158:	2102      	movs	r1, #2
 800715a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4934      	ldr	r1, [pc, #208]	@ (8007238 <HAL_DMA_Init+0x110>)
 8007168:	400a      	ands	r2, r1
 800716a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6819      	ldr	r1, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689a      	ldr	r2, [r3, #8]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	431a      	orrs	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	431a      	orrs	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	431a      	orrs	r2, r3
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	699b      	ldr	r3, [r3, #24]
 800718c:	431a      	orrs	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	69db      	ldr	r3, [r3, #28]
 8007192:	431a      	orrs	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	431a      	orrs	r2, r3
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	0018      	movs	r0, r3
 80071a6:	f000 fa2b 	bl	8007600 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	689a      	ldr	r2, [r3, #8]
 80071ae:	2380      	movs	r3, #128	@ 0x80
 80071b0:	01db      	lsls	r3, r3, #7
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d102      	bne.n	80071bc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685a      	ldr	r2, [r3, #4]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071c4:	213f      	movs	r1, #63	@ 0x3f
 80071c6:	400a      	ands	r2, r1
 80071c8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80071d2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d011      	beq.n	8007200 <HAL_DMA_Init+0xd8>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	2b04      	cmp	r3, #4
 80071e2:	d80d      	bhi.n	8007200 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	0018      	movs	r0, r3
 80071e8:	f000 fa36 	bl	8007658 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071f0:	2200      	movs	r2, #0
 80071f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80071fc:	605a      	str	r2, [r3, #4]
 80071fe:	e008      	b.n	8007212 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2200      	movs	r2, #0
 800720a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2225      	movs	r2, #37	@ 0x25
 800721c:	2101      	movs	r1, #1
 800721e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2224      	movs	r2, #36	@ 0x24
 8007224:	2100      	movs	r1, #0
 8007226:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	0018      	movs	r0, r3
 800722c:	46bd      	mov	sp, r7
 800722e:	b002      	add	sp, #8
 8007230:	bd80      	pop	{r7, pc}
 8007232:	46c0      	nop			@ (mov r8, r8)
 8007234:	bffdfff8 	.word	0xbffdfff8
 8007238:	ffff800f 	.word	0xffff800f

0800723c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	60f8      	str	r0, [r7, #12]
 8007244:	60b9      	str	r1, [r7, #8]
 8007246:	607a      	str	r2, [r7, #4]
 8007248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800724a:	2317      	movs	r3, #23
 800724c:	18fb      	adds	r3, r7, r3
 800724e:	2200      	movs	r2, #0
 8007250:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2224      	movs	r2, #36	@ 0x24
 8007256:	5c9b      	ldrb	r3, [r3, r2]
 8007258:	2b01      	cmp	r3, #1
 800725a:	d101      	bne.n	8007260 <HAL_DMA_Start_IT+0x24>
 800725c:	2302      	movs	r3, #2
 800725e:	e06f      	b.n	8007340 <HAL_DMA_Start_IT+0x104>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2224      	movs	r2, #36	@ 0x24
 8007264:	2101      	movs	r1, #1
 8007266:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2225      	movs	r2, #37	@ 0x25
 800726c:	5c9b      	ldrb	r3, [r3, r2]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b01      	cmp	r3, #1
 8007272:	d157      	bne.n	8007324 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2225      	movs	r2, #37	@ 0x25
 8007278:	2102      	movs	r1, #2
 800727a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2101      	movs	r1, #1
 800728e:	438a      	bics	r2, r1
 8007290:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	68b9      	ldr	r1, [r7, #8]
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 f971 	bl	8007580 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d008      	beq.n	80072b8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	210e      	movs	r1, #14
 80072b2:	430a      	orrs	r2, r1
 80072b4:	601a      	str	r2, [r3, #0]
 80072b6:	e00f      	b.n	80072d8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2104      	movs	r1, #4
 80072c4:	438a      	bics	r2, r1
 80072c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	210a      	movs	r1, #10
 80072d4:	430a      	orrs	r2, r1
 80072d6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	2380      	movs	r3, #128	@ 0x80
 80072e0:	025b      	lsls	r3, r3, #9
 80072e2:	4013      	ands	r3, r2
 80072e4:	d008      	beq.n	80072f8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072f0:	2180      	movs	r1, #128	@ 0x80
 80072f2:	0049      	lsls	r1, r1, #1
 80072f4:	430a      	orrs	r2, r1
 80072f6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d008      	beq.n	8007312 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800730a:	2180      	movs	r1, #128	@ 0x80
 800730c:	0049      	lsls	r1, r1, #1
 800730e:	430a      	orrs	r2, r1
 8007310:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2101      	movs	r1, #1
 800731e:	430a      	orrs	r2, r1
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	e00a      	b.n	800733a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2280      	movs	r2, #128	@ 0x80
 8007328:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2224      	movs	r2, #36	@ 0x24
 800732e:	2100      	movs	r1, #0
 8007330:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8007332:	2317      	movs	r3, #23
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	2201      	movs	r2, #1
 8007338:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800733a:	2317      	movs	r3, #23
 800733c:	18fb      	adds	r3, r7, r3
 800733e:	781b      	ldrb	r3, [r3, #0]
}
 8007340:	0018      	movs	r0, r3
 8007342:	46bd      	mov	sp, r7
 8007344:	b006      	add	sp, #24
 8007346:	bd80      	pop	{r7, pc}

08007348 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007350:	210f      	movs	r1, #15
 8007352:	187b      	adds	r3, r7, r1
 8007354:	2200      	movs	r2, #0
 8007356:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2225      	movs	r2, #37	@ 0x25
 800735c:	5c9b      	ldrb	r3, [r3, r2]
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b02      	cmp	r3, #2
 8007362:	d006      	beq.n	8007372 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2204      	movs	r2, #4
 8007368:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800736a:	187b      	adds	r3, r7, r1
 800736c:	2201      	movs	r2, #1
 800736e:	701a      	strb	r2, [r3, #0]
 8007370:	e049      	b.n	8007406 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	210e      	movs	r1, #14
 800737e:	438a      	bics	r2, r1
 8007380:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	2101      	movs	r1, #1
 800738e:	438a      	bics	r2, r1
 8007390:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739c:	491d      	ldr	r1, [pc, #116]	@ (8007414 <HAL_DMA_Abort_IT+0xcc>)
 800739e:	400a      	ands	r2, r1
 80073a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80073a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007418 <HAL_DMA_Abort_IT+0xd0>)
 80073a4:	6859      	ldr	r1, [r3, #4]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	221c      	movs	r2, #28
 80073ac:	4013      	ands	r3, r2
 80073ae:	2201      	movs	r2, #1
 80073b0:	409a      	lsls	r2, r3
 80073b2:	4b19      	ldr	r3, [pc, #100]	@ (8007418 <HAL_DMA_Abort_IT+0xd0>)
 80073b4:	430a      	orrs	r2, r1
 80073b6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80073c0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00c      	beq.n	80073e4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073d4:	490f      	ldr	r1, [pc, #60]	@ (8007414 <HAL_DMA_Abort_IT+0xcc>)
 80073d6:	400a      	ands	r2, r1
 80073d8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80073e2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2225      	movs	r2, #37	@ 0x25
 80073e8:	2101      	movs	r1, #1
 80073ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2224      	movs	r2, #36	@ 0x24
 80073f0:	2100      	movs	r1, #0
 80073f2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d004      	beq.n	8007406 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	0010      	movs	r0, r2
 8007404:	4798      	blx	r3
    }
  }
  return status;
 8007406:	230f      	movs	r3, #15
 8007408:	18fb      	adds	r3, r7, r3
 800740a:	781b      	ldrb	r3, [r3, #0]
}
 800740c:	0018      	movs	r0, r3
 800740e:	46bd      	mov	sp, r7
 8007410:	b004      	add	sp, #16
 8007412:	bd80      	pop	{r7, pc}
 8007414:	fffffeff 	.word	0xfffffeff
 8007418:	40020000 	.word	0x40020000

0800741c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8007424:	4b55      	ldr	r3, [pc, #340]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007436:	221c      	movs	r2, #28
 8007438:	4013      	ands	r3, r2
 800743a:	2204      	movs	r2, #4
 800743c:	409a      	lsls	r2, r3
 800743e:	0013      	movs	r3, r2
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	4013      	ands	r3, r2
 8007444:	d027      	beq.n	8007496 <HAL_DMA_IRQHandler+0x7a>
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2204      	movs	r2, #4
 800744a:	4013      	ands	r3, r2
 800744c:	d023      	beq.n	8007496 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2220      	movs	r2, #32
 8007456:	4013      	ands	r3, r2
 8007458:	d107      	bne.n	800746a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2104      	movs	r1, #4
 8007466:	438a      	bics	r2, r1
 8007468:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800746a:	4b44      	ldr	r3, [pc, #272]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 800746c:	6859      	ldr	r1, [r3, #4]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007472:	221c      	movs	r2, #28
 8007474:	4013      	ands	r3, r2
 8007476:	2204      	movs	r2, #4
 8007478:	409a      	lsls	r2, r3
 800747a:	4b40      	ldr	r3, [pc, #256]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 800747c:	430a      	orrs	r2, r1
 800747e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007484:	2b00      	cmp	r3, #0
 8007486:	d100      	bne.n	800748a <HAL_DMA_IRQHandler+0x6e>
 8007488:	e073      	b.n	8007572 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	0010      	movs	r0, r2
 8007492:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8007494:	e06d      	b.n	8007572 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749a:	221c      	movs	r2, #28
 800749c:	4013      	ands	r3, r2
 800749e:	2202      	movs	r2, #2
 80074a0:	409a      	lsls	r2, r3
 80074a2:	0013      	movs	r3, r2
 80074a4:	68fa      	ldr	r2, [r7, #12]
 80074a6:	4013      	ands	r3, r2
 80074a8:	d02e      	beq.n	8007508 <HAL_DMA_IRQHandler+0xec>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	2202      	movs	r2, #2
 80074ae:	4013      	ands	r3, r2
 80074b0:	d02a      	beq.n	8007508 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2220      	movs	r2, #32
 80074ba:	4013      	ands	r3, r2
 80074bc:	d10b      	bne.n	80074d6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	210a      	movs	r1, #10
 80074ca:	438a      	bics	r2, r1
 80074cc:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2225      	movs	r2, #37	@ 0x25
 80074d2:	2101      	movs	r1, #1
 80074d4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80074d6:	4b29      	ldr	r3, [pc, #164]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 80074d8:	6859      	ldr	r1, [r3, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074de:	221c      	movs	r2, #28
 80074e0:	4013      	ands	r3, r2
 80074e2:	2202      	movs	r2, #2
 80074e4:	409a      	lsls	r2, r3
 80074e6:	4b25      	ldr	r3, [pc, #148]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 80074e8:	430a      	orrs	r2, r1
 80074ea:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2224      	movs	r2, #36	@ 0x24
 80074f0:	2100      	movs	r1, #0
 80074f2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d03a      	beq.n	8007572 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	0010      	movs	r0, r2
 8007504:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8007506:	e034      	b.n	8007572 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800750c:	221c      	movs	r2, #28
 800750e:	4013      	ands	r3, r2
 8007510:	2208      	movs	r2, #8
 8007512:	409a      	lsls	r2, r3
 8007514:	0013      	movs	r3, r2
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	4013      	ands	r3, r2
 800751a:	d02b      	beq.n	8007574 <HAL_DMA_IRQHandler+0x158>
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2208      	movs	r2, #8
 8007520:	4013      	ands	r3, r2
 8007522:	d027      	beq.n	8007574 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	210e      	movs	r1, #14
 8007530:	438a      	bics	r2, r1
 8007532:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007534:	4b11      	ldr	r3, [pc, #68]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 8007536:	6859      	ldr	r1, [r3, #4]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753c:	221c      	movs	r2, #28
 800753e:	4013      	ands	r3, r2
 8007540:	2201      	movs	r2, #1
 8007542:	409a      	lsls	r2, r3
 8007544:	4b0d      	ldr	r3, [pc, #52]	@ (800757c <HAL_DMA_IRQHandler+0x160>)
 8007546:	430a      	orrs	r2, r1
 8007548:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2225      	movs	r2, #37	@ 0x25
 8007554:	2101      	movs	r1, #1
 8007556:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2224      	movs	r2, #36	@ 0x24
 800755c:	2100      	movs	r1, #0
 800755e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007564:	2b00      	cmp	r3, #0
 8007566:	d005      	beq.n	8007574 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	0010      	movs	r0, r2
 8007570:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007572:	46c0      	nop			@ (mov r8, r8)
 8007574:	46c0      	nop			@ (mov r8, r8)
}
 8007576:	46bd      	mov	sp, r7
 8007578:	b004      	add	sp, #16
 800757a:	bd80      	pop	{r7, pc}
 800757c:	40020000 	.word	0x40020000

08007580 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
 800758c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007596:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800759c:	2b00      	cmp	r3, #0
 800759e:	d004      	beq.n	80075aa <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80075a8:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80075aa:	4b14      	ldr	r3, [pc, #80]	@ (80075fc <DMA_SetConfig+0x7c>)
 80075ac:	6859      	ldr	r1, [r3, #4]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b2:	221c      	movs	r2, #28
 80075b4:	4013      	ands	r3, r2
 80075b6:	2201      	movs	r2, #1
 80075b8:	409a      	lsls	r2, r3
 80075ba:	4b10      	ldr	r3, [pc, #64]	@ (80075fc <DMA_SetConfig+0x7c>)
 80075bc:	430a      	orrs	r2, r1
 80075be:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	683a      	ldr	r2, [r7, #0]
 80075c6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	2b10      	cmp	r3, #16
 80075ce:	d108      	bne.n	80075e2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80075e0:	e007      	b.n	80075f2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68ba      	ldr	r2, [r7, #8]
 80075e8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	60da      	str	r2, [r3, #12]
}
 80075f2:	46c0      	nop			@ (mov r8, r8)
 80075f4:	46bd      	mov	sp, r7
 80075f6:	b004      	add	sp, #16
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	46c0      	nop			@ (mov r8, r8)
 80075fc:	40020000 	.word	0x40020000

08007600 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800760c:	089b      	lsrs	r3, r3, #2
 800760e:	4a10      	ldr	r2, [pc, #64]	@ (8007650 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8007610:	4694      	mov	ip, r2
 8007612:	4463      	add	r3, ip
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	001a      	movs	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	001a      	movs	r2, r3
 8007622:	23ff      	movs	r3, #255	@ 0xff
 8007624:	4013      	ands	r3, r2
 8007626:	3b08      	subs	r3, #8
 8007628:	2114      	movs	r1, #20
 800762a:	0018      	movs	r0, r3
 800762c:	f7f8 fd68 	bl	8000100 <__udivsi3>
 8007630:	0003      	movs	r3, r0
 8007632:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a07      	ldr	r2, [pc, #28]	@ (8007654 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8007638:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	221f      	movs	r2, #31
 800763e:	4013      	ands	r3, r2
 8007640:	2201      	movs	r2, #1
 8007642:	409a      	lsls	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8007648:	46c0      	nop			@ (mov r8, r8)
 800764a:	46bd      	mov	sp, r7
 800764c:	b004      	add	sp, #16
 800764e:	bd80      	pop	{r7, pc}
 8007650:	10008200 	.word	0x10008200
 8007654:	40020880 	.word	0x40020880

08007658 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	223f      	movs	r2, #63	@ 0x3f
 8007666:	4013      	ands	r3, r2
 8007668:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4a0a      	ldr	r2, [pc, #40]	@ (8007698 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800766e:	4694      	mov	ip, r2
 8007670:	4463      	add	r3, ip
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	001a      	movs	r2, r3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a07      	ldr	r2, [pc, #28]	@ (800769c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800767e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	3b01      	subs	r3, #1
 8007684:	2203      	movs	r2, #3
 8007686:	4013      	ands	r3, r2
 8007688:	2201      	movs	r2, #1
 800768a:	409a      	lsls	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8007690:	46c0      	nop			@ (mov r8, r8)
 8007692:	46bd      	mov	sp, r7
 8007694:	b004      	add	sp, #16
 8007696:	bd80      	pop	{r7, pc}
 8007698:	1000823f 	.word	0x1000823f
 800769c:	40020940 	.word	0x40020940

080076a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80076aa:	2300      	movs	r3, #0
 80076ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80076ae:	e147      	b.n	8007940 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2101      	movs	r1, #1
 80076b6:	697a      	ldr	r2, [r7, #20]
 80076b8:	4091      	lsls	r1, r2
 80076ba:	000a      	movs	r2, r1
 80076bc:	4013      	ands	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d100      	bne.n	80076c8 <HAL_GPIO_Init+0x28>
 80076c6:	e138      	b.n	800793a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	2203      	movs	r2, #3
 80076ce:	4013      	ands	r3, r2
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d005      	beq.n	80076e0 <HAL_GPIO_Init+0x40>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	2203      	movs	r2, #3
 80076da:	4013      	ands	r3, r2
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d130      	bne.n	8007742 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	005b      	lsls	r3, r3, #1
 80076ea:	2203      	movs	r2, #3
 80076ec:	409a      	lsls	r2, r3
 80076ee:	0013      	movs	r3, r2
 80076f0:	43da      	mvns	r2, r3
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	4013      	ands	r3, r2
 80076f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	005b      	lsls	r3, r3, #1
 8007700:	409a      	lsls	r2, r3
 8007702:	0013      	movs	r3, r2
 8007704:	693a      	ldr	r2, [r7, #16]
 8007706:	4313      	orrs	r3, r2
 8007708:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	693a      	ldr	r2, [r7, #16]
 800770e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007716:	2201      	movs	r2, #1
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	409a      	lsls	r2, r3
 800771c:	0013      	movs	r3, r2
 800771e:	43da      	mvns	r2, r3
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	4013      	ands	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	091b      	lsrs	r3, r3, #4
 800772c:	2201      	movs	r2, #1
 800772e:	401a      	ands	r2, r3
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	409a      	lsls	r2, r3
 8007734:	0013      	movs	r3, r2
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	4313      	orrs	r3, r2
 800773a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	2203      	movs	r2, #3
 8007748:	4013      	ands	r3, r2
 800774a:	2b03      	cmp	r3, #3
 800774c:	d017      	beq.n	800777e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	2203      	movs	r2, #3
 800775a:	409a      	lsls	r2, r3
 800775c:	0013      	movs	r3, r2
 800775e:	43da      	mvns	r2, r3
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	4013      	ands	r3, r2
 8007764:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	689a      	ldr	r2, [r3, #8]
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	005b      	lsls	r3, r3, #1
 800776e:	409a      	lsls	r2, r3
 8007770:	0013      	movs	r3, r2
 8007772:	693a      	ldr	r2, [r7, #16]
 8007774:	4313      	orrs	r3, r2
 8007776:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	2203      	movs	r2, #3
 8007784:	4013      	ands	r3, r2
 8007786:	2b02      	cmp	r3, #2
 8007788:	d123      	bne.n	80077d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	08da      	lsrs	r2, r3, #3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	3208      	adds	r2, #8
 8007792:	0092      	lsls	r2, r2, #2
 8007794:	58d3      	ldr	r3, [r2, r3]
 8007796:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	2207      	movs	r2, #7
 800779c:	4013      	ands	r3, r2
 800779e:	009b      	lsls	r3, r3, #2
 80077a0:	220f      	movs	r2, #15
 80077a2:	409a      	lsls	r2, r3
 80077a4:	0013      	movs	r3, r2
 80077a6:	43da      	mvns	r2, r3
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	4013      	ands	r3, r2
 80077ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	691a      	ldr	r2, [r3, #16]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	2107      	movs	r1, #7
 80077b6:	400b      	ands	r3, r1
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	409a      	lsls	r2, r3
 80077bc:	0013      	movs	r3, r2
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	08da      	lsrs	r2, r3, #3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	3208      	adds	r2, #8
 80077cc:	0092      	lsls	r2, r2, #2
 80077ce:	6939      	ldr	r1, [r7, #16]
 80077d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	005b      	lsls	r3, r3, #1
 80077dc:	2203      	movs	r2, #3
 80077de:	409a      	lsls	r2, r3
 80077e0:	0013      	movs	r3, r2
 80077e2:	43da      	mvns	r2, r3
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	4013      	ands	r3, r2
 80077e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	2203      	movs	r2, #3
 80077f0:	401a      	ands	r2, r3
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	005b      	lsls	r3, r3, #1
 80077f6:	409a      	lsls	r2, r3
 80077f8:	0013      	movs	r3, r2
 80077fa:	693a      	ldr	r2, [r7, #16]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	685a      	ldr	r2, [r3, #4]
 800780a:	23c0      	movs	r3, #192	@ 0xc0
 800780c:	029b      	lsls	r3, r3, #10
 800780e:	4013      	ands	r3, r2
 8007810:	d100      	bne.n	8007814 <HAL_GPIO_Init+0x174>
 8007812:	e092      	b.n	800793a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8007814:	4a50      	ldr	r2, [pc, #320]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	089b      	lsrs	r3, r3, #2
 800781a:	3318      	adds	r3, #24
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	589b      	ldr	r3, [r3, r2]
 8007820:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	2203      	movs	r2, #3
 8007826:	4013      	ands	r3, r2
 8007828:	00db      	lsls	r3, r3, #3
 800782a:	220f      	movs	r2, #15
 800782c:	409a      	lsls	r2, r3
 800782e:	0013      	movs	r3, r2
 8007830:	43da      	mvns	r2, r3
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	4013      	ands	r3, r2
 8007836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	23a0      	movs	r3, #160	@ 0xa0
 800783c:	05db      	lsls	r3, r3, #23
 800783e:	429a      	cmp	r2, r3
 8007840:	d013      	beq.n	800786a <HAL_GPIO_Init+0x1ca>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a45      	ldr	r2, [pc, #276]	@ (800795c <HAL_GPIO_Init+0x2bc>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d00d      	beq.n	8007866 <HAL_GPIO_Init+0x1c6>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a44      	ldr	r2, [pc, #272]	@ (8007960 <HAL_GPIO_Init+0x2c0>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d007      	beq.n	8007862 <HAL_GPIO_Init+0x1c2>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a43      	ldr	r2, [pc, #268]	@ (8007964 <HAL_GPIO_Init+0x2c4>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d101      	bne.n	800785e <HAL_GPIO_Init+0x1be>
 800785a:	2303      	movs	r3, #3
 800785c:	e006      	b.n	800786c <HAL_GPIO_Init+0x1cc>
 800785e:	2305      	movs	r3, #5
 8007860:	e004      	b.n	800786c <HAL_GPIO_Init+0x1cc>
 8007862:	2302      	movs	r3, #2
 8007864:	e002      	b.n	800786c <HAL_GPIO_Init+0x1cc>
 8007866:	2301      	movs	r3, #1
 8007868:	e000      	b.n	800786c <HAL_GPIO_Init+0x1cc>
 800786a:	2300      	movs	r3, #0
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	2103      	movs	r1, #3
 8007870:	400a      	ands	r2, r1
 8007872:	00d2      	lsls	r2, r2, #3
 8007874:	4093      	lsls	r3, r2
 8007876:	693a      	ldr	r2, [r7, #16]
 8007878:	4313      	orrs	r3, r2
 800787a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800787c:	4936      	ldr	r1, [pc, #216]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	089b      	lsrs	r3, r3, #2
 8007882:	3318      	adds	r3, #24
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800788a:	4b33      	ldr	r3, [pc, #204]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	43da      	mvns	r2, r3
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	4013      	ands	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	2380      	movs	r3, #128	@ 0x80
 80078a0:	035b      	lsls	r3, r3, #13
 80078a2:	4013      	ands	r3, r2
 80078a4:	d003      	beq.n	80078ae <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80078a6:	693a      	ldr	r2, [r7, #16]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80078ae:	4b2a      	ldr	r3, [pc, #168]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80078b4:	4b28      	ldr	r3, [pc, #160]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	43da      	mvns	r2, r3
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	4013      	ands	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	2380      	movs	r3, #128	@ 0x80
 80078ca:	039b      	lsls	r3, r3, #14
 80078cc:	4013      	ands	r3, r2
 80078ce:	d003      	beq.n	80078d8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80078d8:	4b1f      	ldr	r3, [pc, #124]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 80078da:	693a      	ldr	r2, [r7, #16]
 80078dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80078de:	4a1e      	ldr	r2, [pc, #120]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 80078e0:	2384      	movs	r3, #132	@ 0x84
 80078e2:	58d3      	ldr	r3, [r2, r3]
 80078e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	43da      	mvns	r2, r3
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	4013      	ands	r3, r2
 80078ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	2380      	movs	r3, #128	@ 0x80
 80078f6:	029b      	lsls	r3, r3, #10
 80078f8:	4013      	ands	r3, r2
 80078fa:	d003      	beq.n	8007904 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80078fc:	693a      	ldr	r2, [r7, #16]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	4313      	orrs	r3, r2
 8007902:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007904:	4914      	ldr	r1, [pc, #80]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 8007906:	2284      	movs	r2, #132	@ 0x84
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800790c:	4a12      	ldr	r2, [pc, #72]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 800790e:	2380      	movs	r3, #128	@ 0x80
 8007910:	58d3      	ldr	r3, [r2, r3]
 8007912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	43da      	mvns	r2, r3
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	4013      	ands	r3, r2
 800791c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	2380      	movs	r3, #128	@ 0x80
 8007924:	025b      	lsls	r3, r3, #9
 8007926:	4013      	ands	r3, r2
 8007928:	d003      	beq.n	8007932 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007932:	4909      	ldr	r1, [pc, #36]	@ (8007958 <HAL_GPIO_Init+0x2b8>)
 8007934:	2280      	movs	r2, #128	@ 0x80
 8007936:	693b      	ldr	r3, [r7, #16]
 8007938:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	3301      	adds	r3, #1
 800793e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	40da      	lsrs	r2, r3
 8007948:	1e13      	subs	r3, r2, #0
 800794a:	d000      	beq.n	800794e <HAL_GPIO_Init+0x2ae>
 800794c:	e6b0      	b.n	80076b0 <HAL_GPIO_Init+0x10>
  }
}
 800794e:	46c0      	nop			@ (mov r8, r8)
 8007950:	46c0      	nop			@ (mov r8, r8)
 8007952:	46bd      	mov	sp, r7
 8007954:	b006      	add	sp, #24
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40021800 	.word	0x40021800
 800795c:	50000400 	.word	0x50000400
 8007960:	50000800 	.word	0x50000800
 8007964:	50000c00 	.word	0x50000c00

08007968 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8007970:	4b19      	ldr	r3, [pc, #100]	@ (80079d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a19      	ldr	r2, [pc, #100]	@ (80079dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007976:	4013      	ands	r3, r2
 8007978:	0019      	movs	r1, r3
 800797a:	4b17      	ldr	r3, [pc, #92]	@ (80079d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	430a      	orrs	r2, r1
 8007980:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	2380      	movs	r3, #128	@ 0x80
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	429a      	cmp	r2, r3
 800798a:	d11f      	bne.n	80079cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800798c:	4b14      	ldr	r3, [pc, #80]	@ (80079e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	0013      	movs	r3, r2
 8007992:	005b      	lsls	r3, r3, #1
 8007994:	189b      	adds	r3, r3, r2
 8007996:	005b      	lsls	r3, r3, #1
 8007998:	4912      	ldr	r1, [pc, #72]	@ (80079e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800799a:	0018      	movs	r0, r3
 800799c:	f7f8 fbb0 	bl	8000100 <__udivsi3>
 80079a0:	0003      	movs	r3, r0
 80079a2:	3301      	adds	r3, #1
 80079a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80079a6:	e008      	b.n	80079ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d003      	beq.n	80079b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	3b01      	subs	r3, #1
 80079b2:	60fb      	str	r3, [r7, #12]
 80079b4:	e001      	b.n	80079ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e009      	b.n	80079ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80079ba:	4b07      	ldr	r3, [pc, #28]	@ (80079d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80079bc:	695a      	ldr	r2, [r3, #20]
 80079be:	2380      	movs	r3, #128	@ 0x80
 80079c0:	00db      	lsls	r3, r3, #3
 80079c2:	401a      	ands	r2, r3
 80079c4:	2380      	movs	r3, #128	@ 0x80
 80079c6:	00db      	lsls	r3, r3, #3
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d0ed      	beq.n	80079a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80079cc:	2300      	movs	r3, #0
}
 80079ce:	0018      	movs	r0, r3
 80079d0:	46bd      	mov	sp, r7
 80079d2:	b004      	add	sp, #16
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	46c0      	nop			@ (mov r8, r8)
 80079d8:	40007000 	.word	0x40007000
 80079dc:	fffff9ff 	.word	0xfffff9ff
 80079e0:	20000004 	.word	0x20000004
 80079e4:	000f4240 	.word	0x000f4240

080079e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b088      	sub	sp, #32
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e2f3      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2201      	movs	r2, #1
 8007a00:	4013      	ands	r3, r2
 8007a02:	d100      	bne.n	8007a06 <HAL_RCC_OscConfig+0x1e>
 8007a04:	e07c      	b.n	8007b00 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a06:	4bc3      	ldr	r3, [pc, #780]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	2238      	movs	r2, #56	@ 0x38
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a10:	4bc0      	ldr	r3, [pc, #768]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	2203      	movs	r2, #3
 8007a16:	4013      	ands	r3, r2
 8007a18:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	2b10      	cmp	r3, #16
 8007a1e:	d102      	bne.n	8007a26 <HAL_RCC_OscConfig+0x3e>
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	2b03      	cmp	r3, #3
 8007a24:	d002      	beq.n	8007a2c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d10b      	bne.n	8007a44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a2c:	4bb9      	ldr	r3, [pc, #740]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	2380      	movs	r3, #128	@ 0x80
 8007a32:	029b      	lsls	r3, r3, #10
 8007a34:	4013      	ands	r3, r2
 8007a36:	d062      	beq.n	8007afe <HAL_RCC_OscConfig+0x116>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d15e      	bne.n	8007afe <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e2ce      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	2380      	movs	r3, #128	@ 0x80
 8007a4a:	025b      	lsls	r3, r3, #9
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d107      	bne.n	8007a60 <HAL_RCC_OscConfig+0x78>
 8007a50:	4bb0      	ldr	r3, [pc, #704]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	4baf      	ldr	r3, [pc, #700]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a56:	2180      	movs	r1, #128	@ 0x80
 8007a58:	0249      	lsls	r1, r1, #9
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	601a      	str	r2, [r3, #0]
 8007a5e:	e020      	b.n	8007aa2 <HAL_RCC_OscConfig+0xba>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	23a0      	movs	r3, #160	@ 0xa0
 8007a66:	02db      	lsls	r3, r3, #11
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d10e      	bne.n	8007a8a <HAL_RCC_OscConfig+0xa2>
 8007a6c:	4ba9      	ldr	r3, [pc, #676]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	4ba8      	ldr	r3, [pc, #672]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a72:	2180      	movs	r1, #128	@ 0x80
 8007a74:	02c9      	lsls	r1, r1, #11
 8007a76:	430a      	orrs	r2, r1
 8007a78:	601a      	str	r2, [r3, #0]
 8007a7a:	4ba6      	ldr	r3, [pc, #664]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	4ba5      	ldr	r3, [pc, #660]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a80:	2180      	movs	r1, #128	@ 0x80
 8007a82:	0249      	lsls	r1, r1, #9
 8007a84:	430a      	orrs	r2, r1
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	e00b      	b.n	8007aa2 <HAL_RCC_OscConfig+0xba>
 8007a8a:	4ba2      	ldr	r3, [pc, #648]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	4ba1      	ldr	r3, [pc, #644]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a90:	49a1      	ldr	r1, [pc, #644]	@ (8007d18 <HAL_RCC_OscConfig+0x330>)
 8007a92:	400a      	ands	r2, r1
 8007a94:	601a      	str	r2, [r3, #0]
 8007a96:	4b9f      	ldr	r3, [pc, #636]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b9e      	ldr	r3, [pc, #632]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007a9c:	499f      	ldr	r1, [pc, #636]	@ (8007d1c <HAL_RCC_OscConfig+0x334>)
 8007a9e:	400a      	ands	r2, r1
 8007aa0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d014      	beq.n	8007ad4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aaa:	f7fe fb15 	bl	80060d8 <HAL_GetTick>
 8007aae:	0003      	movs	r3, r0
 8007ab0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ab2:	e008      	b.n	8007ac6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ab4:	f7fe fb10 	bl	80060d8 <HAL_GetTick>
 8007ab8:	0002      	movs	r2, r0
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	1ad3      	subs	r3, r2, r3
 8007abe:	2b64      	cmp	r3, #100	@ 0x64
 8007ac0:	d901      	bls.n	8007ac6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e28d      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ac6:	4b93      	ldr	r3, [pc, #588]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	2380      	movs	r3, #128	@ 0x80
 8007acc:	029b      	lsls	r3, r3, #10
 8007ace:	4013      	ands	r3, r2
 8007ad0:	d0f0      	beq.n	8007ab4 <HAL_RCC_OscConfig+0xcc>
 8007ad2:	e015      	b.n	8007b00 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad4:	f7fe fb00 	bl	80060d8 <HAL_GetTick>
 8007ad8:	0003      	movs	r3, r0
 8007ada:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007adc:	e008      	b.n	8007af0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ade:	f7fe fafb 	bl	80060d8 <HAL_GetTick>
 8007ae2:	0002      	movs	r2, r0
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	2b64      	cmp	r3, #100	@ 0x64
 8007aea:	d901      	bls.n	8007af0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007aec:	2303      	movs	r3, #3
 8007aee:	e278      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007af0:	4b88      	ldr	r3, [pc, #544]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	2380      	movs	r3, #128	@ 0x80
 8007af6:	029b      	lsls	r3, r3, #10
 8007af8:	4013      	ands	r3, r2
 8007afa:	d1f0      	bne.n	8007ade <HAL_RCC_OscConfig+0xf6>
 8007afc:	e000      	b.n	8007b00 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007afe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2202      	movs	r2, #2
 8007b06:	4013      	ands	r3, r2
 8007b08:	d100      	bne.n	8007b0c <HAL_RCC_OscConfig+0x124>
 8007b0a:	e099      	b.n	8007c40 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b0c:	4b81      	ldr	r3, [pc, #516]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	2238      	movs	r2, #56	@ 0x38
 8007b12:	4013      	ands	r3, r2
 8007b14:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b16:	4b7f      	ldr	r3, [pc, #508]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	2203      	movs	r2, #3
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	2b10      	cmp	r3, #16
 8007b24:	d102      	bne.n	8007b2c <HAL_RCC_OscConfig+0x144>
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d002      	beq.n	8007b32 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d135      	bne.n	8007b9e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b32:	4b78      	ldr	r3, [pc, #480]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	2380      	movs	r3, #128	@ 0x80
 8007b38:	00db      	lsls	r3, r3, #3
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	d005      	beq.n	8007b4a <HAL_RCC_OscConfig+0x162>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d101      	bne.n	8007b4a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e24b      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b4a:	4b72      	ldr	r3, [pc, #456]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	4a74      	ldr	r2, [pc, #464]	@ (8007d20 <HAL_RCC_OscConfig+0x338>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	0019      	movs	r1, r3
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	021a      	lsls	r2, r3, #8
 8007b5a:	4b6e      	ldr	r3, [pc, #440]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b5c:	430a      	orrs	r2, r1
 8007b5e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d112      	bne.n	8007b8c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007b66:	4b6b      	ldr	r3, [pc, #428]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a6e      	ldr	r2, [pc, #440]	@ (8007d24 <HAL_RCC_OscConfig+0x33c>)
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	0019      	movs	r1, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	691a      	ldr	r2, [r3, #16]
 8007b74:	4b67      	ldr	r3, [pc, #412]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b76:	430a      	orrs	r2, r1
 8007b78:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8007b7a:	4b66      	ldr	r3, [pc, #408]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	0adb      	lsrs	r3, r3, #11
 8007b80:	2207      	movs	r2, #7
 8007b82:	4013      	ands	r3, r2
 8007b84:	4a68      	ldr	r2, [pc, #416]	@ (8007d28 <HAL_RCC_OscConfig+0x340>)
 8007b86:	40da      	lsrs	r2, r3
 8007b88:	4b68      	ldr	r3, [pc, #416]	@ (8007d2c <HAL_RCC_OscConfig+0x344>)
 8007b8a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007b8c:	4b68      	ldr	r3, [pc, #416]	@ (8007d30 <HAL_RCC_OscConfig+0x348>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	0018      	movs	r0, r3
 8007b92:	f7fe fa45 	bl	8006020 <HAL_InitTick>
 8007b96:	1e03      	subs	r3, r0, #0
 8007b98:	d051      	beq.n	8007c3e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e221      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d030      	beq.n	8007c08 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8007ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a5e      	ldr	r2, [pc, #376]	@ (8007d24 <HAL_RCC_OscConfig+0x33c>)
 8007bac:	4013      	ands	r3, r2
 8007bae:	0019      	movs	r1, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	691a      	ldr	r2, [r3, #16]
 8007bb4:	4b57      	ldr	r3, [pc, #348]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8007bba:	4b56      	ldr	r3, [pc, #344]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	4b55      	ldr	r3, [pc, #340]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007bc0:	2180      	movs	r1, #128	@ 0x80
 8007bc2:	0049      	lsls	r1, r1, #1
 8007bc4:	430a      	orrs	r2, r1
 8007bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bc8:	f7fe fa86 	bl	80060d8 <HAL_GetTick>
 8007bcc:	0003      	movs	r3, r0
 8007bce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bd0:	e008      	b.n	8007be4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bd2:	f7fe fa81 	bl	80060d8 <HAL_GetTick>
 8007bd6:	0002      	movs	r2, r0
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	1ad3      	subs	r3, r2, r3
 8007bdc:	2b02      	cmp	r3, #2
 8007bde:	d901      	bls.n	8007be4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007be0:	2303      	movs	r3, #3
 8007be2:	e1fe      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007be4:	4b4b      	ldr	r3, [pc, #300]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	2380      	movs	r3, #128	@ 0x80
 8007bea:	00db      	lsls	r3, r3, #3
 8007bec:	4013      	ands	r3, r2
 8007bee:	d0f0      	beq.n	8007bd2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bf0:	4b48      	ldr	r3, [pc, #288]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8007d20 <HAL_RCC_OscConfig+0x338>)
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	0019      	movs	r1, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	021a      	lsls	r2, r3, #8
 8007c00:	4b44      	ldr	r3, [pc, #272]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c02:	430a      	orrs	r2, r1
 8007c04:	605a      	str	r2, [r3, #4]
 8007c06:	e01b      	b.n	8007c40 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007c08:	4b42      	ldr	r3, [pc, #264]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	4b41      	ldr	r3, [pc, #260]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c0e:	4949      	ldr	r1, [pc, #292]	@ (8007d34 <HAL_RCC_OscConfig+0x34c>)
 8007c10:	400a      	ands	r2, r1
 8007c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c14:	f7fe fa60 	bl	80060d8 <HAL_GetTick>
 8007c18:	0003      	movs	r3, r0
 8007c1a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c1c:	e008      	b.n	8007c30 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c1e:	f7fe fa5b 	bl	80060d8 <HAL_GetTick>
 8007c22:	0002      	movs	r2, r0
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e1d8      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c30:	4b38      	ldr	r3, [pc, #224]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	2380      	movs	r3, #128	@ 0x80
 8007c36:	00db      	lsls	r3, r3, #3
 8007c38:	4013      	ands	r3, r2
 8007c3a:	d1f0      	bne.n	8007c1e <HAL_RCC_OscConfig+0x236>
 8007c3c:	e000      	b.n	8007c40 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c3e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2208      	movs	r2, #8
 8007c46:	4013      	ands	r3, r2
 8007c48:	d047      	beq.n	8007cda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007c4a:	4b32      	ldr	r3, [pc, #200]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	2238      	movs	r2, #56	@ 0x38
 8007c50:	4013      	ands	r3, r2
 8007c52:	2b18      	cmp	r3, #24
 8007c54:	d10a      	bne.n	8007c6c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007c56:	4b2f      	ldr	r3, [pc, #188]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	d03c      	beq.n	8007cda <HAL_RCC_OscConfig+0x2f2>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	699b      	ldr	r3, [r3, #24]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d138      	bne.n	8007cda <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e1ba      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d019      	beq.n	8007ca8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007c74:	4b27      	ldr	r3, [pc, #156]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c76:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c78:	4b26      	ldr	r3, [pc, #152]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c80:	f7fe fa2a 	bl	80060d8 <HAL_GetTick>
 8007c84:	0003      	movs	r3, r0
 8007c86:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c88:	e008      	b.n	8007c9c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c8a:	f7fe fa25 	bl	80060d8 <HAL_GetTick>
 8007c8e:	0002      	movs	r2, r0
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	1ad3      	subs	r3, r2, r3
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	d901      	bls.n	8007c9c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8007c98:	2303      	movs	r3, #3
 8007c9a:	e1a2      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	4013      	ands	r3, r2
 8007ca4:	d0f1      	beq.n	8007c8a <HAL_RCC_OscConfig+0x2a2>
 8007ca6:	e018      	b.n	8007cda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8007ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007caa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007cac:	4b19      	ldr	r3, [pc, #100]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007cae:	2101      	movs	r1, #1
 8007cb0:	438a      	bics	r2, r1
 8007cb2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb4:	f7fe fa10 	bl	80060d8 <HAL_GetTick>
 8007cb8:	0003      	movs	r3, r0
 8007cba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007cbc:	e008      	b.n	8007cd0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cbe:	f7fe fa0b 	bl	80060d8 <HAL_GetTick>
 8007cc2:	0002      	movs	r2, r0
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	2b02      	cmp	r3, #2
 8007cca:	d901      	bls.n	8007cd0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e188      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007cd0:	4b10      	ldr	r3, [pc, #64]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cd4:	2202      	movs	r2, #2
 8007cd6:	4013      	ands	r3, r2
 8007cd8:	d1f1      	bne.n	8007cbe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2204      	movs	r2, #4
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	d100      	bne.n	8007ce6 <HAL_RCC_OscConfig+0x2fe>
 8007ce4:	e0c6      	b.n	8007e74 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ce6:	231f      	movs	r3, #31
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	2200      	movs	r2, #0
 8007cec:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007cee:	4b09      	ldr	r3, [pc, #36]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	2238      	movs	r2, #56	@ 0x38
 8007cf4:	4013      	ands	r3, r2
 8007cf6:	2b20      	cmp	r3, #32
 8007cf8:	d11e      	bne.n	8007d38 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8007cfa:	4b06      	ldr	r3, [pc, #24]	@ (8007d14 <HAL_RCC_OscConfig+0x32c>)
 8007cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cfe:	2202      	movs	r2, #2
 8007d00:	4013      	ands	r3, r2
 8007d02:	d100      	bne.n	8007d06 <HAL_RCC_OscConfig+0x31e>
 8007d04:	e0b6      	b.n	8007e74 <HAL_RCC_OscConfig+0x48c>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d000      	beq.n	8007d10 <HAL_RCC_OscConfig+0x328>
 8007d0e:	e0b1      	b.n	8007e74 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e166      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
 8007d14:	40021000 	.word	0x40021000
 8007d18:	fffeffff 	.word	0xfffeffff
 8007d1c:	fffbffff 	.word	0xfffbffff
 8007d20:	ffff80ff 	.word	0xffff80ff
 8007d24:	ffffc7ff 	.word	0xffffc7ff
 8007d28:	00f42400 	.word	0x00f42400
 8007d2c:	20000004 	.word	0x20000004
 8007d30:	20000008 	.word	0x20000008
 8007d34:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007d38:	4bac      	ldr	r3, [pc, #688]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007d3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d3c:	2380      	movs	r3, #128	@ 0x80
 8007d3e:	055b      	lsls	r3, r3, #21
 8007d40:	4013      	ands	r3, r2
 8007d42:	d101      	bne.n	8007d48 <HAL_RCC_OscConfig+0x360>
 8007d44:	2301      	movs	r3, #1
 8007d46:	e000      	b.n	8007d4a <HAL_RCC_OscConfig+0x362>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d011      	beq.n	8007d72 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007d4e:	4ba7      	ldr	r3, [pc, #668]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007d50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d52:	4ba6      	ldr	r3, [pc, #664]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007d54:	2180      	movs	r1, #128	@ 0x80
 8007d56:	0549      	lsls	r1, r1, #21
 8007d58:	430a      	orrs	r2, r1
 8007d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007d5c:	4ba3      	ldr	r3, [pc, #652]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007d5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d60:	2380      	movs	r3, #128	@ 0x80
 8007d62:	055b      	lsls	r3, r3, #21
 8007d64:	4013      	ands	r3, r2
 8007d66:	60fb      	str	r3, [r7, #12]
 8007d68:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8007d6a:	231f      	movs	r3, #31
 8007d6c:	18fb      	adds	r3, r7, r3
 8007d6e:	2201      	movs	r2, #1
 8007d70:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d72:	4b9f      	ldr	r3, [pc, #636]	@ (8007ff0 <HAL_RCC_OscConfig+0x608>)
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	2380      	movs	r3, #128	@ 0x80
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	d11a      	bne.n	8007db4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d7e:	4b9c      	ldr	r3, [pc, #624]	@ (8007ff0 <HAL_RCC_OscConfig+0x608>)
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	4b9b      	ldr	r3, [pc, #620]	@ (8007ff0 <HAL_RCC_OscConfig+0x608>)
 8007d84:	2180      	movs	r1, #128	@ 0x80
 8007d86:	0049      	lsls	r1, r1, #1
 8007d88:	430a      	orrs	r2, r1
 8007d8a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8007d8c:	f7fe f9a4 	bl	80060d8 <HAL_GetTick>
 8007d90:	0003      	movs	r3, r0
 8007d92:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d94:	e008      	b.n	8007da8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d96:	f7fe f99f 	bl	80060d8 <HAL_GetTick>
 8007d9a:	0002      	movs	r2, r0
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	1ad3      	subs	r3, r2, r3
 8007da0:	2b02      	cmp	r3, #2
 8007da2:	d901      	bls.n	8007da8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	e11c      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007da8:	4b91      	ldr	r3, [pc, #580]	@ (8007ff0 <HAL_RCC_OscConfig+0x608>)
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	2380      	movs	r3, #128	@ 0x80
 8007dae:	005b      	lsls	r3, r3, #1
 8007db0:	4013      	ands	r3, r2
 8007db2:	d0f0      	beq.n	8007d96 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d106      	bne.n	8007dca <HAL_RCC_OscConfig+0x3e2>
 8007dbc:	4b8b      	ldr	r3, [pc, #556]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dbe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007dc0:	4b8a      	ldr	r3, [pc, #552]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dc2:	2101      	movs	r1, #1
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007dc8:	e01c      	b.n	8007e04 <HAL_RCC_OscConfig+0x41c>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	2b05      	cmp	r3, #5
 8007dd0:	d10c      	bne.n	8007dec <HAL_RCC_OscConfig+0x404>
 8007dd2:	4b86      	ldr	r3, [pc, #536]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dd4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007dd6:	4b85      	ldr	r3, [pc, #532]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dd8:	2104      	movs	r1, #4
 8007dda:	430a      	orrs	r2, r1
 8007ddc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007dde:	4b83      	ldr	r3, [pc, #524]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007de0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007de2:	4b82      	ldr	r3, [pc, #520]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007de4:	2101      	movs	r1, #1
 8007de6:	430a      	orrs	r2, r1
 8007de8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007dea:	e00b      	b.n	8007e04 <HAL_RCC_OscConfig+0x41c>
 8007dec:	4b7f      	ldr	r3, [pc, #508]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007df0:	4b7e      	ldr	r3, [pc, #504]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007df2:	2101      	movs	r1, #1
 8007df4:	438a      	bics	r2, r1
 8007df6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007df8:	4b7c      	ldr	r3, [pc, #496]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dfa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007dfc:	4b7b      	ldr	r3, [pc, #492]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007dfe:	2104      	movs	r1, #4
 8007e00:	438a      	bics	r2, r1
 8007e02:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d014      	beq.n	8007e36 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e0c:	f7fe f964 	bl	80060d8 <HAL_GetTick>
 8007e10:	0003      	movs	r3, r0
 8007e12:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e14:	e009      	b.n	8007e2a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e16:	f7fe f95f 	bl	80060d8 <HAL_GetTick>
 8007e1a:	0002      	movs	r2, r0
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	1ad3      	subs	r3, r2, r3
 8007e20:	4a74      	ldr	r2, [pc, #464]	@ (8007ff4 <HAL_RCC_OscConfig+0x60c>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d901      	bls.n	8007e2a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e0db      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e2a:	4b70      	ldr	r3, [pc, #448]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e2e:	2202      	movs	r2, #2
 8007e30:	4013      	ands	r3, r2
 8007e32:	d0f0      	beq.n	8007e16 <HAL_RCC_OscConfig+0x42e>
 8007e34:	e013      	b.n	8007e5e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e36:	f7fe f94f 	bl	80060d8 <HAL_GetTick>
 8007e3a:	0003      	movs	r3, r0
 8007e3c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e3e:	e009      	b.n	8007e54 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e40:	f7fe f94a 	bl	80060d8 <HAL_GetTick>
 8007e44:	0002      	movs	r2, r0
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	4a6a      	ldr	r2, [pc, #424]	@ (8007ff4 <HAL_RCC_OscConfig+0x60c>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d901      	bls.n	8007e54 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8007e50:	2303      	movs	r3, #3
 8007e52:	e0c6      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e54:	4b65      	ldr	r3, [pc, #404]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e58:	2202      	movs	r2, #2
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	d1f0      	bne.n	8007e40 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007e5e:	231f      	movs	r3, #31
 8007e60:	18fb      	adds	r3, r7, r3
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d105      	bne.n	8007e74 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8007e68:	4b60      	ldr	r3, [pc, #384]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e6c:	4b5f      	ldr	r3, [pc, #380]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e6e:	4962      	ldr	r1, [pc, #392]	@ (8007ff8 <HAL_RCC_OscConfig+0x610>)
 8007e70:	400a      	ands	r2, r1
 8007e72:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	69db      	ldr	r3, [r3, #28]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d100      	bne.n	8007e7e <HAL_RCC_OscConfig+0x496>
 8007e7c:	e0b0      	b.n	8007fe0 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e7e:	4b5b      	ldr	r3, [pc, #364]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	2238      	movs	r2, #56	@ 0x38
 8007e84:	4013      	ands	r3, r2
 8007e86:	2b10      	cmp	r3, #16
 8007e88:	d100      	bne.n	8007e8c <HAL_RCC_OscConfig+0x4a4>
 8007e8a:	e078      	b.n	8007f7e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	69db      	ldr	r3, [r3, #28]
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d153      	bne.n	8007f3c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e94:	4b55      	ldr	r3, [pc, #340]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	4b54      	ldr	r3, [pc, #336]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007e9a:	4958      	ldr	r1, [pc, #352]	@ (8007ffc <HAL_RCC_OscConfig+0x614>)
 8007e9c:	400a      	ands	r2, r1
 8007e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ea0:	f7fe f91a 	bl	80060d8 <HAL_GetTick>
 8007ea4:	0003      	movs	r3, r0
 8007ea6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ea8:	e008      	b.n	8007ebc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007eaa:	f7fe f915 	bl	80060d8 <HAL_GetTick>
 8007eae:	0002      	movs	r2, r0
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	1ad3      	subs	r3, r2, r3
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d901      	bls.n	8007ebc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8007eb8:	2303      	movs	r3, #3
 8007eba:	e092      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	2380      	movs	r3, #128	@ 0x80
 8007ec2:	049b      	lsls	r3, r3, #18
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	d1f0      	bne.n	8007eaa <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ec8:	4b48      	ldr	r3, [pc, #288]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	4a4c      	ldr	r2, [pc, #304]	@ (8008000 <HAL_RCC_OscConfig+0x618>)
 8007ece:	4013      	ands	r3, r2
 8007ed0:	0019      	movs	r1, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a1a      	ldr	r2, [r3, #32]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	431a      	orrs	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee0:	021b      	lsls	r3, r3, #8
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee8:	431a      	orrs	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	4b3c      	ldr	r3, [pc, #240]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007efc:	2180      	movs	r1, #128	@ 0x80
 8007efe:	0449      	lsls	r1, r1, #17
 8007f00:	430a      	orrs	r2, r1
 8007f02:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8007f04:	4b39      	ldr	r3, [pc, #228]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f06:	68da      	ldr	r2, [r3, #12]
 8007f08:	4b38      	ldr	r3, [pc, #224]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f0a:	2180      	movs	r1, #128	@ 0x80
 8007f0c:	0549      	lsls	r1, r1, #21
 8007f0e:	430a      	orrs	r2, r1
 8007f10:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f12:	f7fe f8e1 	bl	80060d8 <HAL_GetTick>
 8007f16:	0003      	movs	r3, r0
 8007f18:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f1a:	e008      	b.n	8007f2e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f1c:	f7fe f8dc 	bl	80060d8 <HAL_GetTick>
 8007f20:	0002      	movs	r2, r0
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d901      	bls.n	8007f2e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e059      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	2380      	movs	r3, #128	@ 0x80
 8007f34:	049b      	lsls	r3, r3, #18
 8007f36:	4013      	ands	r3, r2
 8007f38:	d0f0      	beq.n	8007f1c <HAL_RCC_OscConfig+0x534>
 8007f3a:	e051      	b.n	8007fe0 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	4b2a      	ldr	r3, [pc, #168]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f42:	492e      	ldr	r1, [pc, #184]	@ (8007ffc <HAL_RCC_OscConfig+0x614>)
 8007f44:	400a      	ands	r2, r1
 8007f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f48:	f7fe f8c6 	bl	80060d8 <HAL_GetTick>
 8007f4c:	0003      	movs	r3, r0
 8007f4e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f50:	e008      	b.n	8007f64 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f52:	f7fe f8c1 	bl	80060d8 <HAL_GetTick>
 8007f56:	0002      	movs	r2, r0
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d901      	bls.n	8007f64 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e03e      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f64:	4b21      	ldr	r3, [pc, #132]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	2380      	movs	r3, #128	@ 0x80
 8007f6a:	049b      	lsls	r3, r3, #18
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	d1f0      	bne.n	8007f52 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8007f70:	4b1e      	ldr	r3, [pc, #120]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f72:	68da      	ldr	r2, [r3, #12]
 8007f74:	4b1d      	ldr	r3, [pc, #116]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f76:	4923      	ldr	r1, [pc, #140]	@ (8008004 <HAL_RCC_OscConfig+0x61c>)
 8007f78:	400a      	ands	r2, r1
 8007f7a:	60da      	str	r2, [r3, #12]
 8007f7c:	e030      	b.n	8007fe0 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d101      	bne.n	8007f8a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	e02b      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8007f8a:	4b18      	ldr	r3, [pc, #96]	@ (8007fec <HAL_RCC_OscConfig+0x604>)
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	2203      	movs	r2, #3
 8007f94:	401a      	ands	r2, r3
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d11e      	bne.n	8007fdc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	2270      	movs	r2, #112	@ 0x70
 8007fa2:	401a      	ands	r2, r3
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d117      	bne.n	8007fdc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007fac:	697a      	ldr	r2, [r7, #20]
 8007fae:	23fe      	movs	r3, #254	@ 0xfe
 8007fb0:	01db      	lsls	r3, r3, #7
 8007fb2:	401a      	ands	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fb8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d10e      	bne.n	8007fdc <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	23f8      	movs	r3, #248	@ 0xf8
 8007fc2:	039b      	lsls	r3, r3, #14
 8007fc4:	401a      	ands	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d106      	bne.n	8007fdc <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	0f5b      	lsrs	r3, r3, #29
 8007fd2:	075a      	lsls	r2, r3, #29
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d001      	beq.n	8007fe0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	b008      	add	sp, #32
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	46c0      	nop			@ (mov r8, r8)
 8007fec:	40021000 	.word	0x40021000
 8007ff0:	40007000 	.word	0x40007000
 8007ff4:	00001388 	.word	0x00001388
 8007ff8:	efffffff 	.word	0xefffffff
 8007ffc:	feffffff 	.word	0xfeffffff
 8008000:	1fc1808c 	.word	0x1fc1808c
 8008004:	effefffc 	.word	0xeffefffc

08008008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e0e9      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800801c:	4b76      	ldr	r3, [pc, #472]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2207      	movs	r2, #7
 8008022:	4013      	ands	r3, r2
 8008024:	683a      	ldr	r2, [r7, #0]
 8008026:	429a      	cmp	r2, r3
 8008028:	d91e      	bls.n	8008068 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800802a:	4b73      	ldr	r3, [pc, #460]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2207      	movs	r2, #7
 8008030:	4393      	bics	r3, r2
 8008032:	0019      	movs	r1, r3
 8008034:	4b70      	ldr	r3, [pc, #448]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 8008036:	683a      	ldr	r2, [r7, #0]
 8008038:	430a      	orrs	r2, r1
 800803a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800803c:	f7fe f84c 	bl	80060d8 <HAL_GetTick>
 8008040:	0003      	movs	r3, r0
 8008042:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008044:	e009      	b.n	800805a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008046:	f7fe f847 	bl	80060d8 <HAL_GetTick>
 800804a:	0002      	movs	r2, r0
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	4a6a      	ldr	r2, [pc, #424]	@ (80081fc <HAL_RCC_ClockConfig+0x1f4>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d901      	bls.n	800805a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e0ca      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800805a:	4b67      	ldr	r3, [pc, #412]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	2207      	movs	r2, #7
 8008060:	4013      	ands	r3, r2
 8008062:	683a      	ldr	r2, [r7, #0]
 8008064:	429a      	cmp	r2, r3
 8008066:	d1ee      	bne.n	8008046 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2202      	movs	r2, #2
 800806e:	4013      	ands	r3, r2
 8008070:	d015      	beq.n	800809e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	2204      	movs	r2, #4
 8008078:	4013      	ands	r3, r2
 800807a:	d006      	beq.n	800808a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800807c:	4b60      	ldr	r3, [pc, #384]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 800807e:	689a      	ldr	r2, [r3, #8]
 8008080:	4b5f      	ldr	r3, [pc, #380]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 8008082:	21e0      	movs	r1, #224	@ 0xe0
 8008084:	01c9      	lsls	r1, r1, #7
 8008086:	430a      	orrs	r2, r1
 8008088:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800808a:	4b5d      	ldr	r3, [pc, #372]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	4a5d      	ldr	r2, [pc, #372]	@ (8008204 <HAL_RCC_ClockConfig+0x1fc>)
 8008090:	4013      	ands	r3, r2
 8008092:	0019      	movs	r1, r3
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	4b59      	ldr	r3, [pc, #356]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 800809a:	430a      	orrs	r2, r1
 800809c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2201      	movs	r2, #1
 80080a4:	4013      	ands	r3, r2
 80080a6:	d057      	beq.n	8008158 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d107      	bne.n	80080c0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80080b0:	4b53      	ldr	r3, [pc, #332]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	2380      	movs	r3, #128	@ 0x80
 80080b6:	029b      	lsls	r3, r3, #10
 80080b8:	4013      	ands	r3, r2
 80080ba:	d12b      	bne.n	8008114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e097      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d107      	bne.n	80080d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080c8:	4b4d      	ldr	r3, [pc, #308]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	2380      	movs	r3, #128	@ 0x80
 80080ce:	049b      	lsls	r3, r3, #18
 80080d0:	4013      	ands	r3, r2
 80080d2:	d11f      	bne.n	8008114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e08b      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d107      	bne.n	80080f0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80080e0:	4b47      	ldr	r3, [pc, #284]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	2380      	movs	r3, #128	@ 0x80
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	4013      	ands	r3, r2
 80080ea:	d113      	bne.n	8008114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	e07f      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	2b03      	cmp	r3, #3
 80080f6:	d106      	bne.n	8008106 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80080f8:	4b41      	ldr	r3, [pc, #260]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80080fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080fc:	2202      	movs	r2, #2
 80080fe:	4013      	ands	r3, r2
 8008100:	d108      	bne.n	8008114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e074      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008106:	4b3e      	ldr	r3, [pc, #248]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 8008108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800810a:	2202      	movs	r2, #2
 800810c:	4013      	ands	r3, r2
 800810e:	d101      	bne.n	8008114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008110:	2301      	movs	r3, #1
 8008112:	e06d      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008114:	4b3a      	ldr	r3, [pc, #232]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	2207      	movs	r2, #7
 800811a:	4393      	bics	r3, r2
 800811c:	0019      	movs	r1, r3
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	685a      	ldr	r2, [r3, #4]
 8008122:	4b37      	ldr	r3, [pc, #220]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 8008124:	430a      	orrs	r2, r1
 8008126:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008128:	f7fd ffd6 	bl	80060d8 <HAL_GetTick>
 800812c:	0003      	movs	r3, r0
 800812e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008130:	e009      	b.n	8008146 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008132:	f7fd ffd1 	bl	80060d8 <HAL_GetTick>
 8008136:	0002      	movs	r2, r0
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	1ad3      	subs	r3, r2, r3
 800813c:	4a2f      	ldr	r2, [pc, #188]	@ (80081fc <HAL_RCC_ClockConfig+0x1f4>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d901      	bls.n	8008146 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8008142:	2303      	movs	r3, #3
 8008144:	e054      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008146:	4b2e      	ldr	r3, [pc, #184]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	2238      	movs	r2, #56	@ 0x38
 800814c:	401a      	ands	r2, r3
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	00db      	lsls	r3, r3, #3
 8008154:	429a      	cmp	r2, r3
 8008156:	d1ec      	bne.n	8008132 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008158:	4b27      	ldr	r3, [pc, #156]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	2207      	movs	r2, #7
 800815e:	4013      	ands	r3, r2
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	429a      	cmp	r2, r3
 8008164:	d21e      	bcs.n	80081a4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008166:	4b24      	ldr	r3, [pc, #144]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2207      	movs	r2, #7
 800816c:	4393      	bics	r3, r2
 800816e:	0019      	movs	r1, r3
 8008170:	4b21      	ldr	r3, [pc, #132]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 8008172:	683a      	ldr	r2, [r7, #0]
 8008174:	430a      	orrs	r2, r1
 8008176:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008178:	f7fd ffae 	bl	80060d8 <HAL_GetTick>
 800817c:	0003      	movs	r3, r0
 800817e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008180:	e009      	b.n	8008196 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008182:	f7fd ffa9 	bl	80060d8 <HAL_GetTick>
 8008186:	0002      	movs	r2, r0
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	4a1b      	ldr	r2, [pc, #108]	@ (80081fc <HAL_RCC_ClockConfig+0x1f4>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d901      	bls.n	8008196 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e02c      	b.n	80081f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008196:	4b18      	ldr	r3, [pc, #96]	@ (80081f8 <HAL_RCC_ClockConfig+0x1f0>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2207      	movs	r2, #7
 800819c:	4013      	ands	r3, r2
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d1ee      	bne.n	8008182 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2204      	movs	r2, #4
 80081aa:	4013      	ands	r3, r2
 80081ac:	d009      	beq.n	80081c2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80081ae:	4b14      	ldr	r3, [pc, #80]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	4a15      	ldr	r2, [pc, #84]	@ (8008208 <HAL_RCC_ClockConfig+0x200>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	0019      	movs	r1, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	68da      	ldr	r2, [r3, #12]
 80081bc:	4b10      	ldr	r3, [pc, #64]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80081be:	430a      	orrs	r2, r1
 80081c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80081c2:	f000 f829 	bl	8008218 <HAL_RCC_GetSysClockFreq>
 80081c6:	0001      	movs	r1, r0
 80081c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008200 <HAL_RCC_ClockConfig+0x1f8>)
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	0a1b      	lsrs	r3, r3, #8
 80081ce:	220f      	movs	r2, #15
 80081d0:	401a      	ands	r2, r3
 80081d2:	4b0e      	ldr	r3, [pc, #56]	@ (800820c <HAL_RCC_ClockConfig+0x204>)
 80081d4:	0092      	lsls	r2, r2, #2
 80081d6:	58d3      	ldr	r3, [r2, r3]
 80081d8:	221f      	movs	r2, #31
 80081da:	4013      	ands	r3, r2
 80081dc:	000a      	movs	r2, r1
 80081de:	40da      	lsrs	r2, r3
 80081e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008210 <HAL_RCC_ClockConfig+0x208>)
 80081e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80081e4:	4b0b      	ldr	r3, [pc, #44]	@ (8008214 <HAL_RCC_ClockConfig+0x20c>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	0018      	movs	r0, r3
 80081ea:	f7fd ff19 	bl	8006020 <HAL_InitTick>
 80081ee:	0003      	movs	r3, r0
}
 80081f0:	0018      	movs	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	b004      	add	sp, #16
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	40022000 	.word	0x40022000
 80081fc:	00001388 	.word	0x00001388
 8008200:	40021000 	.word	0x40021000
 8008204:	fffff0ff 	.word	0xfffff0ff
 8008208:	ffff8fff 	.word	0xffff8fff
 800820c:	080098bc 	.word	0x080098bc
 8008210:	20000004 	.word	0x20000004
 8008214:	20000008 	.word	0x20000008

08008218 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800821e:	4b3c      	ldr	r3, [pc, #240]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	2238      	movs	r2, #56	@ 0x38
 8008224:	4013      	ands	r3, r2
 8008226:	d10f      	bne.n	8008248 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008228:	4b39      	ldr	r3, [pc, #228]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	0adb      	lsrs	r3, r3, #11
 800822e:	2207      	movs	r2, #7
 8008230:	4013      	ands	r3, r2
 8008232:	2201      	movs	r2, #1
 8008234:	409a      	lsls	r2, r3
 8008236:	0013      	movs	r3, r2
 8008238:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800823a:	6839      	ldr	r1, [r7, #0]
 800823c:	4835      	ldr	r0, [pc, #212]	@ (8008314 <HAL_RCC_GetSysClockFreq+0xfc>)
 800823e:	f7f7 ff5f 	bl	8000100 <__udivsi3>
 8008242:	0003      	movs	r3, r0
 8008244:	613b      	str	r3, [r7, #16]
 8008246:	e05d      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008248:	4b31      	ldr	r3, [pc, #196]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	2238      	movs	r2, #56	@ 0x38
 800824e:	4013      	ands	r3, r2
 8008250:	2b08      	cmp	r3, #8
 8008252:	d102      	bne.n	800825a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008254:	4b30      	ldr	r3, [pc, #192]	@ (8008318 <HAL_RCC_GetSysClockFreq+0x100>)
 8008256:	613b      	str	r3, [r7, #16]
 8008258:	e054      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800825a:	4b2d      	ldr	r3, [pc, #180]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	2238      	movs	r2, #56	@ 0x38
 8008260:	4013      	ands	r3, r2
 8008262:	2b10      	cmp	r3, #16
 8008264:	d138      	bne.n	80082d8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8008266:	4b2a      	ldr	r3, [pc, #168]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	2203      	movs	r2, #3
 800826c:	4013      	ands	r3, r2
 800826e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008270:	4b27      	ldr	r3, [pc, #156]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	091b      	lsrs	r3, r3, #4
 8008276:	2207      	movs	r2, #7
 8008278:	4013      	ands	r3, r2
 800827a:	3301      	adds	r3, #1
 800827c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2b03      	cmp	r3, #3
 8008282:	d10d      	bne.n	80082a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008284:	68b9      	ldr	r1, [r7, #8]
 8008286:	4824      	ldr	r0, [pc, #144]	@ (8008318 <HAL_RCC_GetSysClockFreq+0x100>)
 8008288:	f7f7 ff3a 	bl	8000100 <__udivsi3>
 800828c:	0003      	movs	r3, r0
 800828e:	0019      	movs	r1, r3
 8008290:	4b1f      	ldr	r3, [pc, #124]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	0a1b      	lsrs	r3, r3, #8
 8008296:	227f      	movs	r2, #127	@ 0x7f
 8008298:	4013      	ands	r3, r2
 800829a:	434b      	muls	r3, r1
 800829c:	617b      	str	r3, [r7, #20]
        break;
 800829e:	e00d      	b.n	80082bc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80082a0:	68b9      	ldr	r1, [r7, #8]
 80082a2:	481c      	ldr	r0, [pc, #112]	@ (8008314 <HAL_RCC_GetSysClockFreq+0xfc>)
 80082a4:	f7f7 ff2c 	bl	8000100 <__udivsi3>
 80082a8:	0003      	movs	r3, r0
 80082aa:	0019      	movs	r1, r3
 80082ac:	4b18      	ldr	r3, [pc, #96]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	0a1b      	lsrs	r3, r3, #8
 80082b2:	227f      	movs	r2, #127	@ 0x7f
 80082b4:	4013      	ands	r3, r2
 80082b6:	434b      	muls	r3, r1
 80082b8:	617b      	str	r3, [r7, #20]
        break;
 80082ba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80082bc:	4b14      	ldr	r3, [pc, #80]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	0f5b      	lsrs	r3, r3, #29
 80082c2:	2207      	movs	r2, #7
 80082c4:	4013      	ands	r3, r2
 80082c6:	3301      	adds	r3, #1
 80082c8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80082ca:	6879      	ldr	r1, [r7, #4]
 80082cc:	6978      	ldr	r0, [r7, #20]
 80082ce:	f7f7 ff17 	bl	8000100 <__udivsi3>
 80082d2:	0003      	movs	r3, r0
 80082d4:	613b      	str	r3, [r7, #16]
 80082d6:	e015      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80082d8:	4b0d      	ldr	r3, [pc, #52]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	2238      	movs	r2, #56	@ 0x38
 80082de:	4013      	ands	r3, r2
 80082e0:	2b20      	cmp	r3, #32
 80082e2:	d103      	bne.n	80082ec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80082e4:	2380      	movs	r3, #128	@ 0x80
 80082e6:	021b      	lsls	r3, r3, #8
 80082e8:	613b      	str	r3, [r7, #16]
 80082ea:	e00b      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80082ec:	4b08      	ldr	r3, [pc, #32]	@ (8008310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	2238      	movs	r2, #56	@ 0x38
 80082f2:	4013      	ands	r3, r2
 80082f4:	2b18      	cmp	r3, #24
 80082f6:	d103      	bne.n	8008300 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80082f8:	23fa      	movs	r3, #250	@ 0xfa
 80082fa:	01db      	lsls	r3, r3, #7
 80082fc:	613b      	str	r3, [r7, #16]
 80082fe:	e001      	b.n	8008304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8008300:	2300      	movs	r3, #0
 8008302:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008304:	693b      	ldr	r3, [r7, #16]
}
 8008306:	0018      	movs	r0, r3
 8008308:	46bd      	mov	sp, r7
 800830a:	b006      	add	sp, #24
 800830c:	bd80      	pop	{r7, pc}
 800830e:	46c0      	nop			@ (mov r8, r8)
 8008310:	40021000 	.word	0x40021000
 8008314:	00f42400 	.word	0x00f42400
 8008318:	007a1200 	.word	0x007a1200

0800831c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e04a      	b.n	80083c4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	223d      	movs	r2, #61	@ 0x3d
 8008332:	5c9b      	ldrb	r3, [r3, r2]
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d107      	bne.n	800834a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	223c      	movs	r2, #60	@ 0x3c
 800833e:	2100      	movs	r1, #0
 8008340:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	0018      	movs	r0, r3
 8008346:	f7fd fd5d 	bl	8005e04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	223d      	movs	r2, #61	@ 0x3d
 800834e:	2102      	movs	r1, #2
 8008350:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	3304      	adds	r3, #4
 800835a:	0019      	movs	r1, r3
 800835c:	0010      	movs	r0, r2
 800835e:	f000 fcf1 	bl	8008d44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2248      	movs	r2, #72	@ 0x48
 8008366:	2101      	movs	r1, #1
 8008368:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	223e      	movs	r2, #62	@ 0x3e
 800836e:	2101      	movs	r1, #1
 8008370:	5499      	strb	r1, [r3, r2]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	223f      	movs	r2, #63	@ 0x3f
 8008376:	2101      	movs	r1, #1
 8008378:	5499      	strb	r1, [r3, r2]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2240      	movs	r2, #64	@ 0x40
 800837e:	2101      	movs	r1, #1
 8008380:	5499      	strb	r1, [r3, r2]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2241      	movs	r2, #65	@ 0x41
 8008386:	2101      	movs	r1, #1
 8008388:	5499      	strb	r1, [r3, r2]
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2242      	movs	r2, #66	@ 0x42
 800838e:	2101      	movs	r1, #1
 8008390:	5499      	strb	r1, [r3, r2]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2243      	movs	r2, #67	@ 0x43
 8008396:	2101      	movs	r1, #1
 8008398:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2244      	movs	r2, #68	@ 0x44
 800839e:	2101      	movs	r1, #1
 80083a0:	5499      	strb	r1, [r3, r2]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2245      	movs	r2, #69	@ 0x45
 80083a6:	2101      	movs	r1, #1
 80083a8:	5499      	strb	r1, [r3, r2]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2246      	movs	r2, #70	@ 0x46
 80083ae:	2101      	movs	r1, #1
 80083b0:	5499      	strb	r1, [r3, r2]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2247      	movs	r2, #71	@ 0x47
 80083b6:	2101      	movs	r1, #1
 80083b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	223d      	movs	r2, #61	@ 0x3d
 80083be:	2101      	movs	r1, #1
 80083c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	0018      	movs	r0, r3
 80083c6:	46bd      	mov	sp, r7
 80083c8:	b002      	add	sp, #8
 80083ca:	bd80      	pop	{r7, pc}

080083cc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	001a      	movs	r2, r3
 80083da:	1cbb      	adds	r3, r7, #2
 80083dc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083de:	2317      	movs	r3, #23
 80083e0:	18fb      	adds	r3, r7, r3
 80083e2:	2200      	movs	r2, #0
 80083e4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d108      	bne.n	80083fe <HAL_TIM_PWM_Start_DMA+0x32>
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	223e      	movs	r2, #62	@ 0x3e
 80083f0:	5c9b      	ldrb	r3, [r3, r2]
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	3b02      	subs	r3, #2
 80083f6:	425a      	negs	r2, r3
 80083f8:	4153      	adcs	r3, r2
 80083fa:	b2db      	uxtb	r3, r3
 80083fc:	e037      	b.n	800846e <HAL_TIM_PWM_Start_DMA+0xa2>
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	2b04      	cmp	r3, #4
 8008402:	d108      	bne.n	8008416 <HAL_TIM_PWM_Start_DMA+0x4a>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	223f      	movs	r2, #63	@ 0x3f
 8008408:	5c9b      	ldrb	r3, [r3, r2]
 800840a:	b2db      	uxtb	r3, r3
 800840c:	3b02      	subs	r3, #2
 800840e:	425a      	negs	r2, r3
 8008410:	4153      	adcs	r3, r2
 8008412:	b2db      	uxtb	r3, r3
 8008414:	e02b      	b.n	800846e <HAL_TIM_PWM_Start_DMA+0xa2>
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	2b08      	cmp	r3, #8
 800841a:	d108      	bne.n	800842e <HAL_TIM_PWM_Start_DMA+0x62>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2240      	movs	r2, #64	@ 0x40
 8008420:	5c9b      	ldrb	r3, [r3, r2]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	3b02      	subs	r3, #2
 8008426:	425a      	negs	r2, r3
 8008428:	4153      	adcs	r3, r2
 800842a:	b2db      	uxtb	r3, r3
 800842c:	e01f      	b.n	800846e <HAL_TIM_PWM_Start_DMA+0xa2>
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	2b0c      	cmp	r3, #12
 8008432:	d108      	bne.n	8008446 <HAL_TIM_PWM_Start_DMA+0x7a>
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2241      	movs	r2, #65	@ 0x41
 8008438:	5c9b      	ldrb	r3, [r3, r2]
 800843a:	b2db      	uxtb	r3, r3
 800843c:	3b02      	subs	r3, #2
 800843e:	425a      	negs	r2, r3
 8008440:	4153      	adcs	r3, r2
 8008442:	b2db      	uxtb	r3, r3
 8008444:	e013      	b.n	800846e <HAL_TIM_PWM_Start_DMA+0xa2>
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	2b10      	cmp	r3, #16
 800844a:	d108      	bne.n	800845e <HAL_TIM_PWM_Start_DMA+0x92>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2242      	movs	r2, #66	@ 0x42
 8008450:	5c9b      	ldrb	r3, [r3, r2]
 8008452:	b2db      	uxtb	r3, r3
 8008454:	3b02      	subs	r3, #2
 8008456:	425a      	negs	r2, r3
 8008458:	4153      	adcs	r3, r2
 800845a:	b2db      	uxtb	r3, r3
 800845c:	e007      	b.n	800846e <HAL_TIM_PWM_Start_DMA+0xa2>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2243      	movs	r2, #67	@ 0x43
 8008462:	5c9b      	ldrb	r3, [r3, r2]
 8008464:	b2db      	uxtb	r3, r3
 8008466:	3b02      	subs	r3, #2
 8008468:	425a      	negs	r2, r3
 800846a:	4153      	adcs	r3, r2
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d001      	beq.n	8008476 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8008472:	2302      	movs	r3, #2
 8008474:	e183      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d108      	bne.n	800848e <HAL_TIM_PWM_Start_DMA+0xc2>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	223e      	movs	r2, #62	@ 0x3e
 8008480:	5c9b      	ldrb	r3, [r3, r2]
 8008482:	b2db      	uxtb	r3, r3
 8008484:	3b01      	subs	r3, #1
 8008486:	425a      	negs	r2, r3
 8008488:	4153      	adcs	r3, r2
 800848a:	b2db      	uxtb	r3, r3
 800848c:	e037      	b.n	80084fe <HAL_TIM_PWM_Start_DMA+0x132>
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	2b04      	cmp	r3, #4
 8008492:	d108      	bne.n	80084a6 <HAL_TIM_PWM_Start_DMA+0xda>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	223f      	movs	r2, #63	@ 0x3f
 8008498:	5c9b      	ldrb	r3, [r3, r2]
 800849a:	b2db      	uxtb	r3, r3
 800849c:	3b01      	subs	r3, #1
 800849e:	425a      	negs	r2, r3
 80084a0:	4153      	adcs	r3, r2
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	e02b      	b.n	80084fe <HAL_TIM_PWM_Start_DMA+0x132>
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	2b08      	cmp	r3, #8
 80084aa:	d108      	bne.n	80084be <HAL_TIM_PWM_Start_DMA+0xf2>
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2240      	movs	r2, #64	@ 0x40
 80084b0:	5c9b      	ldrb	r3, [r3, r2]
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	3b01      	subs	r3, #1
 80084b6:	425a      	negs	r2, r3
 80084b8:	4153      	adcs	r3, r2
 80084ba:	b2db      	uxtb	r3, r3
 80084bc:	e01f      	b.n	80084fe <HAL_TIM_PWM_Start_DMA+0x132>
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2b0c      	cmp	r3, #12
 80084c2:	d108      	bne.n	80084d6 <HAL_TIM_PWM_Start_DMA+0x10a>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2241      	movs	r2, #65	@ 0x41
 80084c8:	5c9b      	ldrb	r3, [r3, r2]
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	3b01      	subs	r3, #1
 80084ce:	425a      	negs	r2, r3
 80084d0:	4153      	adcs	r3, r2
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	e013      	b.n	80084fe <HAL_TIM_PWM_Start_DMA+0x132>
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	2b10      	cmp	r3, #16
 80084da:	d108      	bne.n	80084ee <HAL_TIM_PWM_Start_DMA+0x122>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2242      	movs	r2, #66	@ 0x42
 80084e0:	5c9b      	ldrb	r3, [r3, r2]
 80084e2:	b2db      	uxtb	r3, r3
 80084e4:	3b01      	subs	r3, #1
 80084e6:	425a      	negs	r2, r3
 80084e8:	4153      	adcs	r3, r2
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	e007      	b.n	80084fe <HAL_TIM_PWM_Start_DMA+0x132>
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2243      	movs	r2, #67	@ 0x43
 80084f2:	5c9b      	ldrb	r3, [r3, r2]
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	3b01      	subs	r3, #1
 80084f8:	425a      	negs	r2, r3
 80084fa:	4153      	adcs	r3, r2
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d035      	beq.n	800856e <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d003      	beq.n	8008510 <HAL_TIM_PWM_Start_DMA+0x144>
 8008508:	1cbb      	adds	r3, r7, #2
 800850a:	881b      	ldrh	r3, [r3, #0]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d101      	bne.n	8008514 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e134      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d104      	bne.n	8008524 <HAL_TIM_PWM_Start_DMA+0x158>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	223e      	movs	r2, #62	@ 0x3e
 800851e:	2102      	movs	r1, #2
 8008520:	5499      	strb	r1, [r3, r2]
 8008522:	e026      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2b04      	cmp	r3, #4
 8008528:	d104      	bne.n	8008534 <HAL_TIM_PWM_Start_DMA+0x168>
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	223f      	movs	r2, #63	@ 0x3f
 800852e:	2102      	movs	r1, #2
 8008530:	5499      	strb	r1, [r3, r2]
 8008532:	e01e      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2b08      	cmp	r3, #8
 8008538:	d104      	bne.n	8008544 <HAL_TIM_PWM_Start_DMA+0x178>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2240      	movs	r2, #64	@ 0x40
 800853e:	2102      	movs	r1, #2
 8008540:	5499      	strb	r1, [r3, r2]
 8008542:	e016      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2b0c      	cmp	r3, #12
 8008548:	d104      	bne.n	8008554 <HAL_TIM_PWM_Start_DMA+0x188>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2241      	movs	r2, #65	@ 0x41
 800854e:	2102      	movs	r1, #2
 8008550:	5499      	strb	r1, [r3, r2]
 8008552:	e00e      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	2b10      	cmp	r3, #16
 8008558:	d104      	bne.n	8008564 <HAL_TIM_PWM_Start_DMA+0x198>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2242      	movs	r2, #66	@ 0x42
 800855e:	2102      	movs	r1, #2
 8008560:	5499      	strb	r1, [r3, r2]
 8008562:	e006      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2243      	movs	r2, #67	@ 0x43
 8008568:	2102      	movs	r1, #2
 800856a:	5499      	strb	r1, [r3, r2]
 800856c:	e001      	b.n	8008572 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e105      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b0c      	cmp	r3, #12
 8008576:	d100      	bne.n	800857a <HAL_TIM_PWM_Start_DMA+0x1ae>
 8008578:	e080      	b.n	800867c <HAL_TIM_PWM_Start_DMA+0x2b0>
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	2b0c      	cmp	r3, #12
 800857e:	d900      	bls.n	8008582 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8008580:	e0a1      	b.n	80086c6 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	2b08      	cmp	r3, #8
 8008586:	d054      	beq.n	8008632 <HAL_TIM_PWM_Start_DMA+0x266>
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	2b08      	cmp	r3, #8
 800858c:	d900      	bls.n	8008590 <HAL_TIM_PWM_Start_DMA+0x1c4>
 800858e:	e09a      	b.n	80086c6 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <HAL_TIM_PWM_Start_DMA+0x1d2>
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	2b04      	cmp	r3, #4
 800859a:	d025      	beq.n	80085e8 <HAL_TIM_PWM_Start_DMA+0x21c>
 800859c:	e093      	b.n	80086c6 <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085a2:	4a79      	ldr	r2, [pc, #484]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80085a4:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085aa:	4a78      	ldr	r2, [pc, #480]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80085ac:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085b2:	4a77      	ldr	r2, [pc, #476]	@ (8008790 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80085b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80085ba:	6879      	ldr	r1, [r7, #4]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3334      	adds	r3, #52	@ 0x34
 80085c2:	001a      	movs	r2, r3
 80085c4:	1cbb      	adds	r3, r7, #2
 80085c6:	881b      	ldrh	r3, [r3, #0]
 80085c8:	f7fe fe38 	bl	800723c <HAL_DMA_Start_IT>
 80085cc:	1e03      	subs	r3, r0, #0
 80085ce:	d001      	beq.n	80085d4 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e0d4      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68da      	ldr	r2, [r3, #12]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2180      	movs	r1, #128	@ 0x80
 80085e0:	0089      	lsls	r1, r1, #2
 80085e2:	430a      	orrs	r2, r1
 80085e4:	60da      	str	r2, [r3, #12]
      break;
 80085e6:	e073      	b.n	80086d0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ec:	4a66      	ldr	r2, [pc, #408]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 80085ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f4:	4a65      	ldr	r2, [pc, #404]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 80085f6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fc:	4a64      	ldr	r2, [pc, #400]	@ (8008790 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 80085fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8008604:	6879      	ldr	r1, [r7, #4]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3338      	adds	r3, #56	@ 0x38
 800860c:	001a      	movs	r2, r3
 800860e:	1cbb      	adds	r3, r7, #2
 8008610:	881b      	ldrh	r3, [r3, #0]
 8008612:	f7fe fe13 	bl	800723c <HAL_DMA_Start_IT>
 8008616:	1e03      	subs	r3, r0, #0
 8008618:	d001      	beq.n	800861e <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e0af      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2180      	movs	r1, #128	@ 0x80
 800862a:	00c9      	lsls	r1, r1, #3
 800862c:	430a      	orrs	r2, r1
 800862e:	60da      	str	r2, [r3, #12]
      break;
 8008630:	e04e      	b.n	80086d0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	4a54      	ldr	r2, [pc, #336]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8008638:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863e:	4a53      	ldr	r2, [pc, #332]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8008640:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008646:	4a52      	ldr	r2, [pc, #328]	@ (8008790 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8008648:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800864e:	6879      	ldr	r1, [r7, #4]
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	333c      	adds	r3, #60	@ 0x3c
 8008656:	001a      	movs	r2, r3
 8008658:	1cbb      	adds	r3, r7, #2
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	f7fe fdee 	bl	800723c <HAL_DMA_Start_IT>
 8008660:	1e03      	subs	r3, r0, #0
 8008662:	d001      	beq.n	8008668 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008664:	2301      	movs	r3, #1
 8008666:	e08a      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2180      	movs	r1, #128	@ 0x80
 8008674:	0109      	lsls	r1, r1, #4
 8008676:	430a      	orrs	r2, r1
 8008678:	60da      	str	r2, [r3, #12]
      break;
 800867a:	e029      	b.n	80086d0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008680:	4a41      	ldr	r2, [pc, #260]	@ (8008788 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8008682:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008688:	4a40      	ldr	r2, [pc, #256]	@ (800878c <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800868a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008690:	4a3f      	ldr	r2, [pc, #252]	@ (8008790 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8008692:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008698:	6879      	ldr	r1, [r7, #4]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3340      	adds	r3, #64	@ 0x40
 80086a0:	001a      	movs	r2, r3
 80086a2:	1cbb      	adds	r3, r7, #2
 80086a4:	881b      	ldrh	r3, [r3, #0]
 80086a6:	f7fe fdc9 	bl	800723c <HAL_DMA_Start_IT>
 80086aa:	1e03      	subs	r3, r0, #0
 80086ac:	d001      	beq.n	80086b2 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e065      	b.n	800877e <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68da      	ldr	r2, [r3, #12]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2180      	movs	r1, #128	@ 0x80
 80086be:	0149      	lsls	r1, r1, #5
 80086c0:	430a      	orrs	r2, r1
 80086c2:	60da      	str	r2, [r3, #12]
      break;
 80086c4:	e004      	b.n	80086d0 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 80086c6:	2317      	movs	r3, #23
 80086c8:	18fb      	adds	r3, r7, r3
 80086ca:	2201      	movs	r2, #1
 80086cc:	701a      	strb	r2, [r3, #0]
      break;
 80086ce:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80086d0:	2317      	movs	r3, #23
 80086d2:	18fb      	adds	r3, r7, r3
 80086d4:	781b      	ldrb	r3, [r3, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d14e      	bne.n	8008778 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68b9      	ldr	r1, [r7, #8]
 80086e0:	2201      	movs	r2, #1
 80086e2:	0018      	movs	r0, r3
 80086e4:	f000 fe44 	bl	8009370 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a29      	ldr	r2, [pc, #164]	@ (8008794 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d009      	beq.n	8008706 <HAL_TIM_PWM_Start_DMA+0x33a>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a28      	ldr	r2, [pc, #160]	@ (8008798 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d004      	beq.n	8008706 <HAL_TIM_PWM_Start_DMA+0x33a>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a26      	ldr	r2, [pc, #152]	@ (800879c <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d101      	bne.n	800870a <HAL_TIM_PWM_Start_DMA+0x33e>
 8008706:	2301      	movs	r3, #1
 8008708:	e000      	b.n	800870c <HAL_TIM_PWM_Start_DMA+0x340>
 800870a:	2300      	movs	r3, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d008      	beq.n	8008722 <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2180      	movs	r1, #128	@ 0x80
 800871c:	0209      	lsls	r1, r1, #8
 800871e:	430a      	orrs	r2, r1
 8008720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a1b      	ldr	r2, [pc, #108]	@ (8008794 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d004      	beq.n	8008736 <HAL_TIM_PWM_Start_DMA+0x36a>
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a1b      	ldr	r2, [pc, #108]	@ (80087a0 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d116      	bne.n	8008764 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	4a19      	ldr	r2, [pc, #100]	@ (80087a4 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 800873e:	4013      	ands	r3, r2
 8008740:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	2b06      	cmp	r3, #6
 8008746:	d016      	beq.n	8008776 <HAL_TIM_PWM_Start_DMA+0x3aa>
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	2380      	movs	r3, #128	@ 0x80
 800874c:	025b      	lsls	r3, r3, #9
 800874e:	429a      	cmp	r2, r3
 8008750:	d011      	beq.n	8008776 <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	2101      	movs	r1, #1
 800875e:	430a      	orrs	r2, r1
 8008760:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008762:	e008      	b.n	8008776 <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2101      	movs	r1, #1
 8008770:	430a      	orrs	r2, r1
 8008772:	601a      	str	r2, [r3, #0]
 8008774:	e000      	b.n	8008778 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008776:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8008778:	2317      	movs	r3, #23
 800877a:	18fb      	adds	r3, r7, r3
 800877c:	781b      	ldrb	r3, [r3, #0]
}
 800877e:	0018      	movs	r0, r3
 8008780:	46bd      	mov	sp, r7
 8008782:	b006      	add	sp, #24
 8008784:	bd80      	pop	{r7, pc}
 8008786:	46c0      	nop			@ (mov r8, r8)
 8008788:	08008c31 	.word	0x08008c31
 800878c:	08008cdb 	.word	0x08008cdb
 8008790:	08008b9d 	.word	0x08008b9d
 8008794:	40012c00 	.word	0x40012c00
 8008798:	40014400 	.word	0x40014400
 800879c:	40014800 	.word	0x40014800
 80087a0:	40000400 	.word	0x40000400
 80087a4:	00010007 	.word	0x00010007

080087a8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087b2:	230f      	movs	r3, #15
 80087b4:	18fb      	adds	r3, r7, r3
 80087b6:	2200      	movs	r2, #0
 80087b8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	2b0c      	cmp	r3, #12
 80087be:	d039      	beq.n	8008834 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	2b0c      	cmp	r3, #12
 80087c4:	d844      	bhi.n	8008850 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b08      	cmp	r3, #8
 80087ca:	d025      	beq.n	8008818 <HAL_TIM_PWM_Stop_DMA+0x70>
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2b08      	cmp	r3, #8
 80087d0:	d83e      	bhi.n	8008850 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d003      	beq.n	80087e0 <HAL_TIM_PWM_Stop_DMA+0x38>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b04      	cmp	r3, #4
 80087dc:	d00e      	beq.n	80087fc <HAL_TIM_PWM_Stop_DMA+0x54>
 80087de:	e037      	b.n	8008850 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68da      	ldr	r2, [r3, #12]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	495a      	ldr	r1, [pc, #360]	@ (8008954 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80087ec:	400a      	ands	r2, r1
 80087ee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f4:	0018      	movs	r0, r3
 80087f6:	f7fe fda7 	bl	8007348 <HAL_DMA_Abort_IT>
      break;
 80087fa:	e02e      	b.n	800885a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68da      	ldr	r2, [r3, #12]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4954      	ldr	r1, [pc, #336]	@ (8008958 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8008808:	400a      	ands	r2, r1
 800880a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008810:	0018      	movs	r0, r3
 8008812:	f7fe fd99 	bl	8007348 <HAL_DMA_Abort_IT>
      break;
 8008816:	e020      	b.n	800885a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68da      	ldr	r2, [r3, #12]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	494e      	ldr	r1, [pc, #312]	@ (800895c <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8008824:	400a      	ands	r2, r1
 8008826:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882c:	0018      	movs	r0, r3
 800882e:	f7fe fd8b 	bl	8007348 <HAL_DMA_Abort_IT>
      break;
 8008832:	e012      	b.n	800885a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68da      	ldr	r2, [r3, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4948      	ldr	r1, [pc, #288]	@ (8008960 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8008840:	400a      	ands	r2, r1
 8008842:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008848:	0018      	movs	r0, r3
 800884a:	f7fe fd7d 	bl	8007348 <HAL_DMA_Abort_IT>
      break;
 800884e:	e004      	b.n	800885a <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8008850:	230f      	movs	r3, #15
 8008852:	18fb      	adds	r3, r7, r3
 8008854:	2201      	movs	r2, #1
 8008856:	701a      	strb	r2, [r3, #0]
      break;
 8008858:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800885a:	230f      	movs	r3, #15
 800885c:	18fb      	adds	r3, r7, r3
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d000      	beq.n	8008866 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8008864:	e06e      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	6839      	ldr	r1, [r7, #0]
 800886c:	2200      	movs	r2, #0
 800886e:	0018      	movs	r0, r3
 8008870:	f000 fd7e 	bl	8009370 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a3a      	ldr	r2, [pc, #232]	@ (8008964 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d009      	beq.n	8008892 <HAL_TIM_PWM_Stop_DMA+0xea>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a39      	ldr	r2, [pc, #228]	@ (8008968 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d004      	beq.n	8008892 <HAL_TIM_PWM_Stop_DMA+0xea>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a37      	ldr	r2, [pc, #220]	@ (800896c <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d101      	bne.n	8008896 <HAL_TIM_PWM_Stop_DMA+0xee>
 8008892:	2301      	movs	r3, #1
 8008894:	e000      	b.n	8008898 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8008896:	2300      	movs	r3, #0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d013      	beq.n	80088c4 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	4a33      	ldr	r2, [pc, #204]	@ (8008970 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80088a4:	4013      	ands	r3, r2
 80088a6:	d10d      	bne.n	80088c4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	4a31      	ldr	r2, [pc, #196]	@ (8008974 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80088b0:	4013      	ands	r3, r2
 80088b2:	d107      	bne.n	80088c4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	492e      	ldr	r1, [pc, #184]	@ (8008978 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 80088c0:	400a      	ands	r2, r1
 80088c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	4a29      	ldr	r2, [pc, #164]	@ (8008970 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 80088cc:	4013      	ands	r3, r2
 80088ce:	d10d      	bne.n	80088ec <HAL_TIM_PWM_Stop_DMA+0x144>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	4a27      	ldr	r2, [pc, #156]	@ (8008974 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 80088d8:	4013      	ands	r3, r2
 80088da:	d107      	bne.n	80088ec <HAL_TIM_PWM_Stop_DMA+0x144>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2101      	movs	r1, #1
 80088e8:	438a      	bics	r2, r1
 80088ea:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d104      	bne.n	80088fc <HAL_TIM_PWM_Stop_DMA+0x154>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	223e      	movs	r2, #62	@ 0x3e
 80088f6:	2101      	movs	r1, #1
 80088f8:	5499      	strb	r1, [r3, r2]
 80088fa:	e023      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	2b04      	cmp	r3, #4
 8008900:	d104      	bne.n	800890c <HAL_TIM_PWM_Stop_DMA+0x164>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	223f      	movs	r2, #63	@ 0x3f
 8008906:	2101      	movs	r1, #1
 8008908:	5499      	strb	r1, [r3, r2]
 800890a:	e01b      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	2b08      	cmp	r3, #8
 8008910:	d104      	bne.n	800891c <HAL_TIM_PWM_Stop_DMA+0x174>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2240      	movs	r2, #64	@ 0x40
 8008916:	2101      	movs	r1, #1
 8008918:	5499      	strb	r1, [r3, r2]
 800891a:	e013      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	2b0c      	cmp	r3, #12
 8008920:	d104      	bne.n	800892c <HAL_TIM_PWM_Stop_DMA+0x184>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2241      	movs	r2, #65	@ 0x41
 8008926:	2101      	movs	r1, #1
 8008928:	5499      	strb	r1, [r3, r2]
 800892a:	e00b      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b10      	cmp	r3, #16
 8008930:	d104      	bne.n	800893c <HAL_TIM_PWM_Stop_DMA+0x194>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2242      	movs	r2, #66	@ 0x42
 8008936:	2101      	movs	r1, #1
 8008938:	5499      	strb	r1, [r3, r2]
 800893a:	e003      	b.n	8008944 <HAL_TIM_PWM_Stop_DMA+0x19c>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2243      	movs	r2, #67	@ 0x43
 8008940:	2101      	movs	r1, #1
 8008942:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8008944:	230f      	movs	r3, #15
 8008946:	18fb      	adds	r3, r7, r3
 8008948:	781b      	ldrb	r3, [r3, #0]
}
 800894a:	0018      	movs	r0, r3
 800894c:	46bd      	mov	sp, r7
 800894e:	b004      	add	sp, #16
 8008950:	bd80      	pop	{r7, pc}
 8008952:	46c0      	nop			@ (mov r8, r8)
 8008954:	fffffdff 	.word	0xfffffdff
 8008958:	fffffbff 	.word	0xfffffbff
 800895c:	fffff7ff 	.word	0xfffff7ff
 8008960:	ffffefff 	.word	0xffffefff
 8008964:	40012c00 	.word	0x40012c00
 8008968:	40014400 	.word	0x40014400
 800896c:	40014800 	.word	0x40014800
 8008970:	00001111 	.word	0x00001111
 8008974:	00000444 	.word	0x00000444
 8008978:	ffff7fff 	.word	0xffff7fff

0800897c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b086      	sub	sp, #24
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008988:	2317      	movs	r3, #23
 800898a:	18fb      	adds	r3, r7, r3
 800898c:	2200      	movs	r2, #0
 800898e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	223c      	movs	r2, #60	@ 0x3c
 8008994:	5c9b      	ldrb	r3, [r3, r2]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d101      	bne.n	800899e <HAL_TIM_PWM_ConfigChannel+0x22>
 800899a:	2302      	movs	r3, #2
 800899c:	e0e5      	b.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	223c      	movs	r2, #60	@ 0x3c
 80089a2:	2101      	movs	r1, #1
 80089a4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2b14      	cmp	r3, #20
 80089aa:	d900      	bls.n	80089ae <HAL_TIM_PWM_ConfigChannel+0x32>
 80089ac:	e0d1      	b.n	8008b52 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	009a      	lsls	r2, r3, #2
 80089b2:	4b70      	ldr	r3, [pc, #448]	@ (8008b74 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80089b4:	18d3      	adds	r3, r2, r3
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	0011      	movs	r1, r2
 80089c2:	0018      	movs	r0, r3
 80089c4:	f000 fa38 	bl	8008e38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	699a      	ldr	r2, [r3, #24]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2108      	movs	r1, #8
 80089d4:	430a      	orrs	r2, r1
 80089d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	699a      	ldr	r2, [r3, #24]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2104      	movs	r1, #4
 80089e4:	438a      	bics	r2, r1
 80089e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6999      	ldr	r1, [r3, #24]
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	691a      	ldr	r2, [r3, #16]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	619a      	str	r2, [r3, #24]
      break;
 80089fa:	e0af      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	0011      	movs	r1, r2
 8008a04:	0018      	movs	r0, r3
 8008a06:	f000 fa97 	bl	8008f38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	699a      	ldr	r2, [r3, #24]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2180      	movs	r1, #128	@ 0x80
 8008a16:	0109      	lsls	r1, r1, #4
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	699a      	ldr	r2, [r3, #24]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4954      	ldr	r1, [pc, #336]	@ (8008b78 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008a28:	400a      	ands	r2, r1
 8008a2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6999      	ldr	r1, [r3, #24]
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	021a      	lsls	r2, r3, #8
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	619a      	str	r2, [r3, #24]
      break;
 8008a40:	e08c      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	0011      	movs	r1, r2
 8008a4a:	0018      	movs	r0, r3
 8008a4c:	f000 faf2 	bl	8009034 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	69da      	ldr	r2, [r3, #28]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2108      	movs	r1, #8
 8008a5c:	430a      	orrs	r2, r1
 8008a5e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	69da      	ldr	r2, [r3, #28]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	2104      	movs	r1, #4
 8008a6c:	438a      	bics	r2, r1
 8008a6e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	69d9      	ldr	r1, [r3, #28]
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	691a      	ldr	r2, [r3, #16]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	61da      	str	r2, [r3, #28]
      break;
 8008a82:	e06b      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	0011      	movs	r1, r2
 8008a8c:	0018      	movs	r0, r3
 8008a8e:	f000 fb53 	bl	8009138 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	69da      	ldr	r2, [r3, #28]
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2180      	movs	r1, #128	@ 0x80
 8008a9e:	0109      	lsls	r1, r1, #4
 8008aa0:	430a      	orrs	r2, r1
 8008aa2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	69da      	ldr	r2, [r3, #28]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4932      	ldr	r1, [pc, #200]	@ (8008b78 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008ab0:	400a      	ands	r2, r1
 8008ab2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	69d9      	ldr	r1, [r3, #28]
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	021a      	lsls	r2, r3, #8
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	430a      	orrs	r2, r1
 8008ac6:	61da      	str	r2, [r3, #28]
      break;
 8008ac8:	e048      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	0011      	movs	r1, r2
 8008ad2:	0018      	movs	r0, r3
 8008ad4:	f000 fb94 	bl	8009200 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2108      	movs	r1, #8
 8008ae4:	430a      	orrs	r2, r1
 8008ae6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2104      	movs	r1, #4
 8008af4:	438a      	bics	r2, r1
 8008af6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	691a      	ldr	r2, [r3, #16]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	430a      	orrs	r2, r1
 8008b08:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b0a:	e027      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	0011      	movs	r1, r2
 8008b14:	0018      	movs	r0, r3
 8008b16:	f000 fbcd 	bl	80092b4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2180      	movs	r1, #128	@ 0x80
 8008b26:	0109      	lsls	r1, r1, #4
 8008b28:	430a      	orrs	r2, r1
 8008b2a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4910      	ldr	r1, [pc, #64]	@ (8008b78 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008b38:	400a      	ands	r2, r1
 8008b3a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	021a      	lsls	r2, r3, #8
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	430a      	orrs	r2, r1
 8008b4e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b50:	e004      	b.n	8008b5c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8008b52:	2317      	movs	r3, #23
 8008b54:	18fb      	adds	r3, r7, r3
 8008b56:	2201      	movs	r2, #1
 8008b58:	701a      	strb	r2, [r3, #0]
      break;
 8008b5a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	223c      	movs	r2, #60	@ 0x3c
 8008b60:	2100      	movs	r1, #0
 8008b62:	5499      	strb	r1, [r3, r2]

  return status;
 8008b64:	2317      	movs	r3, #23
 8008b66:	18fb      	adds	r3, r7, r3
 8008b68:	781b      	ldrb	r3, [r3, #0]
}
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	b006      	add	sp, #24
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	46c0      	nop			@ (mov r8, r8)
 8008b74:	080098fc 	.word	0x080098fc
 8008b78:	fffffbff 	.word	0xfffffbff

08008b7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008b84:	46c0      	nop			@ (mov r8, r8)
 8008b86:	46bd      	mov	sp, r7
 8008b88:	b002      	add	sp, #8
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008b94:	46c0      	nop			@ (mov r8, r8)
 8008b96:	46bd      	mov	sp, r7
 8008b98:	b002      	add	sp, #8
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d107      	bne.n	8008bc4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	223e      	movs	r2, #62	@ 0x3e
 8008bbe:	2101      	movs	r1, #1
 8008bc0:	5499      	strb	r1, [r3, r2]
 8008bc2:	e02a      	b.n	8008c1a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d107      	bne.n	8008bde <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2202      	movs	r2, #2
 8008bd2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	223f      	movs	r2, #63	@ 0x3f
 8008bd8:	2101      	movs	r1, #1
 8008bda:	5499      	strb	r1, [r3, r2]
 8008bdc:	e01d      	b.n	8008c1a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be2:	687a      	ldr	r2, [r7, #4]
 8008be4:	429a      	cmp	r2, r3
 8008be6:	d107      	bne.n	8008bf8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	2204      	movs	r2, #4
 8008bec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2240      	movs	r2, #64	@ 0x40
 8008bf2:	2101      	movs	r1, #1
 8008bf4:	5499      	strb	r1, [r3, r2]
 8008bf6:	e010      	b.n	8008c1a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d107      	bne.n	8008c12 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2208      	movs	r2, #8
 8008c06:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2241      	movs	r2, #65	@ 0x41
 8008c0c:	2101      	movs	r1, #1
 8008c0e:	5499      	strb	r1, [r3, r2]
 8008c10:	e003      	b.n	8008c1a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	223d      	movs	r2, #61	@ 0x3d
 8008c16:	2101      	movs	r1, #1
 8008c18:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	0018      	movs	r0, r3
 8008c1e:	f7ff ffb5 	bl	8008b8c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	2200      	movs	r2, #0
 8008c26:	771a      	strb	r2, [r3, #28]
}
 8008c28:	46c0      	nop			@ (mov r8, r8)
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	b004      	add	sp, #16
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b084      	sub	sp, #16
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c3c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d10b      	bne.n	8008c60 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	69db      	ldr	r3, [r3, #28]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d136      	bne.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	223e      	movs	r2, #62	@ 0x3e
 8008c5a:	2101      	movs	r1, #1
 8008c5c:	5499      	strb	r1, [r3, r2]
 8008c5e:	e031      	b.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d10b      	bne.n	8008c82 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	69db      	ldr	r3, [r3, #28]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d125      	bne.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	223f      	movs	r2, #63	@ 0x3f
 8008c7c:	2101      	movs	r1, #1
 8008c7e:	5499      	strb	r1, [r3, r2]
 8008c80:	e020      	b.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d10b      	bne.n	8008ca4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2204      	movs	r2, #4
 8008c90:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	69db      	ldr	r3, [r3, #28]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d114      	bne.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2240      	movs	r2, #64	@ 0x40
 8008c9e:	2101      	movs	r1, #1
 8008ca0:	5499      	strb	r1, [r3, r2]
 8008ca2:	e00f      	b.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d10a      	bne.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2208      	movs	r2, #8
 8008cb2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	69db      	ldr	r3, [r3, #28]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d103      	bne.n	8008cc4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2241      	movs	r2, #65	@ 0x41
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	0018      	movs	r0, r3
 8008cc8:	f7f9 ff70 	bl	8002bac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	771a      	strb	r2, [r3, #28]
}
 8008cd2:	46c0      	nop			@ (mov r8, r8)
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	b004      	add	sp, #16
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b084      	sub	sp, #16
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ce6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	429a      	cmp	r2, r3
 8008cf0:	d103      	bne.n	8008cfa <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2201      	movs	r2, #1
 8008cf6:	771a      	strb	r2, [r3, #28]
 8008cf8:	e019      	b.n	8008d2e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d103      	bne.n	8008d0c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2202      	movs	r2, #2
 8008d08:	771a      	strb	r2, [r3, #28]
 8008d0a:	e010      	b.n	8008d2e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d103      	bne.n	8008d1e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2204      	movs	r2, #4
 8008d1a:	771a      	strb	r2, [r3, #28]
 8008d1c:	e007      	b.n	8008d2e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d102      	bne.n	8008d2e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2208      	movs	r2, #8
 8008d2c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	0018      	movs	r0, r3
 8008d32:	f7ff ff23 	bl	8008b7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	771a      	strb	r2, [r3, #28]
}
 8008d3c:	46c0      	nop			@ (mov r8, r8)
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	b004      	add	sp, #16
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4a32      	ldr	r2, [pc, #200]	@ (8008e20 <TIM_Base_SetConfig+0xdc>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d003      	beq.n	8008d64 <TIM_Base_SetConfig+0x20>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a31      	ldr	r2, [pc, #196]	@ (8008e24 <TIM_Base_SetConfig+0xe0>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d108      	bne.n	8008d76 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2270      	movs	r2, #112	@ 0x70
 8008d68:	4393      	bics	r3, r2
 8008d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	68fa      	ldr	r2, [r7, #12]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4a29      	ldr	r2, [pc, #164]	@ (8008e20 <TIM_Base_SetConfig+0xdc>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d00f      	beq.n	8008d9e <TIM_Base_SetConfig+0x5a>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	4a28      	ldr	r2, [pc, #160]	@ (8008e24 <TIM_Base_SetConfig+0xe0>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d00b      	beq.n	8008d9e <TIM_Base_SetConfig+0x5a>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	4a27      	ldr	r2, [pc, #156]	@ (8008e28 <TIM_Base_SetConfig+0xe4>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d007      	beq.n	8008d9e <TIM_Base_SetConfig+0x5a>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4a26      	ldr	r2, [pc, #152]	@ (8008e2c <TIM_Base_SetConfig+0xe8>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d003      	beq.n	8008d9e <TIM_Base_SetConfig+0x5a>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a25      	ldr	r2, [pc, #148]	@ (8008e30 <TIM_Base_SetConfig+0xec>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d108      	bne.n	8008db0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	4a24      	ldr	r2, [pc, #144]	@ (8008e34 <TIM_Base_SetConfig+0xf0>)
 8008da2:	4013      	ands	r3, r2
 8008da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	68fa      	ldr	r2, [r7, #12]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2280      	movs	r2, #128	@ 0x80
 8008db4:	4393      	bics	r3, r2
 8008db6:	001a      	movs	r2, r3
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	695b      	ldr	r3, [r3, #20]
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	689a      	ldr	r2, [r3, #8]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a11      	ldr	r2, [pc, #68]	@ (8008e20 <TIM_Base_SetConfig+0xdc>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d007      	beq.n	8008dee <TIM_Base_SetConfig+0xaa>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a12      	ldr	r2, [pc, #72]	@ (8008e2c <TIM_Base_SetConfig+0xe8>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d003      	beq.n	8008dee <TIM_Base_SetConfig+0xaa>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a11      	ldr	r2, [pc, #68]	@ (8008e30 <TIM_Base_SetConfig+0xec>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d103      	bne.n	8008df6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	691a      	ldr	r2, [r3, #16]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	691b      	ldr	r3, [r3, #16]
 8008e00:	2201      	movs	r2, #1
 8008e02:	4013      	ands	r3, r2
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d106      	bne.n	8008e16 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	691b      	ldr	r3, [r3, #16]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	4393      	bics	r3, r2
 8008e10:	001a      	movs	r2, r3
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	611a      	str	r2, [r3, #16]
  }
}
 8008e16:	46c0      	nop			@ (mov r8, r8)
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	b004      	add	sp, #16
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	46c0      	nop			@ (mov r8, r8)
 8008e20:	40012c00 	.word	0x40012c00
 8008e24:	40000400 	.word	0x40000400
 8008e28:	40002000 	.word	0x40002000
 8008e2c:	40014400 	.word	0x40014400
 8008e30:	40014800 	.word	0x40014800
 8008e34:	fffffcff 	.word	0xfffffcff

08008e38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6a1b      	ldr	r3, [r3, #32]
 8008e46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	4393      	bics	r3, r2
 8008e50:	001a      	movs	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	699b      	ldr	r3, [r3, #24]
 8008e60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	4a2e      	ldr	r2, [pc, #184]	@ (8008f20 <TIM_OC1_SetConfig+0xe8>)
 8008e66:	4013      	ands	r3, r2
 8008e68:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2203      	movs	r2, #3
 8008e6e:	4393      	bics	r3, r2
 8008e70:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	68fa      	ldr	r2, [r7, #12]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	4393      	bics	r3, r2
 8008e82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	697a      	ldr	r2, [r7, #20]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a24      	ldr	r2, [pc, #144]	@ (8008f24 <TIM_OC1_SetConfig+0xec>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d007      	beq.n	8008ea6 <TIM_OC1_SetConfig+0x6e>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a23      	ldr	r2, [pc, #140]	@ (8008f28 <TIM_OC1_SetConfig+0xf0>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d003      	beq.n	8008ea6 <TIM_OC1_SetConfig+0x6e>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a22      	ldr	r2, [pc, #136]	@ (8008f2c <TIM_OC1_SetConfig+0xf4>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d10c      	bne.n	8008ec0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	2208      	movs	r2, #8
 8008eaa:	4393      	bics	r3, r2
 8008eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	697a      	ldr	r2, [r7, #20]
 8008eb4:	4313      	orrs	r3, r2
 8008eb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	2204      	movs	r2, #4
 8008ebc:	4393      	bics	r3, r2
 8008ebe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a18      	ldr	r2, [pc, #96]	@ (8008f24 <TIM_OC1_SetConfig+0xec>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d007      	beq.n	8008ed8 <TIM_OC1_SetConfig+0xa0>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	4a17      	ldr	r2, [pc, #92]	@ (8008f28 <TIM_OC1_SetConfig+0xf0>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d003      	beq.n	8008ed8 <TIM_OC1_SetConfig+0xa0>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4a16      	ldr	r2, [pc, #88]	@ (8008f2c <TIM_OC1_SetConfig+0xf4>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d111      	bne.n	8008efc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	4a15      	ldr	r2, [pc, #84]	@ (8008f30 <TIM_OC1_SetConfig+0xf8>)
 8008edc:	4013      	ands	r3, r2
 8008ede:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	4a14      	ldr	r2, [pc, #80]	@ (8008f34 <TIM_OC1_SetConfig+0xfc>)
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	685a      	ldr	r2, [r3, #4]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	621a      	str	r2, [r3, #32]
}
 8008f16:	46c0      	nop			@ (mov r8, r8)
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	b006      	add	sp, #24
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	46c0      	nop			@ (mov r8, r8)
 8008f20:	fffeff8f 	.word	0xfffeff8f
 8008f24:	40012c00 	.word	0x40012c00
 8008f28:	40014400 	.word	0x40014400
 8008f2c:	40014800 	.word	0x40014800
 8008f30:	fffffeff 	.word	0xfffffeff
 8008f34:	fffffdff 	.word	0xfffffdff

08008f38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b086      	sub	sp, #24
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a1b      	ldr	r3, [r3, #32]
 8008f46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6a1b      	ldr	r3, [r3, #32]
 8008f4c:	2210      	movs	r2, #16
 8008f4e:	4393      	bics	r3, r2
 8008f50:	001a      	movs	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	699b      	ldr	r3, [r3, #24]
 8008f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	4a2c      	ldr	r2, [pc, #176]	@ (8009018 <TIM_OC2_SetConfig+0xe0>)
 8008f66:	4013      	ands	r3, r2
 8008f68:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	4a2b      	ldr	r2, [pc, #172]	@ (800901c <TIM_OC2_SetConfig+0xe4>)
 8008f6e:	4013      	ands	r3, r2
 8008f70:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	021b      	lsls	r3, r3, #8
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	2220      	movs	r2, #32
 8008f82:	4393      	bics	r3, r2
 8008f84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	697a      	ldr	r2, [r7, #20]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	4a22      	ldr	r2, [pc, #136]	@ (8009020 <TIM_OC2_SetConfig+0xe8>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d10d      	bne.n	8008fb6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	2280      	movs	r2, #128	@ 0x80
 8008f9e:	4393      	bics	r3, r2
 8008fa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2240      	movs	r2, #64	@ 0x40
 8008fb2:	4393      	bics	r3, r2
 8008fb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a19      	ldr	r2, [pc, #100]	@ (8009020 <TIM_OC2_SetConfig+0xe8>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d007      	beq.n	8008fce <TIM_OC2_SetConfig+0x96>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a18      	ldr	r2, [pc, #96]	@ (8009024 <TIM_OC2_SetConfig+0xec>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d003      	beq.n	8008fce <TIM_OC2_SetConfig+0x96>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a17      	ldr	r2, [pc, #92]	@ (8009028 <TIM_OC2_SetConfig+0xf0>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d113      	bne.n	8008ff6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	4a16      	ldr	r2, [pc, #88]	@ (800902c <TIM_OC2_SetConfig+0xf4>)
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	4a15      	ldr	r2, [pc, #84]	@ (8009030 <TIM_OC2_SetConfig+0xf8>)
 8008fda:	4013      	ands	r3, r2
 8008fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	699b      	ldr	r3, [r3, #24]
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	693a      	ldr	r2, [r7, #16]
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	693a      	ldr	r2, [r7, #16]
 8008ffa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	685a      	ldr	r2, [r3, #4]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	697a      	ldr	r2, [r7, #20]
 800900e:	621a      	str	r2, [r3, #32]
}
 8009010:	46c0      	nop			@ (mov r8, r8)
 8009012:	46bd      	mov	sp, r7
 8009014:	b006      	add	sp, #24
 8009016:	bd80      	pop	{r7, pc}
 8009018:	feff8fff 	.word	0xfeff8fff
 800901c:	fffffcff 	.word	0xfffffcff
 8009020:	40012c00 	.word	0x40012c00
 8009024:	40014400 	.word	0x40014400
 8009028:	40014800 	.word	0x40014800
 800902c:	fffffbff 	.word	0xfffffbff
 8009030:	fffff7ff 	.word	0xfffff7ff

08009034 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	4a31      	ldr	r2, [pc, #196]	@ (8009110 <TIM_OC3_SetConfig+0xdc>)
 800904a:	401a      	ands	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	69db      	ldr	r3, [r3, #28]
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	4a2d      	ldr	r2, [pc, #180]	@ (8009114 <TIM_OC3_SetConfig+0xe0>)
 8009060:	4013      	ands	r3, r2
 8009062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2203      	movs	r2, #3
 8009068:	4393      	bics	r3, r2
 800906a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	4a27      	ldr	r2, [pc, #156]	@ (8009118 <TIM_OC3_SetConfig+0xe4>)
 800907a:	4013      	ands	r3, r2
 800907c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	021b      	lsls	r3, r3, #8
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	4313      	orrs	r3, r2
 8009088:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a23      	ldr	r2, [pc, #140]	@ (800911c <TIM_OC3_SetConfig+0xe8>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d10d      	bne.n	80090ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	4a22      	ldr	r2, [pc, #136]	@ (8009120 <TIM_OC3_SetConfig+0xec>)
 8009096:	4013      	ands	r3, r2
 8009098:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	021b      	lsls	r3, r3, #8
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	4313      	orrs	r3, r2
 80090a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009124 <TIM_OC3_SetConfig+0xf0>)
 80090aa:	4013      	ands	r3, r2
 80090ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4a1a      	ldr	r2, [pc, #104]	@ (800911c <TIM_OC3_SetConfig+0xe8>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d007      	beq.n	80090c6 <TIM_OC3_SetConfig+0x92>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	4a1b      	ldr	r2, [pc, #108]	@ (8009128 <TIM_OC3_SetConfig+0xf4>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d003      	beq.n	80090c6 <TIM_OC3_SetConfig+0x92>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	4a1a      	ldr	r2, [pc, #104]	@ (800912c <TIM_OC3_SetConfig+0xf8>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d113      	bne.n	80090ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80090c6:	693b      	ldr	r3, [r7, #16]
 80090c8:	4a19      	ldr	r2, [pc, #100]	@ (8009130 <TIM_OC3_SetConfig+0xfc>)
 80090ca:	4013      	ands	r3, r2
 80090cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	4a18      	ldr	r2, [pc, #96]	@ (8009134 <TIM_OC3_SetConfig+0x100>)
 80090d2:	4013      	ands	r3, r2
 80090d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	695b      	ldr	r3, [r3, #20]
 80090da:	011b      	lsls	r3, r3, #4
 80090dc:	693a      	ldr	r2, [r7, #16]
 80090de:	4313      	orrs	r3, r2
 80090e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	699b      	ldr	r3, [r3, #24]
 80090e6:	011b      	lsls	r3, r3, #4
 80090e8:	693a      	ldr	r2, [r7, #16]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	693a      	ldr	r2, [r7, #16]
 80090f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685a      	ldr	r2, [r3, #4]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	621a      	str	r2, [r3, #32]
}
 8009108:	46c0      	nop			@ (mov r8, r8)
 800910a:	46bd      	mov	sp, r7
 800910c:	b006      	add	sp, #24
 800910e:	bd80      	pop	{r7, pc}
 8009110:	fffffeff 	.word	0xfffffeff
 8009114:	fffeff8f 	.word	0xfffeff8f
 8009118:	fffffdff 	.word	0xfffffdff
 800911c:	40012c00 	.word	0x40012c00
 8009120:	fffff7ff 	.word	0xfffff7ff
 8009124:	fffffbff 	.word	0xfffffbff
 8009128:	40014400 	.word	0x40014400
 800912c:	40014800 	.word	0x40014800
 8009130:	ffffefff 	.word	0xffffefff
 8009134:	ffffdfff 	.word	0xffffdfff

08009138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6a1b      	ldr	r3, [r3, #32]
 8009146:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6a1b      	ldr	r3, [r3, #32]
 800914c:	4a24      	ldr	r2, [pc, #144]	@ (80091e0 <TIM_OC4_SetConfig+0xa8>)
 800914e:	401a      	ands	r2, r3
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	69db      	ldr	r3, [r3, #28]
 800915e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	4a20      	ldr	r2, [pc, #128]	@ (80091e4 <TIM_OC4_SetConfig+0xac>)
 8009164:	4013      	ands	r3, r2
 8009166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	4a1f      	ldr	r2, [pc, #124]	@ (80091e8 <TIM_OC4_SetConfig+0xb0>)
 800916c:	4013      	ands	r3, r2
 800916e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	021b      	lsls	r3, r3, #8
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	4313      	orrs	r3, r2
 800917a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	4a1b      	ldr	r2, [pc, #108]	@ (80091ec <TIM_OC4_SetConfig+0xb4>)
 8009180:	4013      	ands	r3, r2
 8009182:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	689b      	ldr	r3, [r3, #8]
 8009188:	031b      	lsls	r3, r3, #12
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	4313      	orrs	r3, r2
 800918e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4a17      	ldr	r2, [pc, #92]	@ (80091f0 <TIM_OC4_SetConfig+0xb8>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d007      	beq.n	80091a8 <TIM_OC4_SetConfig+0x70>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	4a16      	ldr	r2, [pc, #88]	@ (80091f4 <TIM_OC4_SetConfig+0xbc>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d003      	beq.n	80091a8 <TIM_OC4_SetConfig+0x70>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a15      	ldr	r2, [pc, #84]	@ (80091f8 <TIM_OC4_SetConfig+0xc0>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d109      	bne.n	80091bc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	4a14      	ldr	r2, [pc, #80]	@ (80091fc <TIM_OC4_SetConfig+0xc4>)
 80091ac:	4013      	ands	r3, r2
 80091ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	695b      	ldr	r3, [r3, #20]
 80091b4:	019b      	lsls	r3, r3, #6
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	697a      	ldr	r2, [r7, #20]
 80091c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	621a      	str	r2, [r3, #32]
}
 80091d6:	46c0      	nop			@ (mov r8, r8)
 80091d8:	46bd      	mov	sp, r7
 80091da:	b006      	add	sp, #24
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	46c0      	nop			@ (mov r8, r8)
 80091e0:	ffffefff 	.word	0xffffefff
 80091e4:	feff8fff 	.word	0xfeff8fff
 80091e8:	fffffcff 	.word	0xfffffcff
 80091ec:	ffffdfff 	.word	0xffffdfff
 80091f0:	40012c00 	.word	0x40012c00
 80091f4:	40014400 	.word	0x40014400
 80091f8:	40014800 	.word	0x40014800
 80091fc:	ffffbfff 	.word	0xffffbfff

08009200 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b086      	sub	sp, #24
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6a1b      	ldr	r3, [r3, #32]
 800920e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6a1b      	ldr	r3, [r3, #32]
 8009214:	4a21      	ldr	r2, [pc, #132]	@ (800929c <TIM_OC5_SetConfig+0x9c>)
 8009216:	401a      	ands	r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	4a1d      	ldr	r2, [pc, #116]	@ (80092a0 <TIM_OC5_SetConfig+0xa0>)
 800922c:	4013      	ands	r3, r2
 800922e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	4313      	orrs	r3, r2
 8009238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	4a19      	ldr	r2, [pc, #100]	@ (80092a4 <TIM_OC5_SetConfig+0xa4>)
 800923e:	4013      	ands	r3, r2
 8009240:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	041b      	lsls	r3, r3, #16
 8009248:	693a      	ldr	r2, [r7, #16]
 800924a:	4313      	orrs	r3, r2
 800924c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a15      	ldr	r2, [pc, #84]	@ (80092a8 <TIM_OC5_SetConfig+0xa8>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d007      	beq.n	8009266 <TIM_OC5_SetConfig+0x66>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a14      	ldr	r2, [pc, #80]	@ (80092ac <TIM_OC5_SetConfig+0xac>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d003      	beq.n	8009266 <TIM_OC5_SetConfig+0x66>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4a13      	ldr	r2, [pc, #76]	@ (80092b0 <TIM_OC5_SetConfig+0xb0>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d109      	bne.n	800927a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	4a0c      	ldr	r2, [pc, #48]	@ (800929c <TIM_OC5_SetConfig+0x9c>)
 800926a:	4013      	ands	r3, r2
 800926c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	695b      	ldr	r3, [r3, #20]
 8009272:	021b      	lsls	r3, r3, #8
 8009274:	697a      	ldr	r2, [r7, #20]
 8009276:	4313      	orrs	r3, r2
 8009278:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	697a      	ldr	r2, [r7, #20]
 800927e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	685a      	ldr	r2, [r3, #4]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	693a      	ldr	r2, [r7, #16]
 8009292:	621a      	str	r2, [r3, #32]
}
 8009294:	46c0      	nop			@ (mov r8, r8)
 8009296:	46bd      	mov	sp, r7
 8009298:	b006      	add	sp, #24
 800929a:	bd80      	pop	{r7, pc}
 800929c:	fffeffff 	.word	0xfffeffff
 80092a0:	fffeff8f 	.word	0xfffeff8f
 80092a4:	fffdffff 	.word	0xfffdffff
 80092a8:	40012c00 	.word	0x40012c00
 80092ac:	40014400 	.word	0x40014400
 80092b0:	40014800 	.word	0x40014800

080092b4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a1b      	ldr	r3, [r3, #32]
 80092c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a1b      	ldr	r3, [r3, #32]
 80092c8:	4a22      	ldr	r2, [pc, #136]	@ (8009354 <TIM_OC6_SetConfig+0xa0>)
 80092ca:	401a      	ands	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	4a1e      	ldr	r2, [pc, #120]	@ (8009358 <TIM_OC6_SetConfig+0xa4>)
 80092e0:	4013      	ands	r3, r2
 80092e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	021b      	lsls	r3, r3, #8
 80092ea:	68fa      	ldr	r2, [r7, #12]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	4a1a      	ldr	r2, [pc, #104]	@ (800935c <TIM_OC6_SetConfig+0xa8>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	051b      	lsls	r3, r3, #20
 80092fe:	693a      	ldr	r2, [r7, #16]
 8009300:	4313      	orrs	r3, r2
 8009302:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a16      	ldr	r2, [pc, #88]	@ (8009360 <TIM_OC6_SetConfig+0xac>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d007      	beq.n	800931c <TIM_OC6_SetConfig+0x68>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	4a15      	ldr	r2, [pc, #84]	@ (8009364 <TIM_OC6_SetConfig+0xb0>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d003      	beq.n	800931c <TIM_OC6_SetConfig+0x68>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	4a14      	ldr	r2, [pc, #80]	@ (8009368 <TIM_OC6_SetConfig+0xb4>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d109      	bne.n	8009330 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	4a13      	ldr	r2, [pc, #76]	@ (800936c <TIM_OC6_SetConfig+0xb8>)
 8009320:	4013      	ands	r3, r2
 8009322:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	695b      	ldr	r3, [r3, #20]
 8009328:	029b      	lsls	r3, r3, #10
 800932a:	697a      	ldr	r2, [r7, #20]
 800932c:	4313      	orrs	r3, r2
 800932e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	697a      	ldr	r2, [r7, #20]
 8009334:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	685a      	ldr	r2, [r3, #4]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	693a      	ldr	r2, [r7, #16]
 8009348:	621a      	str	r2, [r3, #32]
}
 800934a:	46c0      	nop			@ (mov r8, r8)
 800934c:	46bd      	mov	sp, r7
 800934e:	b006      	add	sp, #24
 8009350:	bd80      	pop	{r7, pc}
 8009352:	46c0      	nop			@ (mov r8, r8)
 8009354:	ffefffff 	.word	0xffefffff
 8009358:	feff8fff 	.word	0xfeff8fff
 800935c:	ffdfffff 	.word	0xffdfffff
 8009360:	40012c00 	.word	0x40012c00
 8009364:	40014400 	.word	0x40014400
 8009368:	40014800 	.word	0x40014800
 800936c:	fffbffff 	.word	0xfffbffff

08009370 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b086      	sub	sp, #24
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	221f      	movs	r2, #31
 8009380:	4013      	ands	r3, r2
 8009382:	2201      	movs	r2, #1
 8009384:	409a      	lsls	r2, r3
 8009386:	0013      	movs	r3, r2
 8009388:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6a1b      	ldr	r3, [r3, #32]
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	43d2      	mvns	r2, r2
 8009392:	401a      	ands	r2, r3
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6a1a      	ldr	r2, [r3, #32]
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	211f      	movs	r1, #31
 80093a0:	400b      	ands	r3, r1
 80093a2:	6879      	ldr	r1, [r7, #4]
 80093a4:	4099      	lsls	r1, r3
 80093a6:	000b      	movs	r3, r1
 80093a8:	431a      	orrs	r2, r3
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	621a      	str	r2, [r3, #32]
}
 80093ae:	46c0      	nop			@ (mov r8, r8)
 80093b0:	46bd      	mov	sp, r7
 80093b2:	b006      	add	sp, #24
 80093b4:	bd80      	pop	{r7, pc}
	...

080093b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	223c      	movs	r2, #60	@ 0x3c
 80093c6:	5c9b      	ldrb	r3, [r3, r2]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093cc:	2302      	movs	r3, #2
 80093ce:	e04a      	b.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	223c      	movs	r2, #60	@ 0x3c
 80093d4:	2101      	movs	r1, #1
 80093d6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	223d      	movs	r2, #61	@ 0x3d
 80093dc:	2102      	movs	r1, #2
 80093de:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4a1e      	ldr	r2, [pc, #120]	@ (8009470 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d108      	bne.n	800940c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009474 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80093fe:	4013      	ands	r3, r2
 8009400:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	685b      	ldr	r3, [r3, #4]
 8009406:	68fa      	ldr	r2, [r7, #12]
 8009408:	4313      	orrs	r3, r2
 800940a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2270      	movs	r2, #112	@ 0x70
 8009410:	4393      	bics	r3, r2
 8009412:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	4313      	orrs	r3, r2
 800941c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a11      	ldr	r2, [pc, #68]	@ (8009470 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d004      	beq.n	800943a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a10      	ldr	r2, [pc, #64]	@ (8009478 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d10c      	bne.n	8009454 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2280      	movs	r2, #128	@ 0x80
 800943e:	4393      	bics	r3, r2
 8009440:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	68ba      	ldr	r2, [r7, #8]
 8009448:	4313      	orrs	r3, r2
 800944a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	223d      	movs	r2, #61	@ 0x3d
 8009458:	2101      	movs	r1, #1
 800945a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	223c      	movs	r2, #60	@ 0x3c
 8009460:	2100      	movs	r1, #0
 8009462:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	0018      	movs	r0, r3
 8009468:	46bd      	mov	sp, r7
 800946a:	b004      	add	sp, #16
 800946c:	bd80      	pop	{r7, pc}
 800946e:	46c0      	nop			@ (mov r8, r8)
 8009470:	40012c00 	.word	0x40012c00
 8009474:	ff0fffff 	.word	0xff0fffff
 8009478:	40000400 	.word	0x40000400

0800947c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b084      	sub	sp, #16
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009486:	2300      	movs	r3, #0
 8009488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	223c      	movs	r2, #60	@ 0x3c
 800948e:	5c9b      	ldrb	r3, [r3, r2]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d101      	bne.n	8009498 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009494:	2302      	movs	r3, #2
 8009496:	e06f      	b.n	8009578 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	223c      	movs	r2, #60	@ 0x3c
 800949c:	2101      	movs	r1, #1
 800949e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	22ff      	movs	r2, #255	@ 0xff
 80094a4:	4393      	bics	r3, r2
 80094a6:	001a      	movs	r2, r3
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	4313      	orrs	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	4a33      	ldr	r2, [pc, #204]	@ (8009580 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80094b4:	401a      	ands	r2, r3
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	4313      	orrs	r3, r2
 80094bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	4a30      	ldr	r2, [pc, #192]	@ (8009584 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80094c2:	401a      	ands	r2, r3
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	4313      	orrs	r3, r2
 80094ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	4a2e      	ldr	r2, [pc, #184]	@ (8009588 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80094d0:	401a      	ands	r2, r3
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	4a2b      	ldr	r2, [pc, #172]	@ (800958c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80094de:	401a      	ands	r2, r3
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	4313      	orrs	r3, r2
 80094e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	4a29      	ldr	r2, [pc, #164]	@ (8009590 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80094ec:	401a      	ands	r2, r3
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	4313      	orrs	r3, r2
 80094f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	4a26      	ldr	r2, [pc, #152]	@ (8009594 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80094fa:	401a      	ands	r2, r3
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009500:	4313      	orrs	r3, r2
 8009502:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4a24      	ldr	r2, [pc, #144]	@ (8009598 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8009508:	401a      	ands	r2, r3
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	041b      	lsls	r3, r3, #16
 8009510:	4313      	orrs	r3, r2
 8009512:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	4a21      	ldr	r2, [pc, #132]	@ (800959c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009518:	401a      	ands	r2, r3
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	69db      	ldr	r3, [r3, #28]
 800951e:	4313      	orrs	r3, r2
 8009520:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a1e      	ldr	r2, [pc, #120]	@ (80095a0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d11c      	bne.n	8009566 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4a1d      	ldr	r2, [pc, #116]	@ (80095a4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8009530:	401a      	ands	r2, r3
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009536:	051b      	lsls	r3, r3, #20
 8009538:	4313      	orrs	r3, r2
 800953a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4a1a      	ldr	r2, [pc, #104]	@ (80095a8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8009540:	401a      	ands	r2, r3
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	4313      	orrs	r3, r2
 8009548:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	4a17      	ldr	r2, [pc, #92]	@ (80095ac <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800954e:	401a      	ands	r2, r3
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009554:	4313      	orrs	r3, r2
 8009556:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	4a15      	ldr	r2, [pc, #84]	@ (80095b0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800955c:	401a      	ands	r2, r3
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009562:	4313      	orrs	r3, r2
 8009564:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	68fa      	ldr	r2, [r7, #12]
 800956c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	223c      	movs	r2, #60	@ 0x3c
 8009572:	2100      	movs	r1, #0
 8009574:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	0018      	movs	r0, r3
 800957a:	46bd      	mov	sp, r7
 800957c:	b004      	add	sp, #16
 800957e:	bd80      	pop	{r7, pc}
 8009580:	fffffcff 	.word	0xfffffcff
 8009584:	fffffbff 	.word	0xfffffbff
 8009588:	fffff7ff 	.word	0xfffff7ff
 800958c:	ffffefff 	.word	0xffffefff
 8009590:	ffffdfff 	.word	0xffffdfff
 8009594:	ffffbfff 	.word	0xffffbfff
 8009598:	fff0ffff 	.word	0xfff0ffff
 800959c:	efffffff 	.word	0xefffffff
 80095a0:	40012c00 	.word	0x40012c00
 80095a4:	ff0fffff 	.word	0xff0fffff
 80095a8:	feffffff 	.word	0xfeffffff
 80095ac:	fdffffff 	.word	0xfdffffff
 80095b0:	dfffffff 	.word	0xdfffffff

080095b4 <memset>:
 80095b4:	0003      	movs	r3, r0
 80095b6:	1882      	adds	r2, r0, r2
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d100      	bne.n	80095be <memset+0xa>
 80095bc:	4770      	bx	lr
 80095be:	7019      	strb	r1, [r3, #0]
 80095c0:	3301      	adds	r3, #1
 80095c2:	e7f9      	b.n	80095b8 <memset+0x4>

080095c4 <__libc_init_array>:
 80095c4:	b570      	push	{r4, r5, r6, lr}
 80095c6:	2600      	movs	r6, #0
 80095c8:	4c0c      	ldr	r4, [pc, #48]	@ (80095fc <__libc_init_array+0x38>)
 80095ca:	4d0d      	ldr	r5, [pc, #52]	@ (8009600 <__libc_init_array+0x3c>)
 80095cc:	1b64      	subs	r4, r4, r5
 80095ce:	10a4      	asrs	r4, r4, #2
 80095d0:	42a6      	cmp	r6, r4
 80095d2:	d109      	bne.n	80095e8 <__libc_init_array+0x24>
 80095d4:	2600      	movs	r6, #0
 80095d6:	f000 f819 	bl	800960c <_init>
 80095da:	4c0a      	ldr	r4, [pc, #40]	@ (8009604 <__libc_init_array+0x40>)
 80095dc:	4d0a      	ldr	r5, [pc, #40]	@ (8009608 <__libc_init_array+0x44>)
 80095de:	1b64      	subs	r4, r4, r5
 80095e0:	10a4      	asrs	r4, r4, #2
 80095e2:	42a6      	cmp	r6, r4
 80095e4:	d105      	bne.n	80095f2 <__libc_init_array+0x2e>
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	00b3      	lsls	r3, r6, #2
 80095ea:	58eb      	ldr	r3, [r5, r3]
 80095ec:	4798      	blx	r3
 80095ee:	3601      	adds	r6, #1
 80095f0:	e7ee      	b.n	80095d0 <__libc_init_array+0xc>
 80095f2:	00b3      	lsls	r3, r6, #2
 80095f4:	58eb      	ldr	r3, [r5, r3]
 80095f6:	4798      	blx	r3
 80095f8:	3601      	adds	r6, #1
 80095fa:	e7f2      	b.n	80095e2 <__libc_init_array+0x1e>
 80095fc:	08009950 	.word	0x08009950
 8009600:	08009950 	.word	0x08009950
 8009604:	08009954 	.word	0x08009954
 8009608:	08009950 	.word	0x08009950

0800960c <_init>:
 800960c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960e:	46c0      	nop			@ (mov r8, r8)
 8009610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009612:	bc08      	pop	{r3}
 8009614:	469e      	mov	lr, r3
 8009616:	4770      	bx	lr

08009618 <_fini>:
 8009618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800961a:	46c0      	nop			@ (mov r8, r8)
 800961c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800961e:	bc08      	pop	{r3}
 8009620:	469e      	mov	lr, r3
 8009622:	4770      	bx	lr
