<stg><name>transpose_matrix</name>


<trans_list>

<trans id="275" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="3">
<![CDATA[
:2  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="3">
<![CDATA[
:5  %input_1_load = load i16* %input_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="3">
<![CDATA[
:8  %input_2_load = load i16* %input_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="3">
<![CDATA[
:11  %input_3_load = load i16* %input_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
:14  %input_4_load = load i16* %input_4_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="3">
<![CDATA[
:17  %input_5_load = load i16* %input_5_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
:20  %input_6_load = load i16* %input_6_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="3">
<![CDATA[
:23  %input_7_load = load i16* %input_7_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_0_addr_15 = getelementptr [8 x i16]* %input_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_0_addr_15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="3">
<![CDATA[
:26  %input_0_load_15 = load i16* %input_0_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %input_1_addr_15 = getelementptr [8 x i16]* %input_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_1_addr_15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="3">
<![CDATA[
:29  %input_1_load_15 = load i16* %input_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %input_2_addr_15 = getelementptr [8 x i16]* %input_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_2_addr_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="3">
<![CDATA[
:32  %input_2_load_15 = load i16* %input_2_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_3_addr_15 = getelementptr [8 x i16]* %input_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_3_addr_15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
:35  %input_3_load_15 = load i16* %input_3_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input_4_addr_15 = getelementptr [8 x i16]* %input_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_4_addr_15"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
:38  %input_4_load_15 = load i16* %input_4_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_5_addr_15 = getelementptr [8 x i16]* %input_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_5_addr_15"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
:41  %input_5_load_15 = load i16* %input_5_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %input_6_addr_15 = getelementptr [8 x i16]* %input_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_6_addr_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
:44  %input_6_load_15 = load i16* %input_6_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %input_7_addr_15 = getelementptr [8 x i16]* %input_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_7_addr_15"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:47  %input_7_load_15 = load i16* %input_7_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="3">
<![CDATA[
:2  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %input_0_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="3">
<![CDATA[
:5  %input_1_load = load i16* %input_1_addr, align 2

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %input_1_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="3">
<![CDATA[
:8  %input_2_load = load i16* %input_2_addr, align 2

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="3">
<![CDATA[
:11  %input_3_load = load i16* %input_3_addr, align 2

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
:14  %input_4_load = load i16* %input_4_addr, align 2

]]></Node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="3">
<![CDATA[
:17  %input_5_load = load i16* %input_5_addr, align 2

]]></Node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="3">
<![CDATA[
:20  %input_6_load = load i16* %input_6_addr, align 2

]]></Node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="3">
<![CDATA[
:23  %input_7_load = load i16* %input_7_addr, align 2

]]></Node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="3">
<![CDATA[
:26  %input_0_load_15 = load i16* %input_0_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  store i16 %input_0_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="3">
<![CDATA[
:29  %input_1_load_15 = load i16* %input_1_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  store i16 %input_1_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="3">
<![CDATA[
:32  %input_2_load_15 = load i16* %input_2_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_15"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="3">
<![CDATA[
:35  %input_3_load_15 = load i16* %input_3_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_15"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="3">
<![CDATA[
:38  %input_4_load_15 = load i16* %input_4_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_15"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="3">
<![CDATA[
:41  %input_5_load_15 = load i16* %input_5_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_15"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="3">
<![CDATA[
:44  %input_6_load_15 = load i16* %input_6_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_15"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="3">
<![CDATA[
:47  %input_7_load_15 = load i16* %input_7_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_15"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %input_0_addr_16 = getelementptr [8 x i16]* %input_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_0_addr_16"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
:50  %input_0_load_16 = load i16* %input_0_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %input_1_addr_16 = getelementptr [8 x i16]* %input_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_1_addr_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
:53  %input_1_load_16 = load i16* %input_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %input_2_addr_16 = getelementptr [8 x i16]* %input_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_2_addr_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
:56  %input_2_load_16 = load i16* %input_2_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %input_3_addr_16 = getelementptr [8 x i16]* %input_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_3_addr_16"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="3">
<![CDATA[
:59  %input_3_load_16 = load i16* %input_3_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %input_4_addr_16 = getelementptr [8 x i16]* %input_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_4_addr_16"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
:62  %input_4_load_16 = load i16* %input_4_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_16"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %input_5_addr_16 = getelementptr [8 x i16]* %input_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_5_addr_16"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="3">
<![CDATA[
:65  %input_5_load_16 = load i16* %input_5_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %input_6_addr_16 = getelementptr [8 x i16]* %input_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_6_addr_16"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
:68  %input_6_load_16 = load i16* %input_6_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_16"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %input_7_addr_16 = getelementptr [8 x i16]* %input_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_7_addr_16"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="3">
<![CDATA[
:71  %input_7_load_16 = load i16* %input_7_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_16"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %input_0_addr_17 = getelementptr [8 x i16]* %input_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_0_addr_17"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
:74  %input_0_load_17 = load i16* %input_0_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %input_1_addr_17 = getelementptr [8 x i16]* %input_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_1_addr_17"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="3">
<![CDATA[
:77  %input_1_load_17 = load i16* %input_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %input_2_addr_17 = getelementptr [8 x i16]* %input_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_2_addr_17"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="3">
<![CDATA[
:80  %input_2_load_17 = load i16* %input_2_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %input_3_addr_17 = getelementptr [8 x i16]* %input_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_3_addr_17"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="3">
<![CDATA[
:83  %input_3_load_17 = load i16* %input_3_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %input_4_addr_17 = getelementptr [8 x i16]* %input_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_4_addr_17"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
:86  %input_4_load_17 = load i16* %input_4_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_17"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %input_5_addr_17 = getelementptr [8 x i16]* %input_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_5_addr_17"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
:89  %input_5_load_17 = load i16* %input_5_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_17"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_6_addr_17 = getelementptr [8 x i16]* %input_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_6_addr_17"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
:92  %input_6_load_17 = load i16* %input_6_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_17"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %input_7_addr_17 = getelementptr [8 x i16]* %input_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_7_addr_17"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="3">
<![CDATA[
:95  %input_7_load_17 = load i16* %input_7_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store i16 %input_2_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  store i16 %input_3_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  store i16 %input_2_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  store i16 %input_3_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
:50  %input_0_load_16 = load i16* %input_0_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  store i16 %input_0_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
:53  %input_1_load_16 = load i16* %input_1_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_16"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  store i16 %input_1_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
:56  %input_2_load_16 = load i16* %input_2_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_16"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="3">
<![CDATA[
:59  %input_3_load_16 = load i16* %input_3_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_16"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
:62  %input_4_load_16 = load i16* %input_4_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_16"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="3">
<![CDATA[
:65  %input_5_load_16 = load i16* %input_5_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_16"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
:68  %input_6_load_16 = load i16* %input_6_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_16"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="3">
<![CDATA[
:71  %input_7_load_16 = load i16* %input_7_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_16"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
:74  %input_0_load_17 = load i16* %input_0_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_17"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  store i16 %input_0_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="3">
<![CDATA[
:77  %input_1_load_17 = load i16* %input_1_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_17"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  store i16 %input_1_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="3">
<![CDATA[
:80  %input_2_load_17 = load i16* %input_2_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_17"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="3">
<![CDATA[
:83  %input_3_load_17 = load i16* %input_3_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_17"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
:86  %input_4_load_17 = load i16* %input_4_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_17"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
:89  %input_5_load_17 = load i16* %input_5_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_17"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
:92  %input_6_load_17 = load i16* %input_6_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_17"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="3">
<![CDATA[
:95  %input_7_load_17 = load i16* %input_7_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_17"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %input_0_addr_18 = getelementptr [8 x i16]* %input_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_0_addr_18"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="3">
<![CDATA[
:98  %input_0_load_18 = load i16* %input_0_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %input_1_addr_18 = getelementptr [8 x i16]* %input_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_1_addr_18"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="3">
<![CDATA[
:101  %input_1_load_18 = load i16* %input_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %input_2_addr_18 = getelementptr [8 x i16]* %input_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_2_addr_18"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="3">
<![CDATA[
:104  %input_2_load_18 = load i16* %input_2_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %input_3_addr_18 = getelementptr [8 x i16]* %input_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_3_addr_18"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="3">
<![CDATA[
:107  %input_3_load_18 = load i16* %input_3_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %input_4_addr_18 = getelementptr [8 x i16]* %input_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_4_addr_18"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="3">
<![CDATA[
:110  %input_4_load_18 = load i16* %input_4_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_18"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %input_5_addr_18 = getelementptr [8 x i16]* %input_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_5_addr_18"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
:113  %input_5_load_18 = load i16* %input_5_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_18"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %input_6_addr_18 = getelementptr [8 x i16]* %input_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_6_addr_18"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
:116  %input_6_load_18 = load i16* %input_6_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_18"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %input_7_addr_18 = getelementptr [8 x i16]* %input_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_7_addr_18"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
:119  %input_7_load_18 = load i16* %input_7_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_18"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %input_0_addr_19 = getelementptr [8 x i16]* %input_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_0_addr_19"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="3">
<![CDATA[
:122  %input_0_load_19 = load i16* %input_0_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %input_1_addr_19 = getelementptr [8 x i16]* %input_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_1_addr_19"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="3">
<![CDATA[
:125  %input_1_load_19 = load i16* %input_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %input_2_addr_19 = getelementptr [8 x i16]* %input_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_2_addr_19"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
:128  %input_2_load_19 = load i16* %input_2_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %input_3_addr_19 = getelementptr [8 x i16]* %input_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_3_addr_19"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
:131  %input_3_load_19 = load i16* %input_3_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %input_4_addr_19 = getelementptr [8 x i16]* %input_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_4_addr_19"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
:134  %input_4_load_19 = load i16* %input_4_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_19"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %input_5_addr_19 = getelementptr [8 x i16]* %input_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_5_addr_19"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="3">
<![CDATA[
:137  %input_5_load_19 = load i16* %input_5_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_19"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %input_6_addr_19 = getelementptr [8 x i16]* %input_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_6_addr_19"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="3">
<![CDATA[
:140  %input_6_load_19 = load i16* %input_6_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_19"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %input_7_addr_19 = getelementptr [8 x i16]* %input_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_7_addr_19"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
:143  %input_7_load_19 = load i16* %input_7_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  store i16 %input_4_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  store i16 %input_5_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  store i16 %input_4_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  store i16 %input_5_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  store i16 %input_2_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  store i16 %input_3_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  store i16 %input_2_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  store i16 %input_3_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="3">
<![CDATA[
:98  %input_0_load_18 = load i16* %input_0_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_18"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  store i16 %input_0_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="3">
<![CDATA[
:101  %input_1_load_18 = load i16* %input_1_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_18"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  store i16 %input_1_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="3">
<![CDATA[
:104  %input_2_load_18 = load i16* %input_2_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_18"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="3">
<![CDATA[
:107  %input_3_load_18 = load i16* %input_3_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_18"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="3">
<![CDATA[
:110  %input_4_load_18 = load i16* %input_4_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_18"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="3">
<![CDATA[
:113  %input_5_load_18 = load i16* %input_5_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_18"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="3">
<![CDATA[
:116  %input_6_load_18 = load i16* %input_6_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_18"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="3">
<![CDATA[
:119  %input_7_load_18 = load i16* %input_7_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_18"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="3">
<![CDATA[
:122  %input_0_load_19 = load i16* %input_0_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_19"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  store i16 %input_0_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="3">
<![CDATA[
:125  %input_1_load_19 = load i16* %input_1_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_19"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  store i16 %input_1_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="3">
<![CDATA[
:128  %input_2_load_19 = load i16* %input_2_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_19"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="3">
<![CDATA[
:131  %input_3_load_19 = load i16* %input_3_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_19"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="3">
<![CDATA[
:134  %input_4_load_19 = load i16* %input_4_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_19"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="3">
<![CDATA[
:137  %input_5_load_19 = load i16* %input_5_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_19"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="3">
<![CDATA[
:140  %input_6_load_19 = load i16* %input_6_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_19"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="3">
<![CDATA[
:143  %input_7_load_19 = load i16* %input_7_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_19"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %input_0_addr_20 = getelementptr [8 x i16]* %input_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_0_addr_20"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
:146  %input_0_load_20 = load i16* %input_0_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %input_1_addr_20 = getelementptr [8 x i16]* %input_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_1_addr_20"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="3">
<![CDATA[
:149  %input_1_load_20 = load i16* %input_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %input_2_addr_20 = getelementptr [8 x i16]* %input_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_2_addr_20"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="3">
<![CDATA[
:152  %input_2_load_20 = load i16* %input_2_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %input_3_addr_20 = getelementptr [8 x i16]* %input_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_3_addr_20"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
:155  %input_3_load_20 = load i16* %input_3_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %input_4_addr_20 = getelementptr [8 x i16]* %input_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_4_addr_20"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
:158  %input_4_load_20 = load i16* %input_4_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_20"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %input_5_addr_20 = getelementptr [8 x i16]* %input_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_5_addr_20"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
:161  %input_5_load_20 = load i16* %input_5_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_20"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %input_6_addr_20 = getelementptr [8 x i16]* %input_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_6_addr_20"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="3">
<![CDATA[
:164  %input_6_load_20 = load i16* %input_6_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_20"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %input_7_addr_20 = getelementptr [8 x i16]* %input_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_7_addr_20"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="3">
<![CDATA[
:167  %input_7_load_20 = load i16* %input_7_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_20"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %input_0_addr_21 = getelementptr [8 x i16]* %input_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_0_addr_21"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
:170  %input_0_load_21 = load i16* %input_0_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %input_1_addr_21 = getelementptr [8 x i16]* %input_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_1_addr_21"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
:173  %input_1_load_21 = load i16* %input_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %input_2_addr_21 = getelementptr [8 x i16]* %input_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_2_addr_21"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
:176  %input_2_load_21 = load i16* %input_2_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %input_3_addr_21 = getelementptr [8 x i16]* %input_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_3_addr_21"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="3">
<![CDATA[
:179  %input_3_load_21 = load i16* %input_3_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %input_4_addr_21 = getelementptr [8 x i16]* %input_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_4_addr_21"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="3">
<![CDATA[
:182  %input_4_load_21 = load i16* %input_4_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_21"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %input_5_addr_21 = getelementptr [8 x i16]* %input_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_5_addr_21"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
:185  %input_5_load_21 = load i16* %input_5_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_21"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %input_6_addr_21 = getelementptr [8 x i16]* %input_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_6_addr_21"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
:188  %input_6_load_21 = load i16* %input_6_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_21"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %input_7_addr_21 = getelementptr [8 x i16]* %input_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_7_addr_21"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="3">
<![CDATA[
:191  %input_7_load_21 = load i16* %input_7_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="209" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  store i16 %input_6_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  store i16 %input_7_load, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_0, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  store i16 %input_6_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  store i16 %input_7_load_15, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_1, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  store i16 %input_4_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  store i16 %input_5_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  store i16 %input_4_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  store i16 %input_5_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  store i16 %input_2_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  store i16 %input_3_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129  store i16 %input_2_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  store i16 %input_3_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
:146  %input_0_load_20 = load i16* %input_0_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_20"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147  store i16 %input_0_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="3">
<![CDATA[
:149  %input_1_load_20 = load i16* %input_1_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_20"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  store i16 %input_1_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="3">
<![CDATA[
:152  %input_2_load_20 = load i16* %input_2_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_20"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="3">
<![CDATA[
:155  %input_3_load_20 = load i16* %input_3_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_20"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="3">
<![CDATA[
:158  %input_4_load_20 = load i16* %input_4_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_20"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="3">
<![CDATA[
:161  %input_5_load_20 = load i16* %input_5_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_20"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="3">
<![CDATA[
:164  %input_6_load_20 = load i16* %input_6_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_20"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="3">
<![CDATA[
:167  %input_7_load_20 = load i16* %input_7_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_20"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="3">
<![CDATA[
:170  %input_0_load_21 = load i16* %input_0_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_21"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  store i16 %input_0_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="3">
<![CDATA[
:173  %input_1_load_21 = load i16* %input_1_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_1_load_21"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  store i16 %input_1_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="3">
<![CDATA[
:176  %input_2_load_21 = load i16* %input_2_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_2_load_21"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="3">
<![CDATA[
:179  %input_3_load_21 = load i16* %input_3_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_3_load_21"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="3">
<![CDATA[
:182  %input_4_load_21 = load i16* %input_4_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_4_load_21"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="3">
<![CDATA[
:185  %input_5_load_21 = load i16* %input_5_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_5_load_21"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="3">
<![CDATA[
:188  %input_6_load_21 = load i16* %input_6_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_6_load_21"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="3">
<![CDATA[
:191  %input_7_load_21 = load i16* %input_7_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_7_load_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="241" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  store i16 %input_6_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  store i16 %input_7_load_16, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_2, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  store i16 %input_6_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  store i16 %input_7_load_17, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_3, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  store i16 %input_4_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  store i16 %input_5_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  store i16 %input_4_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  store i16 %input_5_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  store i16 %input_2_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  store i16 %input_3_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  store i16 %input_2_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  store i16 %input_3_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="253" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:117  store i16 %input_6_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  store i16 %input_7_load_18, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_4, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  store i16 %input_6_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  store i16 %input_7_load_19, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_5, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  store i16 %input_4_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  store i16 %input_5_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  store i16 %input_4_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  store i16 %input_5_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  store i16 %input_6_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  store i16 %input_7_load_20, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_6, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:189  store i16 %input_6_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 6), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  store i16 %input_7_load_21, i16* getelementptr inbounds ([8 x i16]* @DCT_1D_in_buf_col_7, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:193  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
