<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
  <xd:component xd:vendor="xilinx.com" xd:library="xd" xd:name="top_if" xd:version="1.0" xd:componentRef="adapter_v3_0" xd:adapteeCompRef="top" xd:type="accelerator">
    <xd:busInterface xd:name="S_AXI" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="s_axi_aclk" xd:resetRef="s_axi_aresetn" xd:dataWidth="32">
       <xd:reg xd:name="ap_ctrl" xd:offset="0x8" xd:dataWidth="4"/>
       <xd:reg xd:name="n_inputs_V" xd:offset="0xC" xd:dataWidth="16"/>
       <xd:reg xd:name="n_outputs_V" xd:offset="0x10" xd:dataWidth="16"/>
       <xd:reg xd:name="input_words_V" xd:offset="0x14" xd:dataWidth="16"/>
       <xd:reg xd:name="output_words_V" xd:offset="0x18" xd:dataWidth="16"/>
       <xd:reg xd:name="layer_mode_V" xd:offset="0x1C" xd:dataWidth="3"/>
       <xd:reg xd:name="dmem_mode_V" xd:offset="0x20" xd:dataWidth="1"/>
       <xd:reg xd:name="width_mode_V" xd:offset="0x24" xd:dataWidth="2"/>
       <xd:reg xd:name="norm_mode_V" xd:offset="0x28" xd:dataWidth="2"/>
    </xd:busInterface>
    <xd:busInterface xd:name="s_axi_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aclk"/>
    <xd:busInterface xd:name="acc_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aclk"/>
    <xd:busInterface xd:name="s_axi_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="s_axi_aresetn"/>
    <xd:busInterface xd:name="acc_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="acc_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_0_aclk" xd:resetRef="s_axis_fifo0_aresetn" xd:dataWidth="64" xd:hlsname="wt_i_V"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_0_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_1" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_1_aclk" xd:resetRef="s_axis_fifo1_aresetn" xd:dataWidth="64" xd:hlsname="kh_i_V"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_1_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_1_aresetn"/>
    <xd:busInterface xd:name="S_AXIS_FIFO_2" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="in" xd:mode="master" xd:hasTlast="true" xd:clockRef="s_axis_fifo_2_aclk" xd:resetRef="s_axis_fifo2_aresetn" xd:dataWidth="64" xd:hlsname="dmem_i_V"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aclk"/>
    <xd:busInterface xd:name="S_axis_fifo_2_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="S_axis_fifo_2_aresetn"/>
    <xd:busInterface xd:name="M_AXIS_FIFO_0" xd:busTypeRef="axis" xd:portInterfaceType="fifo" xd:direction="out" xd:mode="master" xd:hasTlast="true" xd:clockRef="m_axis_fifo_0_aclk" xd:resetRef="m_axis_fifo0_aresetn" xd:dataWidth="64" xd:hlsname="dmem_o_V"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aclk" xd:busTypeRef="clock" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aclk"/>
    <xd:busInterface xd:name="M_axis_fifo_0_aresetn" xd:busTypeRef="reset" xd:mode="slave" xd:library="signal" xd:direction="in" xd:port="M_axis_fifo_0_aresetn"/>
  </xd:component>
</xd:repository>
