INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_PS_AXI_S_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v:600]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_PS_AXI_S_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_DDR_v1_0_AXI_M
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_DDR_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/sim/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify_write_read_SIM_PS_AXI_S_v1_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_PL_DDR_v1_0_0_0/sim/verify_write_read_PL_DDR_v1_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify_write_read_PL_DDR_v1_0_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/sim/verify_write_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify_write_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/hdl/verify_write_read_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verify_write_read_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
