/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 120 192 304 208)
	(text "INPUT" (rect 141 0 170 10)(font "Arial" (font_size 6)))
	(text "MAX10_CLK1_50" (rect 5 0 94 11)(font "Arial" ))
	(pt 184 8)
	(drawing
		(line (pt 100 12)(pt 125 12))
		(line (pt 100 4)(pt 125 4))
		(line (pt 129 8)(pt 184 8))
		(line (pt 100 12)(pt 100 4))
		(line (pt 125 4)(pt 129 8))
		(line (pt 125 12)(pt 129 8))
	)
	(text "VCC" (rect 144 7 165 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 56 208 120 232))
)
(pin
	(input)
	(rect 136 176 304 192)
	(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
	(text "KEY[0]" (rect 5 0 40 13)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 80 192 136 216))
)
(pin
	(output)
	(rect 888 176 1064 192)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "LEDR[0]" (rect 90 0 132 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1072 136 1128 160))
)
(symbol
	(rect 392 152 576 232)
	(text "clk_div" (rect 5 0 40 11)(font "Arial" ))
	(text "inst" (rect 8 64 26 75)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "RESET" (rect 0 0 38 11)(font "Arial" ))
		(text "RESET" (rect 21 27 59 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK_IN" (rect 0 0 38 11)(font "Arial" ))
		(text "CLK_IN" (rect 21 43 59 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 184 32)
		(output)
		(text "CLK_OUT" (rect 0 0 51 11)(font "Arial" ))
		(text "CLK_OUT" (rect 122 27 173 38)(font "Arial" ))
		(line (pt 184 32)(pt 168 32))
	)
	(parameter
		"facteur"
		"25000000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 168 64))
	)
	(annotation_block (parameter)(rect 384 104 584 144))
)
(connector
	(pt 304 200)
	(pt 392 200)
)
(connector
	(pt 576 184)
	(pt 888 184)
)
(connector
	(pt 304 184)
	(pt 392 184)
)
