

set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON

#set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
#set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
#set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name SEARCH_PATH "./../../rtl/verilog"

set_location_assignment PIN_R8 -to clk
set_location_assignment PIN_J15 -to rst_n
set_location_assignment PIN_A15 -to led0
