
*** Running vivado
    with args -log siren.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source siren.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source siren.tcl -notrace
Command: synth_design -top siren -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.250 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:52]
INFO: [Synth 8-638] synthesizing module 'siren' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:18]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.runs/synth_1/.Xil/Vivado-3940-DESKTOP-TF4Q9RE/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'hexcount_inst' of component 'clk_wiz_0' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:64]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.runs/synth_1/.Xil/Vivado-3940-DESKTOP-TF4Q9RE/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dac_if' declared at 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:5' bound to instance 'dac' of component 'dac_if' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:92]
INFO: [Synth 8-638] synthesizing module 'dac_if' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'dac_if' (1#1) [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:15]
INFO: [Synth 8-3491] module 'wail' declared at 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/wail.vhd:8' bound to instance 'w1' of component 'wail' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:101]
INFO: [Synth 8-638] synthesizing module 'wail' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/wail.vhd:20]
INFO: [Synth 8-3491] module 'tone' declared at 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:7' bound to instance 'tgen' of component 'tone' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/wail.vhd:50]
INFO: [Synth 8-638] synthesizing module 'tone' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'tone' (2#1) [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'wail' (3#1) [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/wail.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'siren' (4#1) [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.332 ; gain = 16.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.332 ; gain = 16.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.332 ; gain = 16.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1123.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'hexcount_inst'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'hexcount_inst'
Parsing XDC File [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.xdc]
Finished Parsing XDC File [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/siren_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/siren_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1220.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for hexcount_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_reg[0] with 1st driver pin 'w1/tgen/data_inferred/data_reg[0]' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_reg[0] with 2nd driver pin 'VCC' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net data_reg[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:54]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1220.711 ; gain = 113.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1239.172 ; gain = 131.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_100/O (LUT2)
      [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
     1: i_100/I0 (LUT2)
     2: i_51/O (LUT3)
      [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
     3: i_51/I2 (LUT3)
     4: i_100/O (LUT2)
      [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:5]
Inferred a: "set_disable_timing -from I0 -to O i_100"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin w1/tgen/quad[0] with 1st driver pin 'sreg[15]_i_2/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin w1/tgen/quad[0] with 2nd driver pin 'w1/tgen/count_reg[14]/Q' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/tone.vhd:31]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 1st driver pin 'sreg[13]_i_3/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 2nd driver pin 'sreg[13]_i_4/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 3rd driver pin 'sreg[13]_i_5/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 4th driver pin 'sreg[13]_i_6/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 5th driver pin 'sreg[13]_i_7/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 6th driver pin 'sreg[13]_i_8/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 7th driver pin 'sreg[13]_i_9/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 8th driver pin 'sreg[13]_i_10/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 9th driver pin 'sreg[13]_i_11/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 10th driver pin 'sreg[13]_i_12/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 11th driver pin 'sreg[13]_i_13/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 12th driver pin 'sreg[13]_i_14/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 13th driver pin 'sreg[13]_i_15/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin data_L[1] with 14th driver pin 'sreg_reg[13]_i_16/O' [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Found timing loop:
     0: \sreg[15]_i_2 /O (LUT4)
      [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/dac_if.vhd:27]
     1: \sreg[15]_i_2 /I3 (LUT4)
     2: \sreg[15]_i_2 /O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab5/siren.vhd:5]
Inferred a: "set_disable_timing -from I3 -to O \sreg[15]_i_2 "
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    16|
|3     |LUT1           |    16|
|4     |LUT2           |    21|
|5     |LUT3           |    18|
|6     |LUT4           |     9|
|7     |LUT5           |    17|
|8     |LUT6           |     5|
|9     |FDRE           |    54|
|10    |FDSE           |    13|
|11    |IBUF           |     2|
|12    |OBUF           |     5|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1249.012 ; gain = 141.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 21 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1249.012 ; gain = 44.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1249.012 ; gain = 141.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1258.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1261.781 ; gain = 154.531
INFO: [Common 17-1381] The checkpoint 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/siren/siren.runs/synth_1/siren.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file siren_utilization_synth.rpt -pb siren_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 15:06:07 2020...
