m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb
Eadder_n
Z0 w1512749196
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd
l0
L5
VzEZRP<09YR?gN@Jg4^hzK2
!s100 >i>@zdjFLJV71JYA6kG`>0
Z7 OV;C;10.5b;63
32
Z8 !s110 1512753129
!i10b 1
Z9 !s108 1512753128.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder_n.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abeh_adder
R1
R2
R3
DEx4 work 7 adder_n 0 22 zEZRP<09YR?gN@Jg4^hzK2
l27
L16
VOYK3Hi@MYVIU6Oi=[R0I63
!s100 1_2a=HUNb17idCSBO_j<00
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eampersand
Z14 w1512327189
R1
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
R7
32
R8
!i10b 1
Z17 !s108 1512753129.000000
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
Z19 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R8
!i10b 1
R17
R18
R19
!i113 1
R12
R13
Ebk_18bit
Z20 w1512741752
R2
R3
R4
Z21 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
Z22 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
l0
L5
VDVci8;R13Y;1T2M7WCTh51
!s100 z5a07gm>o`H165OhYhO4_0
R7
32
Z23 !s110 1512753130
!i10b 1
Z24 !s108 1512753130.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
Z26 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_18bit 0 22 DVci8;R13Y;1T2M7WCTh51
l43
L14
VKjn1j^HCbUIcoO<zdf3R60
!s100 d13M`G]<>@1?>@]JOKYOD0
R7
32
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Ebk_19bit
Z27 w1512740849
R2
R3
R4
Z28 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
Z29 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd
l0
L5
Vd?hNAonmDN^k@5H@3f^oz3
!s100 FzB4d>9eN<aTjaDz@aU]91
R7
32
R23
!i10b 1
R24
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
Z31 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/BK_19bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_19bit 0 22 d?hNAonmDN^k@5H@3f^oz3
l43
L14
Vo6;zFOHhQcTYK]b;f2@;n0
!s100 ib>c`7nVBhR38KG?XFi2F1
R7
32
R23
!i10b 1
R24
R30
R31
!i113 1
R12
R13
Ebk_2bit
R20
R2
R3
R4
Z32 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
Z33 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
l0
L5
VA9c?KT`Phl65<B0Kdh=bD0
!s100 JzT]UG3SghejohdVfMj`L1
R7
32
R8
!i10b 1
R17
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
Z35 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 A9c?KT`Phl65<B0Kdh=bD0
l34
L14
VVRZhSdnOd?W0^iJ9fE6943
!s100 GS:M6m9^KmLIFY2a<bDI^1
R7
32
R23
!i10b 1
R17
R34
R35
!i113 1
R12
R13
Ebk_4bit
R20
R2
R3
R4
Z36 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
Z37 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
l0
L5
V<ffZo^PN7bUi40V<TeKEM3
!s100 VkF43:h1UW92a_@HjMcn;3
R7
32
R23
!i10b 1
R24
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
Z39 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 <ffZo^PN7bUi40V<TeKEM3
l43
L14
V5KBk97VXUKfB>;:7^:ZiJ0
!s100 Jnb7eRa87zX0j[79DU0dW0
R7
32
R23
!i10b 1
R24
R38
R39
!i113 1
R12
R13
Ebk_9bit
R20
R2
R3
R4
Z40 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
Z41 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
l0
L5
Vim0OcAX261<>`Q]D]4a5z3
!s100 `:;Y935Kd@Li6:ZHNA?WM2
R7
32
R23
!i10b 1
R24
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
Z43 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 im0OcAX261<>`Q]D]4a5z3
l43
L14
V`RW1h;IN6AkW>XkoHkkW51
!s100 o04YUY_CV00keIfbcaSil3
R7
32
R23
!i10b 1
R24
R42
R43
!i113 1
R12
R13
Ecarry_unit
R14
R1
R2
R3
R4
Z44 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
Z45 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R23
!i10b 1
R24
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
Z47 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R23
!i10b 1
R24
R46
R47
!i113 1
R12
R13
Ecell
Z48 w1511781093
R1
R2
R3
R4
Z49 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
Z50 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd
l0
L5
V7O2z=?zJ>NVX<USThh5oK3
!s100 fI;NjY`eNJ:GPJ^FKPW620
R7
32
Z51 !s110 1512753131
!i10b 1
Z52 !s108 1512753131.000000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
Z54 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 4 cell 0 22 7O2z=?zJ>NVX<USThh5oK3
l36
L15
VG57;V;`8^eMV3<mUBmKKf3
!s100 >J5W1dXLcH@W_Km7iDiH=0
R7
32
R51
!i10b 1
R52
R53
R54
!i113 1
R12
R13
Ecell_roorda
Z55 w1512335935
R1
R2
R3
R4
Z56 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
Z57 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd
l0
L5
V>FRgF]iHGVF1CY9m=YPoN0
!s100 7`>0odj<mJ=Wdf=ek373M2
R7
32
R51
!i10b 1
R52
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
Z59 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_Roorda.vhd|
!i113 1
R12
R13
Abeh_cell
R1
R2
R3
DEx4 work 11 cell_roorda 0 22 >FRgF]iHGVF1CY9m=YPoN0
l36
L15
Vb1ef?blUWCK`l6[f6zOBo2
!s100 oMJXoD0E[eMHai@Qz;9gf3
R7
32
R51
!i10b 1
R52
R58
R59
!i113 1
R12
R13
Ecell_unf_pipe
Z60 w1512750417
R1
R2
R3
R4
Z61 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
Z62 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd
l0
L5
VEd27kDXJVl2MGc1ZfELMO1
!s100 <l>Bm3GPSEDDOJi4Sm`Dz0
R7
32
R8
!i10b 1
R17
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
Z64 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Cell_Unf_Pipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 13 cell_unf_pipe 0 22 Ed27kDXJVl2MGc1ZfELMO1
l68
L24
V4528kBg39^`d:3B7PdYWd0
!s100 2JEK5bN^Q;6H6De8_c:N<2
R7
32
R8
!i10b 1
R17
R63
R64
!i113 1
R12
R13
Ecompressor_53
Z65 w1511612552
R2
R3
R4
Z66 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
Z67 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd
l0
L4
VNgOXUhhcmoWdgh;P3URBV2
!s100 joVf35[Gm=D=RiJjER_nW3
R7
32
R51
!i10b 1
R52
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
Z69 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 13 compressor_53 0 22 NgOXUhhcmoWdgh;P3URBV2
l18
L9
VcA:Ac776B[5iK<4:F0B>^2
!s100 d0I9GMU37eA;5Q52;SmNj2
R7
32
R51
!i10b 1
R52
R68
R69
!i113 1
R12
R13
Ecompressor_53_approx
Z70 w1512560402
R2
R3
R4
Z71 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
Z72 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd
l0
L5
VnCV]Skl9fI>[m=zQng1l>0
!s100 =ZoSN9fGX1D2jU_M@B>o91
R7
32
R51
!i10b 1
R52
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
Z74 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 20 compressor_53_approx 0 22 nCV]Skl9fI>[m=zQng1l>0
l20
L15
VM8BfHg65=co6O2^hfMO>U2
!s100 X5n7M5NVzX2TT9=CA;g7S1
R7
32
R51
!i10b 1
R52
R73
R74
!i113 1
R12
R13
Edadda_tree_18x5_ext
Z75 w1511780115
R1
R2
R3
R4
Z76 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
Z77 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd
l0
L5
VRO@K3o?em1=<^U_Z<lR@[3
!s100 IZfBA2<<QiR:]:J3E]fYR0
R7
32
R51
!i10b 1
R52
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
Z79 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 19 dadda_tree_18x5_ext 0 22 RO@K3o?em1=<^U_Z<lR@[3
l41
L17
VmVkoSiWP:8?:Ig=FC2AY13
!s100 Yeb8g^?EIc]e1[n2?B=942
R7
32
R51
!i10b 1
R52
R78
R79
!i113 1
R12
R13
Edadda_tree_18x6_noext
Z80 w1512731729
R1
R2
R3
R4
Z81 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
Z82 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd
l0
L5
VYNa`dMDDVeoiXO=HbheNI1
!s100 fdg_AiEX:NE;zhReQ543I1
R7
32
R51
!i10b 1
R52
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
Z84 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd|
!i113 1
R12
R13
Aapproxcut
R1
R2
R3
Z85 DEx4 work 21 dadda_tree_18x6_noext 0 22 YNa`dMDDVeoiXO=HbheNI1
l500
L474
V[;NB5>D_?WU8bR]n]NoiC2
!s100 Dcb0>CF1^80CmF6Re9lz;3
R7
32
R51
!i10b 1
R52
R83
R84
!i113 1
R12
R13
Aapprox
R1
R2
R3
R85
l272
L246
VJ1HS<n[LMVhfMQL5OK0:U1
!s100 =WSWc[VVdg:SOP^Ih2Pi32
R7
32
R51
!i10b 1
R52
R83
R84
!i113 1
R12
R13
Astructural
R1
R2
R3
R85
l44
L18
V^c6T4D<NZDWZhn3Tbj8bU3
!s100 lhGZ]n;OYaI?Y6QOSUk662
R7
32
R51
!i10b 1
R52
R83
R84
!i113 1
R12
R13
Efa_array
Z86 w1512745739
R1
R2
R3
R4
Z87 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
Z88 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R23
!i10b 1
R24
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
Z90 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
V3UVCDc>:J49Y[cfzO4nWa0
!s100 Hn`i3_P@jO[Xkk7W12<4?1
R7
32
R23
!i10b 1
R24
R89
R90
!i113 1
R12
R13
Efir_filter_unf_multpipe
Z91 w1512751047
R1
R2
R3
R4
Z92 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
Z93 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd
l0
L5
V?7`[;E6[G>8BX?IH>kh2f3
!s100 73:I[;lD_F=kMKW^1Ye@D1
R7
32
R8
!i10b 1
R17
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
Z95 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/FIR_Filter_Unf_MultPipe.vhd|
!i113 1
R12
R13
Abeh
R1
R2
R3
DEx4 work 23 fir_filter_unf_multpipe 0 22 ?7`[;E6[G>8BX?IH>kh2f3
l113
L26
VbX2F=6WEYddk@:S2z>obe1
!s100 a08_VTeI5LYG@>TW=bc6a0
R7
32
R8
!i10b 1
R17
R94
R95
!i113 1
R12
R13
Efulladd
Z96 w1511543385
R2
R3
R4
Z97 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
Z98 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd
l0
L4
VYU9aE0HQ9=Bc9:nDLDTeG3
!s100 KRnCa0KFl<OK<=>bV8Bee3
R7
32
R51
!i10b 1
R52
Z99 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
Z100 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 YU9aE0HQ9=Bc9:nDLDTeG3
l11
L10
VRk_N>cPACP37L2H0jRZbU3
!s100 ej4ICH=KZ>NV_GUzKFiI]0
R7
32
R51
!i10b 1
R52
R99
R100
!i113 1
R12
R13
Egp_unit
R14
R1
R2
R3
R4
Z101 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
Z102 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R23
!i10b 1
R24
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
Z104 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
V]bhFZ?H1Az0Po3a[kjZ1n0
!s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R23
!i10b 1
R24
R103
R104
!i113 1
R12
R13
Ehalfadd
Z105 w1511612551
R2
R3
R4
Z106 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
Z107 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd
l0
L4
VQ0dUUikUoQERWjWKnR8IX3
!s100 h[k:m<S6ik2K8UJKzED?^1
R7
32
Z108 !s110 1512753132
!i10b 1
Z109 !s108 1512753132.000000
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
Z111 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 7 halfadd 0 22 Q0dUUikUoQERWjWKnR8IX3
l10
L9
VHWP?GncNWFk>^HXV;Kbc<0
!s100 cR6lVFQnz[0W@kIok8@P53
R7
32
R108
!i10b 1
R109
R110
R111
!i113 1
R12
R13
Embe
R48
Z112 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z113 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
Z114 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd
l0
L6
VI15[oCl<FN^L95VK1=kL<3
!s100 _MTzj3S0[ge5id6kbgVI52
R7
32
R108
!i10b 1
R109
Z115 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
Z116 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd|
!i113 1
R12
R13
Abeh_mbe
R112
R1
R2
R3
DEx4 work 3 mbe 0 22 I15[oCl<FN^L95VK1=kL<3
l30
L16
VOohY]34h<jQ6S1IZnFN6a3
!s100 ]OB2Pz_?zFYIMI9e1n8h53
R7
32
R108
!i10b 1
R109
R115
R116
!i113 1
R12
R13
Embe_dadda_mult_9x9
Z117 w1512744976
R112
R1
R2
R3
R4
Z118 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
Z119 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd
l0
L6
V@Wl5NjKlfgWEVO`nn[XI33
!s100 28^Uol:7AFPVNgaV3S?gl0
R7
32
R108
!i10b 1
R109
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
Z121 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd|
!i113 1
R12
R13
Aapproxcut
R85
R112
R1
R2
R3
Z122 DEx4 work 18 mbe_dadda_mult_9x9 0 22 @Wl5NjKlfgWEVO`nn[XI33
l272
L229
V8l>K;==aTMh^`3DC2L^ON3
!s100 Lc21aD0BSIza0k2OM03J<0
R7
32
R108
!i10b 1
R109
R120
R121
!i113 1
R12
R13
Aapprox
R85
R112
R1
R2
R3
R122
l200
L157
VfXO4QeZDm48hGZcFhOMld2
!s100 RFQNb3kD27RUN5QFKQU@42
R7
32
R108
!i10b 1
R109
R120
R121
!i113 1
R12
R13
Anoext
R85
R112
R1
R2
R3
R122
l127
L83
VNBi>OHO2fCT_e>d;@_E>j2
!s100 RCOl71B6NUg4iZh8Z=an93
R7
32
R108
!i10b 1
R109
R120
R121
!i113 1
R12
R13
Astructural
R112
R1
R2
R3
R122
l55
L13
V8IV:]nCH_EPBYkjcB7EB^2
!s100 4HcA:4dacP_`2hYYS2oYF1
R7
32
R108
!i10b 1
R109
R120
R121
!i113 1
R12
R13
Embe_roorda
Z123 w1512380380
R1
R2
R3
R4
Z124 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
Z125 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd
l0
L5
V`MSZ6d2@1W7kOHf4`YWJ41
!s100 XS^3<RSjV5ANn9HTchYl50
R7
32
R108
!i10b 1
R109
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
Z127 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_Roorda.vhd|
!i113 1
R12
R13
Abeh_mbe
R1
R2
R3
DEx4 work 10 mbe_roorda 0 22 `MSZ6d2@1W7kOHf4`YWJ41
l29
L15
V0C9kb4`GDgUezcF4=zDXV2
!s100 JfSIMoDO;^QaWdGf`DNJi3
R7
32
R108
!i10b 1
R109
R126
R127
!i113 1
R12
R13
Emult_comb_n
Z128 w1512753082
R1
R2
R3
R4
Z129 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
Z130 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd
l0
L5
VJ297IWJ4j3<R:j`aC86e]1
!s100 mcnPzo2cmM_?2LFb@M5TW0
R7
32
R8
!i10b 1
R17
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
Z132 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_comb_n.vhd|
!i113 1
R12
R13
Abeh_mult
R112
R122
R1
R2
R3
DEx4 work 11 mult_comb_n 0 22 J297IWJ4j3<R:j`aC86e]1
l24
L16
V8VOYda>;e6X`;e3bi6_]S3
!s100 S^P5JiTU>FhFe?FiTzVcL2
R7
32
R8
!i10b 1
R17
R131
R132
!i113 1
R12
R13
Emult_n
Z133 w1512753085
R1
R2
R3
R4
Z134 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
Z135 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd
l0
L4
VLTZ9_6Q8GOF7QPnBF1?EQ1
!s100 2[WF[hz:;dc]_4E^g_aY?3
R7
32
R8
!i10b 1
R17
Z136 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
Z137 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/mult_n.vhd|
!i113 1
R12
R13
Abeh_mult
R112
R122
R1
R2
R3
DEx4 work 6 mult_n 0 22 LTZ9_6Q8GOF7QPnBF1?EQ1
l54
L19
VWYmOek7I>ZFmmI[b6YZk20
!s100 HL_Ec^GJJN3_]:>YTznQC1
R7
32
R8
!i10b 1
R17
R136
R137
!i113 1
R12
R13
Emux_mbe
R48
R1
R2
R3
R4
Z138 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
Z139 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd
l0
L5
Vfoi`NK7EV<RE9aNLSQG_52
!s100 Mazh?[L8hB77l[ZnWkZ@V2
R7
32
R108
!i10b 1
R109
Z140 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
Z141 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 7 mux_mbe 0 22 foi`NK7EV<RE9aNLSQG_52
l16
L13
V0cYIVjl6fHiY6FPM8Rj<N0
!s100 XgFXZ4`YG4[8j0`T0IGCn1
R7
32
R108
!i10b 1
R109
R140
R141
!i113 1
R12
R13
Emux_mbe_roorda
R123
R1
R2
R3
R4
Z142 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
Z143 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd
l0
L5
VgJJl;GV:LGg=1SMh<_W<12
!s100 >[_c:JgQkc;]?`71]E8:B3
R7
32
R108
!i10b 1
R109
Z144 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
Z145 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_Roorda.vhd|
!i113 1
R12
R13
Abeh_mux_mbe
R1
R2
R3
DEx4 work 14 mux_mbe_roorda 0 22 gJJl;GV:LGg=1SMh<_W<12
l16
L13
V2;Ed=RaD6A9g1]l[W<=dk2
!s100 J9kzHh@BMf[;UVH[8k8KU0
R7
32
R108
!i10b 1
R109
R144
R145
!i113 1
R12
R13
Epipeline
Z146 w1511780930
R1
R2
R3
R4
Z147 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
Z148 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd
l0
L5
V=T?o^_:SW?Rj:E1iS2o951
!s100 =Ez;N=obM3niK>f@E5;M23
R7
32
R8
!i10b 1
R17
Z149 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
Z150 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/pipeline.vhd|
!i113 1
R12
R13
Astructural
R1
R2
R3
DEx4 work 8 pipeline 0 22 =T?o^_:SW?Rj:E1iS2o951
l36
L19
Vf4OF<Hm[2@^JOdF1TI6d>0
!s100 O87_YMTdfIAjiz@`Gc^Zo3
R7
32
R8
!i10b 1
R17
R149
R150
!i113 1
R12
R13
Epp_adder
R14
R1
R2
R3
R4
Z151 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
Z152 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd
l0
L5
VkQ[Sf;Y4:MH@RJQNa1=jP1
!s100 F>]Sik2MZ^mmN;H2j;`ZE0
R7
32
Z153 !s110 1512734953
!i10b 1
Z154 !s108 1512734953.000000
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
Z156 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/BrentKung/VHDL/PP_ADDER.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 pp_adder 0 22 kQ[Sf;Y4:MH@RJQNa1=jP1
l62
L16
Vf4J5mmkj6W<XCgb=YAOBg3
!s100 ;GSaMIDcSdB61WDNS:Ffm3
R7
32
R153
!i10b 1
R154
R155
R156
!i113 1
R12
R13
Epp_adder18
Z157 w1512742224
R1
R2
R3
R4
Z158 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
Z159 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
l0
L5
VhFb0l9=hX7]>BTb=D:?:W3
!s100 R[E=C5WggDgjgZ5`RiZg=1
R7
32
R8
!i10b 1
R17
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
Z161 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder18 0 22 hFb0l9=hX7]>BTb=D:?:W3
l61
L15
Vn5:>>PHT9<PSJ?Y_E8aG]2
!s100 7<<_^fe;zeh=io7LgSCGX0
R7
32
R8
!i10b 1
R17
R160
R161
!i113 1
R12
R13
Epp_adder19
Z162 w1512743204
R1
R2
R3
R4
Z163 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
Z164 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd
l0
L5
V3Ab_Ioj:e;<QJK8nkKU@^2
!s100 lPQ<o2O<64H8M=RVZOG1P1
R7
32
R51
!i10b 1
R52
Z165 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
Z166 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder19/PP_ADDER19.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder19 0 22 3Ab_Ioj:e;<QJK8nkKU@^2
l61
L15
VCP[@BiKak_YMBDZzC6D;X3
!s100 0UDXU6Ea7l@=Yge_1G0T30
R7
32
R51
!i10b 1
R52
R165
R166
!i113 1
R12
R13
Ereg_n
R146
R1
R2
R3
R4
Z167 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
Z168 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd
l0
L4
VHg=C3dnR[2f24H[T>n50f2
!s100 K=cj^0HdgJRYFJem;hP0W3
R7
32
Z169 !s110 1512753128
!i10b 1
R9
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
Z171 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/Reg_n.vhd|
!i113 1
R12
R13
Abeh_reg
R1
R2
R3
DEx4 work 5 reg_n 0 22 Hg=C3dnR[2f24H[T>n50f2
l13
L12
V;Ym_5fkG0LT7zTjd=9lQZ2
!s100 iMMSe6[IdE9b_BQl=W22L1
R7
32
R169
!i10b 1
R9
R170
R171
!i113 1
R12
R13
Eshift_n
R48
R1
R2
R3
R4
Z172 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
Z173 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd
l0
L4
V2S^Djl5Cm:Kk?bPclkL:b2
!s100 S6k2H=7H8]7PJT4O[[REl0
R7
32
R108
!i10b 1
R109
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
Z175 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
DEx4 work 7 shift_n 0 22 2S^Djl5Cm:Kk?bPclkL:b2
l15
L13
VKeBlCFmAijc`_<3Ohg4B@3
!s100 5H=?ji=kaga0UWSdO1X>62
R7
32
R108
!i10b 1
R109
R174
R175
!i113 1
R12
R13
Eshift_n_roorda
Z176 w1512335949
R1
R2
R3
R4
Z177 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
Z178 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd
l0
L5
V5<`:R8amkbajD^YYT[zi;2
!s100 G=Nh5RQ2]gk;@cEiObXPl2
R7
32
Z179 !s110 1512753133
!i10b 1
R109
Z180 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
Z181 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_Roorda.vhd|
!i113 1
R12
R13
Abeh_shift
R1
R2
R3
Z182 DEx4 work 14 shift_n_roorda 0 22 5<`:R8amkbajD^YYT[zi;2
l16
L14
Z183 VIf6]`;;Ek]7]_6Tl70AIZ1
Z184 !s100 :KK3:c3a9dcCl?XI28n`B0
R7
32
R179
!i10b 1
R109
R180
R181
!i113 1
R12
R13
Etb_fir_filter_unf_pipe
Z185 w1512753126
R1
R2
R3
R4
Z186 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd
Z187 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd
l0
L6
V_0m;K204VoaA3TQ?>D[>@1
!s100 2[iiXABVIcXem_TTMlCCd3
R7
32
R169
!i10b 1
R9
Z188 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd|
Z189 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/tb/tb_filter.vhd|
!i113 1
R12
R13
Atest
R1
R2
R3
DEx4 work 22 tb_fir_filter_unf_pipe 0 22 _0m;K204VoaA3TQ?>D[>@1
l72
L14
VaVE8zc3<8WOST?J:UG^YZ0
!s100 :7i:KBLBOKUbC2E^WCl?O1
R7
32
R169
!i10b 1
R9
R188
R189
!i113 1
R12
R13
