
<head>


    <link rel="stylesheet" type="text/css" href="styles.css">
    <link rel="stylesheet" href="prism.css">
    <style>
        .container_title {
            font-family: 'Arial', sans-serif;
            background-color: #f3f4f6;
            padding: 20px;
            display: flex; /* Set up a flex container */
            flex-wrap: wrap; /* Allows wrapping if the viewport is too small */
            gap: 20px; /* Space between the cards */
            align-items: start; /* Align cards to the top */
            justify-content: center; /* Center cards horizontally */
        } 

        .card {
            background-color: #ecf0f1;
            padding: 20px;
            border-radius: 10px;
            box-shadow: 0 4px 8px rgba(0, 0, 0, 0.1);
            width: 300px;
        }

        .title {
            font-weight: bold;
            color: #2c3e50;
            font-size: 1.2em;
            margin-bottom: 20px;
        }

        li {
            color: #34495e;
            margin-bottom: 10px;
            font-size: 1.1em;
        }

        .highlight {
            color: #e74c3c;
        }

    </style>
</head>

<body>

    <div class ="container_title">
        <div class="card">
            <div class="title">TLB Lookup Model</div>
            <p>Modifications to the TLB lookup function to implement Victima.</p>
        </div>
    
        <div class="card">
            <div class="title">TLB Allocation Model</div>
            <p>Modifications to the TLB allocation function to implement Victima.</p>
        </div>
    </div>

        <div class="snippet-container">
                <button type="button" class="collapsible">TLB::lookup</button>
                <div class="content">

                <h3>/common/core/memory_subsystem/parametric_dram_directory/tlb.cc</h3>
                <pre><code class="language-cpp">bool hit = m_cache.accessSingleLineTLB(address, Cache::LOAD, NULL, 0, now, true);</code></pre>

                We call the accessSingleLineTLB function of the cache that acts as a TLB. 
                This function is defined in cache.cc. 
                It is used to access a single line in the TLB. 
                It takes as parameters the address, the memory operation type (LOAD, STORE), the data buffer, the data length, the time and the memory model.
                 It returns a boolean value that indicates whether the TLB access was a hit or a miss. 
                 We set the modeled parameter to true because we want to model the TLB access. 
                 We set the data buffer and the data length to NULL and 0 because we don't need them. 
                 We set the memory operation type to LOAD because we are loading the data from the TLB. We set the address to the address of the page table entry. 
                 We set the hit variable to the return value of the function. 

                 <pre><code class="language-cpp">         
bool l2tlb_miss = true;

if (m_next_level) // is there a second level TLB?
{
    
    where_next = m_next_level->lookup(address, now, false , 2 /* no allocation */,model_count, lock_signal); 
    if( where_next != TLB::MISS)
        l2tlb_miss = false;
}
else if(victima_enabled){ // We are at L2 TLB 
    
    //L2 TLB Miss - > check the cache hierarchy to see if TLB entry is cached
        UInt32 set; 
        IntPtr tag;

        IntPtr cache_address = address >> (page_size - 3);
        Cache* l1dcache = m_manager->getCache(MemComponent::component_t::L1_DCACHE);
        Cache* l2cache = m_manager->getCache(MemComponent::component_t::L2_CACHE);
        Cache* nuca = m_manager->getNucaCache()->getCache();


        CacheBlockInfo* cb_l1d = l1dcache->peekSingleLine(cache_address);
        CacheBlockInfo* cb_l2 = l2cache->peekSingleLine(cache_address);
        CacheBlockInfo* cb_nuca = nuca->peekSingleLine(cache_address);
</code></pre>

        In case of an L2 TLB miss, we check if the TLB entry is cached in the cache hierarchy in case Victima is enabled.
        In order to do that, we first calculate the address of the cache line that contains the TLB entry. We do that by shifting the address to the right by the page size 
        minus 3 bits (8 PTEs are stored in the cache line).

        We then get the L1 data cache, the L2 cache and the NUCA cache from the memory manager. 
        We then peek the cache line that contains the TLB entry from each cache. In the case of Victima, we only need to check the L2 cache and the NUCA cache.

        <pre><code class="language-cpp">         
else if(cb_l2){ // Cached in the L2 Data Cache
    
    if(cb_l2->getBlockType() == CacheBlockInfo::block_type_t::TLB_ENTRY){
                CacheCntlr* l1dcache = m_manager->getCacheCntlrAt(m_core_id,MemComponent::component_t::L1_DCACHE);
                SubsecondTime t_start = getShmemPerfModel()->getElapsedTime(ShmemPerfModel::_USER_THREAD);                
                cache_address =(cache_address) & (~((64 - 1))); 
                CacheBlockInfo::block_type_t block_type = CacheBlockInfo::block_type_t::TLB_ENTRY;
                l1dcache->processMemOpFromCore(
                                0,
                                lock_signal,
                                Core::mem_op_t::READ,
                                cache_address, 0,
                                NULL, 64,
                                true,
                                true, block_type, SubsecondTime::Zero());

                getShmemPerfModel()->setElapsedTime(ShmemPerfModel::_USER_THREAD,t_start);
                m_manager->tagCachesBlockType(cache_address,CacheBlockInfo::block_type_t::TLB_ENTRY);
                l2_tlb_cache_hit++;
                return TLB::L2_CACHE;
    }
}
            </code></pre>

            If the TLB entry is cached in the L2 cache, we check if the cache line is a TLB entry.
            If it is, we get the L1 data cache from the memory manager. We then call the processMemOpFromCore function of the L1 data cache to access the cache line 
            that contains the TLB entry. We set the memory operation type to READ because we are reading the data from the cache. We set the address to the address of the cache line.
            We set the data buffer and the data length to NULL and 64 because we don't need them. We set the modeled parameter to true because we want to model the cache access.
            We set the block type to TLB_ENTRY because we are accessing a TLB entry. We set the lock signal to false because we don't need it.

            We call the setElapsedTime function of the shared memory performance model to the current time because we want to model the time it takes to access the cache line. 
            We will use the latency later in the memory manager. We call the tagCachesBlockType function of the memory manager to the address of the cache line and the block type to TLB_ENTRY.
            We tag the blocks as TLB entries for two reasons: (i) to make sure that we can distinguish between TLB entries and data blocks and (ii) to be able to track the amount of TLB blocks in the caches.


            <pre><code class="language-cpp">         
else if (victimize_on_ptw){ // TLB entry is NOT cached in the cache hierarchy, but we can insert a TLB entry inside the L2 Cache

    CacheCntlr* l1dcache = m_manager->getCacheCntlrAt(m_core_id,MemComponent::component_t::L1_DCACHE);
    SubsecondTime t_start = getShmemPerfModel()->getElapsedTime(ShmemPerfModel::_USER_THREAD);                
    cache_address =(cache_address) & (~((64 - 1))); 
    CacheBlockInfo::block_type_t block_type = CacheBlockInfo::block_type_t::TLB_ENTRY;
    l1dcache->processMemOpFromCore(
                    0,
                    lock_signal,
                    Core::mem_op_t::READ,
                    cache_address, 0,
                    NULL, 64,
                    true,
                    true, block_type, SubsecondTime::Zero());

    getShmemPerfModel()->setElapsedTime(ShmemPerfModel::_USER_THREAD,t_start);
    m_manager->tagCachesBlockType(cache_address,CacheBlockInfo::block_type_t::TLB_ENTRY);          
    victima_alloc_on_ptw++;
}
    </code></pre>

    If the TLB entry is not cached in the cache hierarchy, we check if we can insert a TLB entry inside the L2 cache. 
    We do that by checking if the victimize_on_ptw parameter is enabled. If it is, we get the L1 data cache from the memory manager.
    We then call the processMemOpFromCore function of the L1 data cache to access the cache line that contains the TLB entry and this way the TLB entry 
    will be inserted inside the L2 cache. We set the memory operation type to READ because we are reading the data from the cache. We set the address to the address of the cache line.

        </div>
    </div>


    <div class="snippet-container">
        <button type="button" class="collapsible">TLB::allocate</button>
        <div class="content">

        <h3>/common/core/memory_subsystem/parametric_dram_directory/tlb.cc</h3>
        <pre><code class="language-cpp"> 
if(eviction  && !(m_next_level)) // Eviction from L2 TLB or Nested TLB
{

    int page_size_evicted = evict_block_info.getPageSize();
    IntPtr evict_addr_vpn = evict_addr >> (page_size_evicted-3); // 8 blocks in the cache line (64B) and 3 bits for the offset

    if(victima_enabled) // @kanellok if TLB caching is enabled, insert the evicted translation in the L1/L2 cache
    {

    
        bool victima_miss = false;

        Cache* l1dcache = m_manager->getCache(MemComponent::component_t::L1_DCACHE);
        Cache* l2cache = m_manager->getCache(MemComponent::component_t::L2_CACHE);
        Cache* nuca = m_manager->getNucaCache()->getCache();


        CacheBlockInfo* cb_l1d = l1dcache->peekSingleLine(evict_addr_vpn);
        CacheBlockInfo* cb_l2 = l2cache->peekSingleLine(evict_addr_vpn);
        CacheBlockInfo* cb_nuca = nuca->peekSingleLine(evict_addr_vpn);

        if(!(cb_l1d) && !(cb_l2) && !(cb_nuca)){

            victima_miss=true;
        
        }

        if(victima_miss){
            CacheCntlr* l1dcachecntlr = m_manager->getCacheCntlrAt(m_core_id,MemComponent::component_t::L1_DCACHE);
            SubsecondTime t_start = getShmemPerfModel()->getElapsedTime(ShmemPerfModel::_USER_THREAD);                
            IntPtr cache_address =(evict_addr_vpn) & (~((64 - 1))); 
            CacheBlockInfo::block_type_t block_type = CacheBlockInfo::block_type_t::TLB_ENTRY;
            l1dcachecntlr->processMemOpFromCore(
                            0,
                            lock_signal,
                            Core::mem_op_t::READ,
                            cache_address, 0,
                            NULL, 64,
                            true,
                            true, block_type, SubsecondTime::Zero());

            getShmemPerfModel()->setElapsedTime(ShmemPerfModel::_USER_THREAD,t_start);
            m_manager->tagCachesBlockType(cache_address,CacheBlockInfo::block_type_t::TLB_ENTRY);
            victima_alloc_on_eviction++;
        }
    }
}</code></pre>

If an eviction from the L2 TLB or the nested TLB occurs, we check if the victimization of TLB entries is enabled.
If it is, we first check if the TLB entry is cached in the cache hierarchy. If it is not, 
we call the processMemOpFromCore function of the L1 data cache to access the cache line that contains the evicted TLB entry and 
this way the evicted TLB entry will be inserted inside the L2 cache. 


        </div>
    </div>

 



</div>
</div>











    <script>
        var coll = document.getElementsByClassName("collapsible");
        var i;

        for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function() {
            this.classList.toggle("active");
            var content = this.nextElementSibling;
            if (content.style.display === "block") {
            content.style.display = "none";
            } else {
            content.style.display = "block";
            }
        });
        }
    </script>
    <script src="prism.js"></script>


</body>
</html> 