Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu Aug 29 06:59:16 2024
| Host              : hakam-MS-7D46 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -file timing_synth.rpt
| Design            : SOC
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (130)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (130)
---------------------------------
 There are 130 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.759    -2090.464                   4471                54858        0.000        0.000                      0                54858        1.927        0.000                       0                 16740  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -1.759    -2090.464                   4471                54858        0.000        0.000                      0                54858        1.927        0.000                       0                 16740  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :         4471  Failing Endpoints,  Worst Slack       -1.759ns,  Total Violation    -2090.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 1.785ns (26.730%)  route 4.893ns (73.270%))
  Logic Levels:           23  (CARRY8=3 LUT3=1 LUT4=2 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 5.052 - 5.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=16739, unset)        0.037     0.037    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/clock
                         FDRE                                         r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/Q
                         net (fo=3, unplaced)         0.183     0.313    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51]_203
                         LUT6 (Prop_LUT6_I0_O)        0.174     0.487 r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_47/O
                         net (fo=1, unplaced)         0.034     0.521    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_47_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.090     0.611 r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_23/O
                         net (fo=1, unplaced)         0.000     0.611    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_23_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     0.641 r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_11/O
                         net (fo=1, unplaced)         0.215     0.856    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_11_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.116     0.972 r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_6_i_6/O
                         net (fo=2, unplaced)         0.214     1.186    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_3/mem_ext/ROB_output_complete_3
                         LUT6 (Prop_LUT6_I0_O)        0.040     1.226 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_3/mem_ext/Memory_reg_6_i_4/O
                         net (fo=8, unplaced)         0.242     1.468    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_6
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.508 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_0_i_29/O
                         net (fo=6, unplaced)         0.236     1.744    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/earliest_taken_index[0]
                         LUT4 (Prop_LUT4_I2_O)        0.040     1.784 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_2_i_37__0/O
                         net (fo=32, unplaced)        0.274     2.058    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/commit_resolved_0_REG_reg_1
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.098 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_2_i_26__0/O
                         net (fo=1, unplaced)         0.214     2.312    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_2_1
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.352 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_2_i_13__0/O
                         net (fo=2, unplaced)         0.214     2.566    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/_GEN_1[4]
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.606 r  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/back_pointer[6]_i_44/O
                         net (fo=1, unplaced)         0.214     2.820    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/back_pointer[6]_i_44_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.039     2.859 r  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/back_pointer[6]_i_21/O
                         net (fo=1, unplaced)         0.025     2.884    ChaosCore_tile/ChaosCore/ROB/fetch_resolved_banks_3_ext/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.129 f  ChaosCore_tile/ChaosCore/ROB/fetch_resolved_banks_3_ext/back_pointer_reg[6]_i_8/CO[7]
                         net (fo=1, unplaced)         0.007     3.136    ChaosCore_tile/ChaosCore/ROB/fetch_resolved_banks_3_ext/back_pointer_reg[6]_i_8_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.073     3.209 f  ChaosCore_tile/ChaosCore/ROB/fetch_resolved_banks_3_ext/back_pointer_reg[6]_i_4/CO[2]
                         net (fo=29, unplaced)        0.271     3.480    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/CO[0]
                         LUT6 (Prop_LUT6_I5_O)        0.040     3.520 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/io_FU_output_valid_REG_i_2/O
                         net (fo=164, unplaced)       0.311     3.831    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_1_mux_sel_b_pos_0__0_i_4_1
                         LUT6 (Prop_LUT6_I4_O)        0.040     3.871 r  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_0_15_28_41_i_6__0/O
                         net (fo=3, unplaced)         0.220     4.091    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/ram_reg[193]_0[32]
                         LUT6 (Prop_LUT6_I3_O)        0.040     4.131 r  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_16/O
                         net (fo=14, unplaced)        0.255     4.386    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_16_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.040     4.426 f  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_0_1_28_41_i_15/O
                         net (fo=26, unplaced)        0.214     4.640    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_0_1_28_41_i_15_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     4.740 f  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_1_0_1_i_19/O
                         net (fo=28, unplaced)        0.271     5.011    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_1_0_1_i_19_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.040     5.051 f  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_38/O
                         net (fo=8, unplaced)         0.242     5.293    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_38_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.040     5.333 f  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_19/O
                         net (fo=41, unplaced)        0.279     5.612    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry_i_19_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     5.697 r  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/target_address1_carry__2_i_6/O
                         net (fo=1, unplaced)         0.287     5.984    ChaosCore_tile/ChaosCore/frontend/instruction_fetch/predecoder/Memory_reg_0_1_224_237_i_8__0[0]
                         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.220     6.204 r  ChaosCore_tile/ChaosCore/frontend/instruction_fetch/predecoder/target_address1_carry__2/O[4]
                         net (fo=2, unplaced)         0.212     6.416    ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/expected_next_PC_reg[31]_1[26]
                         LUT5 (Prop_LUT5_I3_O)        0.040     6.456 r  ChaosCore_tile/instruction_cache/CPU_response_skid_buffer/Memory_reg_0_1_224_237_i_12__0/O
                         net (fo=1, unplaced)         0.259     6.715    predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/DIF0
                         RAMD32                                       r  predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clock (IN)
                         net (fo=16739, unset)        0.052     5.052    predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/WCLK
                         RAMD32                                       r  predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/RAMF/CLK
                         clock pessimism              0.000     5.052    
                         clock uncertainty           -0.035     5.017    
                         RAMD32 (Setup_RAMD32_CLK_I)
                                                     -0.061     4.956    predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg_0_1_224_237/RAMF
  -------------------------------------------------------------------
                         required time                          4.956    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 -1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.038ns (43.182%)  route 0.050ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=16739, unset)        0.013     0.013    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/clock
                         FDRE                                         r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/Q
                         net (fo=3, unplaced)         0.050     0.101    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/A3
                         RAMS64E                                      r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=16739, unset)        0.039     0.039    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.039    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.101    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.000    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261                ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.573         2.500       1.927                ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_0/mem_ext/Memory_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         2.500       1.927                ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_0/mem_ext/Memory_reg_0_63_0_6/RAMA/CLK



