<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(21,14-21,19) (VHDL-1201) re-analyze unit 'synth' since unit 'mypll_uniq_1' is overwritten or removed
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd
INFO <2049992> - C:/lscc/radiant/2023.1/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2023.1/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
(VERI-1482) Analyzing Verilog file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll/rtl/mypll.v'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'top'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(21,14-21,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'vga'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd(16,14-16,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen.vhd
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'fsm'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd(19,14-19,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/ROM.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/ROM.vhd
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'pattern_gen'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd(295,8-295,14) (VHDL-1012) analyzing entity 'arrows'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd(306,14-306,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/big_start_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/big_start_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/big_start_rom.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'rom'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/big_start_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num0_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd(6,8-6,17) (VHDL-1012) analyzing entity 'num1_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd(15,14-15,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num2_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num3_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num4_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num5_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num6_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num7_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num8_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num9_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_arr_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_arr_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow4'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_out.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_out.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_out.vhd(5,8-5,20) (VHDL-1012) analyzing entity 'down_outline'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/down_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'endscreen'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd(6,8-6,15) (VHDL-1012) analyzing entity 'scoring'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_arr_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_arr_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow1'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_out.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_out.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_out.vhd(5,8-5,20) (VHDL-1012) analyzing entity 'left_outline'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/left_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd(5,9-5,12) (VHDL-1012) analyzing entity 'nes'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd(21,15-21,20) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'player_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_arr_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_arr_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow3'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_out.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_out.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_out.vhd(5,8-5,21) (VHDL-1012) analyzing entity 'right_outline'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/right_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'score_rom'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd(16,14-16,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd(5,8-5,18) (VHDL-1012) analyzing entity 'score_disp'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'rom'
WARNING <2049991> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd(5,8-5,11) (VHDL-1177) overwriting existing primary unit 'rom'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_arr_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_arr_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow2'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_out.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_out.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_out.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'top_outline'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'clk_divider'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd(14,14-14,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music_decoder.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music_decoder.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music_decoder.vhd(5,8-5,21) (VHDL-1012) analyzing entity 'music_decoder'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music_decoder.vhd(12,14-12,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music.vhd(5,8-5,13) (VHDL-1012) analyzing entity 'music'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music.vhd(14,14-14,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'arrow_rom'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd'
Analyzing VHDL file Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'outline_rom'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(5,8-5,11) (VHDL-1067) elaborating 'top(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(170,5-176,11) (VHDL-1399) switching to Verilog mode to elaborate module 'mypll'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/mypll/rtl/mypll.v(11,65-11,70) (VERI-1018) compiling module 'mypll_uniq_1'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/top.vhd(170,5-176,11) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1067) elaborating 'vga_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/pattern_gen2.vhd(5,8-5,19) (VHDL-1067) elaborating 'pattern_gen_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/start_screen.vhd(5,8-5,11) (VHDL-1067) elaborating 'rom_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/endscreen.vhd(5,8-5,17) (VHDL-1067) elaborating 'endscreen_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'arrow_rom_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'arrow_rom_uniq_1(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'arrow_rom_uniq_2(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrow_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'arrow_rom_uniq_3(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'outline_rom_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'outline_rom_uniq_1(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'outline_rom_uniq_2(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrout_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'outline_rom_uniq_3(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/score_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'score_rom_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/playerp_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'player_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/scoreword_rom.vhd(5,8-5,18) (VHDL-1067) elaborating 'score_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig0_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num0_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig1_rom.vhd(6,8-6,17) (VHDL-1067) elaborating 'num1_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig2_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num2_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig3_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num3_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig4_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num4_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig5_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num5_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig6_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num6_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig7_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num7_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig8_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num8_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/dig9_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num9_disp_uniq_0(sim)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/NESControllers.vhd(5,9-5,12) (VHDL-1067) elaborating 'NES_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/FSM.vhd(5,8-5,11) (VHDL-1067) elaborating 'FSM_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music.vhd(5,8-5,13) (VHDL-1067) elaborating 'music_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd(5,8-5,19) (VHDL-1067) elaborating 'clk_divider_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd(5,8-5,19) (VHDL-1067) elaborating 'clk_divider_uniq_1(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/music_decoder.vhd(5,8-5,21) (VHDL-1067) elaborating 'music_decoder_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/arrows_on2008.vhd(295,8-295,14) (VHDL-1067) elaborating 'arrows_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/hit_detect.vhd(6,8-6,15) (VHDL-1067) elaborating 'scoring_uniq_0(synth)'
INFO <2049992> - Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/source/impl_1/clk_divider.vhd(5,8-5,19) (VHDL-1067) elaborating 'clk_divider_uniq_2(synth)'
Done: design load finished with (0) errors, and (1) warnings

</PRE></BODY></HTML>