library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Dec2_4En is
port(enable : in std_logic;
inputs : in std_logic_vector (1 downto 0);
outputs : out std_logic_vector (3 downto 0));
end Dec2_4En;
