@echo off
REM ****************************************************************************
REM Vivado (TM) v2021.1 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : Xilinx Vivado Simulator
REM Description : Script for simulating the design by launching the simulator
REM
REM Generated by Vivado on Fri Jan 14 22:14:57 +0800 2022
REM SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
REM
REM IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
REM simulate design
echo "xsim testbench_FrameTrigger_behav -key {Behavioral:sim_FrameTrigger:Functional:testbench_FrameTrigger} -tclbatch testbench_FrameTrigger.tcl -protoinst "protoinst_files/design_reciever.protoinst" -protoinst "protoinst_files/bd_b046.protoinst" -protoinst "protoinst_files/bd_7087.protoinst" -protoinst "protoinst_files/urllc_core_inst_2.protoinst" -view G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/testbench_FrameTrigger_behav.wcfg -log simulate.log"
call xsim  testbench_FrameTrigger_behav -key {Behavioral:sim_FrameTrigger:Functional:testbench_FrameTrigger} -tclbatch testbench_FrameTrigger.tcl -protoinst "protoinst_files/design_reciever.protoinst" -protoinst "protoinst_files/bd_b046.protoinst" -protoinst "protoinst_files/bd_7087.protoinst" -protoinst "protoinst_files/urllc_core_inst_2.protoinst" -view G:/Chiro/Programs/urllc-demo-pynq/urllc-demo-vivado/testbench_FrameTrigger_behav.wcfg -log simulate.log
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
