// Seed: 894550753
module module_0 (
    output wor id_0
    , id_13,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    output supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    output tri1 id_11
);
  assign id_6 = 1;
  assign id_8 = id_7;
  always @(id_4 or posedge id_7) for (id_13 = id_9; id_13; id_8 = id_3) id_6 = id_13;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wand id_12,
    output tri id_13,
    output wire id_14
);
  wire id_16, id_17, id_18, id_19;
  module_0(
      id_0, id_10, id_6, id_9, id_1, id_8, id_12, id_9, id_5, id_3, id_14, id_13
  );
endmodule
