Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Fri Oct  7 20:00:04 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x87000000-0x8707ffff) Hard_Ethernet_MAC	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Hard_Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Hard_Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Hard_Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_te
   mac_v2_03_a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2>
   found. The generated design will cease to function in the programmed device
   after operating for some period of time. This allows you to evaluate the
   component in hardware. You are encouraged to license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC - /home/bashton/tmp/system.mhs
line 188 - processing license
WARNING:coreutil:8 - Feature <soft_temac_wrap_v2> is enabled with a
   Hardware_Evaluation license.
Completion time: 2.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 115 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 289 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 9.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 62 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 90 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 115 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 122 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line 135 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line 148 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/bashton/tmp/system.mhs line 161 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:hard_ethernet_mac - /home/bashton/tmp/system.mhs line 188 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 220 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line 267 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line 278 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 319 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs line 331 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 344 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs
line 62 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 83 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 90 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
/home/bashton/tmp/system.mhs line 188 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. hard_ethernet_mac_wrapper.ngc
../hard_ethernet_mac_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper.ngc" ...
Executing edif2ngd -noa
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper_fifo_generator_v4_3_
1.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"
Release 13.2 - edif2ngd O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (lin)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_1.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_1_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper_fifo_generator_v4_3_
2.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"
Release 13.2 - edif2ngd O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (lin)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_2.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_2_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper_fifo_generator_v4_3_
4.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"
Release 13.2 - edif2ngd O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (lin)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_4.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_4_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper_fifo_generator_v4_3_
3.edn" "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"
Release 13.2 - edif2ngd O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (lin)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_3.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_3_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.edn
" "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"
Release 13.2 - edif2ngd O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 13.2 edif2ngd O.61xd (lin)
INFO:NgdBuild - Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/edif2ngd.pfd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wr
apper_blk_mem_gen_v2_7.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_blk_mem_gen_v2_7_blk_mem_gen_v2_7_xst_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  45 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs
line 220 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 289 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs
line 344 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 6031.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /home/bashton/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory /home/bashton/tmp/implementation 

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/hard_ethernet_mac_wrapper.ncf" to module
"Hard_Ethernet_MAC"...
Checking Constraint Associations...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP" of type "RAMB16".  This attribute
   will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGL
   E_PRIM.TDP" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 135

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  50 sec
Total CPU time to NGDBUILD completion:  6 min  36 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 mins 10 secs 
Total CPU  time at the beginning of Placer: 3 mins 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:43462ab6) REAL time: 4 mins 29 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:43462ab6) REAL time: 4 mins 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:601260e) REAL time: 4 mins 30 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:604d732b) REAL time: 4 mins 30 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:604d732b) REAL time: 8 mins 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:604d732b) REAL time: 8 mins 25 secs 

Phase 7.2  Initial Clock and IO Placement



There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y5>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y23"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y23" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y5"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y5" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y0"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y0" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y21"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y21" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y3"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y3" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y22"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y22" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y6"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y6" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y1;


WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:1acbc911) REAL time: 8 mins 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:1acbc911) REAL time: 8 mins 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:1acbc911) REAL time: 8 mins 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:1acbc911) REAL time: 8 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1acbc911) REAL time: 8 mins 37 secs 

Phase 12.8  Global Placement
............................
...........................................................
.............................................
......................................................................
..............................
..............................
................
..................
Phase 12.8  Global Placement (Checksum:e6f2227d) REAL time: 13 mins 48 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:e6f2227d) REAL time: 13 mins 48 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e6f2227d) REAL time: 13 mins 53 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:4a32d2c1) REAL time: 19 mins 51 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:4a32d2c1) REAL time: 19 mins 58 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:4a32d2c1) REAL time: 20 mins 3 secs 

Total REAL time to Placer completion: 20 mins 8 secs 
Total CPU  time to Placer completion: 18 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   76
Slice Logic Utilization:
  Number of Slice Registers:                 9,226 out of  28,800   32%
    Number used as Flip Flops:               9,208
    Number used as Latch-thrus:                 18
  Number of Slice LUTs:                      8,253 out of  28,800   28%
    Number used as logic:                    7,880 out of  28,800   27%
      Number using O6 output only:           7,249
      Number using O5 output only:             247
      Number using O5 and O6:                  384
    Number used as Memory:                     339 out of   7,680    4%
      Number used as Dual Port RAM:            136
        Number using O5 and O6:                136
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           171
        Number using O6 output only:           170
        Number using O5 output only:             1
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       297
    Number using O6 output only:               275
    Number using O5 output only:                19
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 4,629 out of   7,200   64%
  Number of LUT Flip Flop pairs used:       12,664
    Number with an unused Flip Flop:         3,438 out of  12,664   27%
    Number with an unused LUT:               4,411 out of  12,664   34%
    Number of fully used LUT-FF pairs:       4,815 out of  12,664   38%
    Number of unique control sets:           1,263
    Number of slice register sites lost
      to control set restrictions:           2,897 out of  28,800   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       216 out of     480   45%
    Number of LOCed IOBs:                      216 out of     216  100%
    IOB Flip Flops:                            388

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      36 out of      60   60%
    Number using BlockRAM only:                 36
    Total primitives used:
      Number of 36k BlockRAM used:              33
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,296 out of   2,160   60%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      16   31%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      56   14%
  Number of DSP48Es:                             3 out of      48    6%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  514 MB
Total REAL time to MAP completion:  21 mins 48 secs 
Total CPU time to MAP completion:   19 mins 44 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/bashton/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/home/bashton/Xilinx/13.2/ISE_DS/ISE/:/home/bashton/Xilinx/13.2/ISE_DS/EDK/.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           6 out of 32     18%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 56     14%
   Number of DSP48Es                         3 out of 48      6%
   Number of IDELAYCTRLs                     5 out of 16     31%
      Number of LOCed IDELAYCTRLs            5 out of 5     100%

   Number of ILOGICs                        99 out of 560    17%
      Number of LOCed ILOGICs                8 out of 99      8%

   Number of External IOBs                 216 out of 480    45%
      Number of LOCed IOBs                 216 out of 216   100%

   Number of IODELAYs                       91 out of 560    16%
      Number of LOCed IODELAYs               8 out of 91      8%

   Number of OLOGICs                       193 out of 560    34%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       2 out of 60      3%
   Number of RAMB18X2SDPs                    1 out of 60      1%
   Number of RAMB36_EXPs                    33 out of 60     55%
   Number of TEMACs                          1 out of 2      50%
   Number of Slices                       4629 out of 7200   64%
   Number of Slice Registers              9226 out of 28800  31%
      Number used as Flip Flops           9208
      Number used as Latches                 0
      Number used as LatchThrus             18

   Number of Slice LUTS                   8253 out of 28800  28%
   Number of Slice LUT-Flip Flop pairs   12664 out of 28800  43%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 mins 58 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 1 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 59007 unrouted;      REAL time: 3 mins 10 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 49842 unrouted;      REAL time: 3 mins 33 secs 

Phase  3  : 18362 unrouted;      REAL time: 5 mins 31 secs 

Phase  4  : 18379 unrouted; (Setup:0, Hold:656, Component Switching Limit:0)     REAL time: 6 mins 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:645, Component Switching Limit:0)     REAL time: 7 mins 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:645, Component Switching Limit:0)     REAL time: 7 mins 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:645, Component Switching Limit:0)     REAL time: 7 mins 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:645, Component Switching Limit:0)     REAL time: 7 mins 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 58 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 mins 23 secs 
Total REAL time to Router completion: 8 mins 23 secs 
Total CPU time to Router completion: 8 mins 12 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y0| No   | 3469 |  0.413     |  1.922      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  481 |  0.349     |  1.869      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   69 |  0.247     |  1.753      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  103 |  0.282     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   35 |  0.409     |  1.908      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y1| No   |  158 |  0.222     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    8 |  0.187     |  1.692      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  4.937     |  6.055      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  3.136      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 14

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.055ns|     4.945ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.165ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.061ns|     7.939ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     0.645ns|     7.355ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.465ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.732ns|     4.268ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.196ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     1.025ns|     1.475ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.367ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.640ns|     5.358ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.433ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     1.698ns|     5.802ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50% | HOLD        |     0.434ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.949ns|     3.051ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.059ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.047ns|    11.906ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.172ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     2.995ns|     2.005ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.100ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.197ns|     1.803ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.094ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.644ns|     1.356ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.465ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINLOWPULSE |     3.946ns|     1.054ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     4.124ns|     3.876ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.467ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     4.215ns|     3.785ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.441ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | MAXDELAY    |     4.719ns|     3.281ns|       0|           0
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     4.745ns|     3.255ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     1.484ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.450ns|     2.550ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.677ns|     1.323ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.637ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.924ns|            0|            0|            0|       565876|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.268ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.945ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.051ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      2.005ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.803ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.358ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.939ns|          N/A|            0|            0|       553271|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     11.906ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 9 mins 8 secs 
Total CPU time to PAR completion: 8 mins 55 secs 

Peak Memory Usage:  432 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 2

Writing design to file system.ncd



PAR done!
ERROR:Xflow - par: application received signal 11
ERROR:Xflow:42 - Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Assigned Driver lltemac 3.00.a for instance xps_ll_temac_0
xps_ll_temac_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Point to point connection Hard_Ethernet_MAC_LLINK0 has been used - enter a different connection name for instance xps_ll_temac_0, bus interface LLINK0
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_ll_temac_0 has been deleted from the project
Assigned Driver lltemac 3.00.a for instance xps_ll_temac_0
xps_ll_temac_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_ll_temac, INSTANCE: xps_ll_temac_0, PORT: LlinkTemac0_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ll_temac_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_ll_temac_0 has been deleted from the project
Assigned Driver spi 3.02.a for instance xps_spi_0
xps_spi_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_spi, INSTANCE: xps_spi_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_spi, INSTANCE: xps_spi_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_spi_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_spi_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_spi (xps_spi_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/bashton/tmp/system.mhs line 341 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
INFO:coreutil - Hardware Evaluation license for component <soft_temac_wrap_v2> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Assigned Driver emaclite 3.01.a for instance xps_ethernetlite_0
xps_ethernetlite_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_ethernetlite, INSTANCE: xps_ethernetlite_0, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ethernetlite, INSTANCE: xps_ethernetlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_ethernetlite, INSTANCE: xps_ethernetlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ethernetlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: xps_ethernetlite, INSTANCE: xps_ethernetlite_0, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral xps_ethernetlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
WARNING:EDK:3967 - xps_ethernetlite (xps_ethernetlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/bashton/tmp/system.mhs line 349 
ERROR:EDK:4125 - IPNAME: xps_ethernetlite, INSTANCE: xps_ethernetlite_0, PORT: PHY_MDC - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
Deleting Internal port xps_ethernetlite_0:IP2INTC_Irpt 
xps_ethernetlite_0 has been deleted from the project
Deleting Internal port Hard_Ethernet_MAC:TemacIntc0_Irpt 
Deleting External port : fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin 
Deleting Internal port Hard_Ethernet_MAC:TemacPhy_RST_n 
Deleting External port : fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin 
Deleting Internal port Hard_Ethernet_MAC:MII_TX_CLK_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_TXD_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_TX_EN_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_TX_ER_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_TX_CLK_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_RXD_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_RX_DV_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_RX_ER_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin 
Deleting Internal port Hard_Ethernet_MAC:GMII_RX_CLK_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_MDC_0_pin 
Deleting Internal port Hard_Ethernet_MAC:MDC_0 
Deleting External port : fpga_0_Hard_Ethernet_MAC_MDIO_0_pin 
Deleting Internal port Hard_Ethernet_MAC:MDIO_0 
Hard_Ethernet_MAC has been deleted from the project
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_spi_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
WARNING:EDK - UCF file has reference to the following nonexistent IP instance(s), please revise UCF file.
   Hard_Ethernet_MAC
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin
   fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin
   fpga_0_Hard_Ethernet_MAC_MDC_0_pin
   fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
   fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin
   fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin
Make instance IF_spi_0 port SS external with net as port name
Instance IF_spi_0 port SS connector undefined, using IF_spi_0_SS

********************************************************************************
At Local date and time: Sat Oct  8 14:06:39 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line
89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line
98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line
127 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line
140 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line
226 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line
237 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs
line 290 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 6.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
make: *** Deleting file `implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!

********************************************************************************
At Local date and time: Sat Oct  8 14:10:02 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line
89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line
98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line
127 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line
140 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line
226 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line
237 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs
line 290 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 7.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:if_spi_0 - /home/bashton/tmp/system.mhs line 313 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs
line 303 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 319.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(3): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 118

Total REAL time to NGDBUILD completion: 6 min  22 sec
Total CPU time to NGDBUILD completion:  5 min  34 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct  8 17:59:08 2011
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Trying to terminate Process...

ERROR:Xflow:225 - ngdbuild: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct  8 17:59:21 2011
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld*"     IOBDELAY_TYPE = FIXED;> [system.ucf(270)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideldv"     IOBDELAY_TYPE = FIXED;> [system.ucf(271)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideler"     IOBDELAY_TYPE = FIXED;> [system.ucf(272)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii_rxc0_delay"  IOBDELAY_TYPE = FIXED;> [system.ucf(274)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideldv"     IDELAY_VALUE = 35;> [system.ucf(276)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld0"     IDELAY_VALUE = 35;> [system.ucf(277)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld1"     IDELAY_VALUE = 35;> [system.ucf(278)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld2"     IDELAY_VALUE = 35;> [system.ucf(279)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld3"     IDELAY_VALUE = 35;> [system.ucf(280)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld4"     IDELAY_VALUE = 35;> [system.ucf(281)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld5"     IDELAY_VALUE = 35;> [system.ucf(282)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld6"     IDELAY_VALUE = 35;> [system.ucf(283)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideld7"     IDELAY_VALUE = 35;> [system.ucf(284)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii0*ideler"     IDELAY_VALUE = 35;> [system.ucf(285)]'
ERROR:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "*gmii_rxc0_delay"  IDELAY_VALUE = 0;> [system.ucf(287)]'
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_CLK_pin LOC = AM13 |>
   [system.ucf(4)]: NET "IF_spi_0_CLK_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_CLK_pin LOC = AM13 |> [system.ucf(4)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(4)]:
   NET "IF_spi_0_CLK_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_SS_pin<0> LOC = AM12 |>
   [system.ucf(5)]: NET "IF_spi_0_SS_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_SS_pin<0> LOC = AM12 |> [system.ucf(5)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(5)]:
   NET "IF_spi_0_SS_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_SS_pin<1> LOC = AD10 |>
   [system.ucf(6)]: NET "IF_spi_0_SS_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_SS_pin<1> LOC = AD10 |> [system.ucf(6)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(6)]:
   NET "IF_spi_0_SS_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_SS_pin<2> LOC = AE8 |>
   [system.ucf(7)]: NET "IF_spi_0_SS_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_SS_pin<2> LOC = AE8 |> [system.ucf(7)]' could not be found and
   so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(7)]:
   NET "IF_spi_0_SS_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_SS_pin<3> LOC = AF10 |>
   [system.ucf(8)]: NET "IF_spi_0_SS_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_SS_pin<3> LOC = AF10 |> [system.ucf(8)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(8)]:
   NET "IF_spi_0_SS_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin LOC=L4  |> [system.ucf(76)]: NET
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin LOC=L4  |>
   [system.ucf(76)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25  |>
   [system.ucf(76)]: NET "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <TIG;> [system.ucf(76)]: NET
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin LOC = J16  |> [system.ucf(77)]: NET
   "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin LOC = J16  |>
   [system.ucf(77)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(77)]: NET "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<0> LOC=J5  |> [system.ucf(78)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<0> LOC=J5  |> [system.ucf(78)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD =LVDCI_25;> [system.ucf(78)]:
   NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<1> LOC=G5  |> [system.ucf(79)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<1> LOC=G5  |> [system.ucf(79)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(79)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<1>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<2> LOC=F5  |> [system.ucf(80)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<2> LOC=F5  |> [system.ucf(80)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(80)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<2>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<3> LOC=R7  |> [system.ucf(81)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<3> LOC=R7  |> [system.ucf(81)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(81)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<3>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<4> LOC=T8  |> [system.ucf(82)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<4> LOC=T8  |> [system.ucf(82)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(82)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<4>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<5> LOC=R11  |> [system.ucf(83)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<5> LOC=R11  |>
   [system.ucf(83)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(83)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<5>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<6> LOC=T11  |> [system.ucf(84)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<6> LOC=T11  |>
   [system.ucf(84)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(84)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<6>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<7> LOC=U7  |> [system.ucf(85)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<7> LOC=U7  |> [system.ucf(85)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(85)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TXD_0_pin<7>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin LOC=T10  |> [system.ucf(86)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin LOC=T10  |> [system.ucf(86)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVDCI_25;>
   [system.ucf(86)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_EN_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin LOC=R8  |> [system.ucf(87)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin LOC=R8  |> [system.ucf(87)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD =LVDCI_25;> [system.ucf(87)]:
   NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_ER_0_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin LOC=J20  |> [system.ucf(88)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin LOC=J20  |>
   [system.ucf(88)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(88)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_TX_CLK_0_pin" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<0> LOC=N7  |> [system.ucf(89)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<0> LOC=N7  |> [system.ucf(89)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(89)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<0>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<1> LOC=R6  |> [system.ucf(90)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<1> LOC=R6  |> [system.ucf(90)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(90)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<1>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<2> LOC=P6  |> [system.ucf(91)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<2> LOC=P6  |> [system.ucf(91)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(91)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<2>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<3> LOC=P5  |> [system.ucf(92)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<3> LOC=P5  |> [system.ucf(92)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(92)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<3>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<4> LOC=M7  |> [system.ucf(93)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<4> LOC=M7  |> [system.ucf(93)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(93)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<4>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<5> LOC=M6  |> [system.ucf(94)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<5> LOC=M6  |> [system.ucf(94)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(94)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<5>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<6> LOC=M5  |> [system.ucf(95)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<6> LOC=M5  |> [system.ucf(95)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(95)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<6>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<7> LOC=L6  |> [system.ucf(96)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<7> LOC=L6  |> [system.ucf(96)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(96)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin<7>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin LOC=N8  |> [system.ucf(97)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin LOC=N8  |> [system.ucf(97)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(97)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin LOC=P7  |> [system.ucf(98)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin LOC=P7  |> [system.ucf(98)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(98)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net
   fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin LOC=L19  |> [system.ucf(99)]: NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin LOC=L19  |>
   [system.ucf(99)]' could not be found and so the Locate constraint will be
   removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(99)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Hard_Ethernet_MAC_MDC_0_pin
   LOC=N5  |> [system.ucf(100)]: NET "fpga_0_Hard_Ethernet_MAC_MDC_0_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_MDC_0_pin LOC=N5  |> [system.ucf(100)]' could
   not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(100)]: NET "fpga_0_Hard_Ethernet_MAC_MDC_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net fpga_0_Hard_Ethernet_MAC_MDIO_0_pin
   LOC=U10  |> [system.ucf(101)]: NET "fpga_0_Hard_Ethernet_MAC_MDIO_0_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net fpga_0_Hard_Ethernet_MAC_MDIO_0_pin LOC=U10  |> [system.ucf(101)]'
   could not be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS25;>
   [system.ucf(101)]: NET "fpga_0_Hard_Ethernet_MAC_MDIO_0_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:58 - Constraint <net "*Hard_Ethernet_MAC*/REFCLK"  
   TNM_NET = "REFCLK";> [system.ucf(233)]: NET "*Hard_Ethernet_MAC*/REFCLK" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "delayctrl_clk_200"       =
   "REFCLK";> [system.ucf(234)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_delayctrl_clk_200"    =
   PERIOD "delayctrl_clk_200" 5000 ps HIGH 50 %;> [system.ucf(235)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'delayctrl_clk_200'.

ERROR:ConstraintSystem:58 - Constraint <net "Hard_Ethernet_MAC*/GTX_CLK_0"  
   TNM_NET = "clk_125";> [system.ucf(237)]: NET "Hard_Ethernet_MAC*/GTX_CLK_0"
   does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "ethernet_gtx_clk_125"    =
   "clk_125";> [system.ucf(238)]: Unable to find an active 'TNM' or 'TimeGrp'
   constraint named 'clk_125'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_ethernet_gtx_clk_125" =
   PERIOD "ethernet_gtx_clk_125" 8000 ps HIGH 50 %;> [system.ucf(239)]: Unable
   to find an active 'TNM' or 'TimeGrp' constraint named 'ethernet_gtx_clk_125'.

ERROR:ConstraintSystem:58 - Constraint <NET
   "*Hard_Ethernet_MAC*/LlinkTemac0_CLK"   TNM_NET = "LLCLK0";>
   [system.ucf(241)]: NET "*Hard_Ethernet_MAC*/LlinkTemac0_CLK" does not match
   any design objects.

ERROR:ConstraintSystem:58 - Constraint <NET "*Hard_Ethernet_MAC*/SPLB_Clk"  
   TNM_NET = "PLBCLK";> [system.ucf(242)]: NET "*Hard_Ethernet_MAC*/SPLB_Clk"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <NET "*/TxClientClk_0"             
   TNM_NET = "clk_client_tx0";> [system.ucf(245)]: NET "*/TxClientClk_0" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "gmii_client_clk_tx0"     =
   "clk_client_tx0";> [system.ucf(246)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_gmii_client_clk_tx0"  =
   PERIOD "gmii_client_clk_tx0" 7500 ps HIGH 50 %;> [system.ucf(247)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'gmii_client_clk_tx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/RxClientClk_0"             
   TNM_NET = "clk_client_rx0";> [system.ucf(250)]: NET "*/RxClientClk_0" does
   not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "gmii_client_clk_rx0"     =
   "clk_client_rx0";> [system.ucf(251)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_gmii_client_clk_rx0"  =
   PERIOD "gmii_client_clk_rx0" 7500 ps HIGH 50 %;> [system.ucf(252)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'gmii_client_clk_rx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/GMII_TX_CLK_0*"            
   TNM_NET = "clk_phy_tx0";> [system.ucf(255)]: NET "*/GMII_TX_CLK_0*" does not
   match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "gmii_phy_clk_tx0"        =
   "clk_phy_tx0";> [system.ucf(256)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_gmii_phy_clk_tx0"     =
   PERIOD "gmii_phy_clk_tx0" 7500 ps HIGH 50 %;> [system.ucf(257)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'gmii_phy_clk_tx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*/GMII_RX_CLK_0*"            
   TNM_NET = "phy_clk_rx0";> [system.ucf(260)]: NET "*/GMII_RX_CLK_0*" does not
   match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP  "gmii_clk_phy_rx0"        =
   "phy_clk_rx0";> [system.ucf(261)]: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'phy_clk_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_gmii_clk_phy_rx0"     =
   PERIOD "gmii_clk_phy_rx0" 7500 ps HIGH 50 %;> [system.ucf(262)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'gmii_clk_phy_rx0'.

ERROR:ConstraintSystem:58 - Constraint <NET "*MII_TX_CLK_0*" TNM_NET       =
   "clk_mii_tx_clk0";> [system.ucf(265)]: NET "*MII_TX_CLK_0*" does not match
   any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_mii_tx_clk0"          =
   PERIOD "clk_mii_tx_clk0" 40000 ps HIGH 50 %;> [system.ucf(266)]: Unable to
   find an active 'TNM' or 'TimeGrp' constraint named 'clk_mii_tx_clk0'.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld*"     IOBDELAY_TYPE =
   FIXED;> [system.ucf(270)]: INST "*gmii0*ideld*" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideldv"     IOBDELAY_TYPE =
   FIXED;> [system.ucf(271)]: INST "*gmii0*ideldv" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideler"     IOBDELAY_TYPE =
   FIXED;> [system.ucf(272)]: INST "*gmii0*ideler" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii_rxc0_delay"  IOBDELAY_TYPE =
   FIXED;> [system.ucf(274)]: INST "*gmii_rxc0_delay" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideldv"     IDELAY_VALUE =
   35;> [system.ucf(276)]: INST "*gmii0*ideldv" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld0"     IDELAY_VALUE =
   35;> [system.ucf(277)]: INST "*gmii0*ideld0" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld1"     IDELAY_VALUE =
   35;> [system.ucf(278)]: INST "*gmii0*ideld1" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld2"     IDELAY_VALUE =
   35;> [system.ucf(279)]: INST "*gmii0*ideld2" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld3"     IDELAY_VALUE =
   35;> [system.ucf(280)]: INST "*gmii0*ideld3" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld4"     IDELAY_VALUE =
   35;> [system.ucf(281)]: INST "*gmii0*ideld4" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld5"     IDELAY_VALUE =
   35;> [system.ucf(282)]: INST "*gmii0*ideld5" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld6"     IDELAY_VALUE =
   35;> [system.ucf(283)]: INST "*gmii0*ideld6" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideld7"     IDELAY_VALUE =
   35;> [system.ucf(284)]: INST "*gmii0*ideld7" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*ideler"     IDELAY_VALUE =
   35;> [system.ucf(285)]: INST "*gmii0*ideler" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii_rxc0_delay"  IDELAY_VALUE =
   0;> [system.ucf(287)]: INST "*gmii_rxc0_delay" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin(?)"  TNM = "gmii_rx_0";>
   [system.ucf(292)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RXD_0_pin(?)" does not
   match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin"   TNM = "gmii_rx_0";>
   [system.ucf(293)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_DV_0_pin" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin"   TNM = "gmii_rx_0";>
   [system.ucf(294)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_ER_0_pin" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns
   VALID 3 ns BEFORE "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";>
   [system.ucf(296)]: NET "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:168 - Constraint <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5
   ns VALID 3 ns BEFORE "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";>
   [system.ucf(296)]: This constraint will be ignored because NET
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" could not be found or was not
   connected to a PAD.

WARNING:ConstraintSystem:56 - Constraint <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns
   VALID 3 ns BEFORE "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";>
   [system.ucf(296)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gmii_rx_0'.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*RXD_TO_MAC*"    IOB =
   TRUE;> [system.ucf(299)]: INST "*gmii0*RXD_TO_MAC*" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*RX_DV_TO_MAC"   IOB =
   TRUE;> [system.ucf(300)]: INST "*gmii0*RX_DV_TO_MAC" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*RX_ER_TO_MAC"   IOB =
   TRUE;> [system.ucf(301)]: INST "*gmii0*RX_ER_TO_MAC" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*GMII_TXD_?"     IOB =
   TRUE;> [system.ucf(303)]: INST "*gmii0*GMII_TXD_?" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*GMII_TX_EN"     IOB =
   TRUE;> [system.ucf(304)]: INST "*gmii0*GMII_TX_EN" does not match any design
   objects.

ERROR:ConstraintSystem:58 - Constraint <INST "*gmii0*GMII_TX_ER"     IOB =
   TRUE;> [system.ucf(305)]: INST "*gmii0*GMII_TX_ER" does not match any design
   objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK
        TO clk_phy_tx0 8000 ps DATAPATHONLY;> [system.ucf(307)]: Unable to find
   an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'PLBCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK
        TO clk_phy_tx0 8000 ps DATAPATHONLY;> [system.ucf(307)]: Unable to find
   an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'clk_phy_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_RXPHY0_2_PLB = FROM
   phy_clk_rx0 TO PLBCLK      8000 ps DATAPATHONLY;> [system.ucf(308)]: Unable
   to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'phy_clk_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_RXPHY0_2_PLB = FROM
   phy_clk_rx0 TO PLBCLK      8000 ps DATAPATHONLY;> [system.ucf(308)]: Unable
   to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'PLBCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"
    = FROM LLCLK0 TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(310)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'LLCLK0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"
    = FROM LLCLK0 TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(310)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"
    = FROM LLCLK0 TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(311)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'LLCLK0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"
    = FROM LLCLK0 TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(311)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"
    = FROM clk_client_rx0 TO LLCLK0 8000 ps DATAPATHONLY;> [system.ucf(312)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"
    = FROM clk_client_rx0 TO LLCLK0 8000 ps DATAPATHONLY;> [system.ucf(312)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'LLCLK0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"
    = FROM clk_client_tx0 TO LLCLK0 8000 ps DATAPATHONLY;> [system.ucf(313)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"
    = FROM clk_client_tx0 TO LLCLK0 8000 ps DATAPATHONLY;> [system.ucf(313)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'LLCLK0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"
    = FROM REFCLK TO PLBCLK 8000 ps DATAPATHONLY;> [system.ucf(315)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"
    = FROM REFCLK TO PLBCLK 8000 ps DATAPATHONLY;> [system.ucf(315)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'PLBCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"
    = FROM PLBCLK TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(316)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'PLBCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"
    = FROM PLBCLK TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(316)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named 'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"
    = FROM REFCLK TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(318)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"
    = FROM REFCLK TO clk_client_tx0 8000 ps DATAPATHONLY;> [system.ucf(318)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"
    = FROM clk_client_tx0 TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(319)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_tx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"
    = FROM clk_client_tx0 TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(319)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"
    = FROM REFCLK TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(321)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'REFCLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"
    = FROM REFCLK TO clk_client_rx0 8000 ps DATAPATHONLY;> [system.ucf(321)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"
    = FROM clk_client_rx0 TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(322)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_client_rx0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"
    = FROM clk_client_rx0 TO REFCLK 5000 ps DATAPATHONLY;> [system.ucf(322)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'REFCLK'.

ERROR:ConstraintSystem:58 - Constraint <net "*/hrst*" TIG;> [system.ucf(325)]:
   NET "*/hrst*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <net
   "*/V5HARD_SYS.I_TEMAC/speed_vector_0_i*" TIG;> [system.ucf(326)]: NET
   "*/V5HARD_SYS.I_TEMAC/speed_vector_0_i*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

WARNING:ConstraintSystem:192 - The TNM 'REFCLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TimeGrp constraint 'delayctrl_clk_200'. If clock manager blocks
   are directly or indirectly driven, a new TNM constraint will not be derived
   since the none of the referencing constraints are a PERIOD constraint. This
   TNM is used in the following user groups and/or specifications:
   <TIMEGRP  "delayctrl_clk_200"       = "REFCLK";> [system.ucf(234)]
   <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"  = FROM REFCLK TO PLBCLK 8000 ps
   DATAPATHONLY;> [system.ucf(315)]
   <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"  = FROM PLBCLK TO REFCLK 5000 ps
   DATAPATHONLY;> [system.ucf(316)]
   <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(318)]
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_tx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(319)]
   <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(321)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_rx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(322)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"  = FROM REFCLK TO PLBCLK 8000 ps
   DATAPATHONLY;> [system.ucf(315)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"  = FROM PLBCLK TO REFCLK 5000 ps
   DATAPATHONLY;> [system.ucf(316)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(318)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_tx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(319)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(321)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_rx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(322)]

WARNING:ConstraintSystem:193 - The TNM 'clk_125', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing TimeGrp constraint 'ethernet_gtx_clk_125'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the referencing constraint is not a PERIOD constraint.
   This TNM is used in the following user group or specification:
   <TIMEGRP  "ethernet_gtx_clk_125"    = "clk_125";> [system.ucf(238)]

WARNING:ConstraintSystem:192 - The TNM 'LLCLK0', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_LL_CLK0_2_RX_CLIENT_CLK0'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(310)]
   <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(311)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_rx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(312)]
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_tx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(313)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(310)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(311)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_rx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(312)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_tx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(313)]

WARNING:ConstraintSystem:192 - The TNM 'PLBCLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_PLB_2_TXPHY0'. If clock manager blocks
   are directly or indirectly driven, a new TNM constraint will not be derived
   since the none of the referencing constraints are a PERIOD constraint. This
   TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK      TO clk_phy_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(307)]
   <TIMESPEC TS_RXPHY0_2_PLB = FROM phy_clk_rx0 TO PLBCLK      8000 ps
   DATAPATHONLY;> [system.ucf(308)]
   <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"  = FROM REFCLK TO PLBCLK 8000 ps
   DATAPATHONLY;> [system.ucf(315)]
   <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"  = FROM PLBCLK TO REFCLK 5000 ps
   DATAPATHONLY;> [system.ucf(316)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK      TO clk_phy_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(307)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_RXPHY0_2_PLB = FROM phy_clk_rx0 TO PLBCLK      8000 ps
   DATAPATHONLY;> [system.ucf(308)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"  = FROM REFCLK TO PLBCLK 8000 ps
   DATAPATHONLY;> [system.ucf(315)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"  = FROM PLBCLK TO REFCLK 5000 ps
   DATAPATHONLY;> [system.ucf(316)]

WARNING:ConstraintSystem:192 - The TNM 'clk_client_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint 'gmii_client_clk_tx0'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMEGRP  "gmii_client_clk_tx0"     = "clk_client_tx0";> [system.ucf(246)]
   <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(311)]
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_tx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(313)]
   <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(318)]
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_tx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(319)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK0_2_TX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(311)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_tx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(313)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_tx0 8000
   ps DATAPATHONLY;> [system.ucf(318)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_tx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(319)]

WARNING:ConstraintSystem:192 - The TNM 'clk_client_rx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint 'gmii_client_clk_rx0'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMEGRP  "gmii_client_clk_rx0"     = "clk_client_rx0";> [system.ucf(251)]
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(310)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_rx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(312)]
   <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(321)]
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_rx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(322)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_LL_CLK0_2_RX_CLIENT_CLK0"  = FROM LLCLK0 TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(310)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_LL_CLK0"  = FROM clk_client_rx0 TO LLCLK0 8000
   ps DATAPATHONLY;> [system.ucf(312)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"  = FROM REFCLK TO clk_client_rx0 8000
   ps DATAPATHONLY;> [system.ucf(321)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_client_rx0 TO REFCLK 5000
   ps DATAPATHONLY;> [system.ucf(322)]

WARNING:ConstraintSystem:192 - The TNM 'clk_phy_tx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint 'gmii_phy_clk_tx0'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMEGRP  "gmii_phy_clk_tx0"        = "clk_phy_tx0";> [system.ucf(256)]
   <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK      TO clk_phy_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(307)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK      TO clk_phy_tx0 8000 ps
   DATAPATHONLY;> [system.ucf(307)]

WARNING:ConstraintSystem:192 - The TNM 'phy_clk_rx0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing TimeGrp constraint 'gmii_clk_phy_rx0'. If clock
   manager blocks are directly or indirectly driven, a new TNM constraint will
   not be derived since the none of the referencing constraints are a PERIOD
   constraint. This TNM is used in the following user groups and/or
   specifications:
   <TIMEGRP  "gmii_clk_phy_rx0"        = "phy_clk_rx0";> [system.ucf(261)]
   <TIMESPEC TS_RXPHY0_2_PLB = FROM phy_clk_rx0 TO PLBCLK      8000 ps
   DATAPATHONLY;> [system.ucf(308)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_RXPHY0_2_PLB = FROM phy_clk_rx0 TO PLBCLK      8000 ps
   DATAPATHONLY;> [system.ucf(308)]

WARNING:ConstraintSystem:191 - The TNM 'clk_mii_tx_clk0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMS and cannot be actively
   used by the referencing Period constraint 'TS_mii_tx_clk0'. If clock manager
   blocks are directly or indirectly driven, a new TNM constraint will not be
   derived even though the referencing constraint is a PERIOD constraint unless
   an output of the clock manager drives flip-flops, latches or RAMs. This TNM
   is used in the following user PERIOD specification:
   <TIMESPEC "TS_mii_tx_clk0"          = PERIOD "clk_mii_tx_clk0" 40000 ps HIGH
   50 %;> [system.ucf(266)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC "TS_mii_tx_clk0"          = PERIOD "clk_mii_tx_clk0" 40000 ps HIGH
   50 %;> [system.ucf(266)]

WARNING:ConstraintSystem:193 - The TNM 'gmii_rx_0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing Offset constraint ''. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the referencing constraint is not a PERIOD constraint. This TNM is used in
   the following user group or specification:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

WARNING:ConstraintSystem:193 - The TNM 'gmii_rx_0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing Offset constraint ''. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the referencing constraint is not a PERIOD constraint. This TNM is used in
   the following user group or specification:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

WARNING:ConstraintSystem:193 - The TNM 'gmii_rx_0', does not directly or
   indirectly drive any flip-flops, latches and/or RAMs and cannot be actively
   used by the referencing Offset constraint ''. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the referencing constraint is not a PERIOD constraint. This TNM is used in
   the following user group or specification:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin";> [system.ucf(296)]

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:   114
  Number of warnings: 228

Total REAL time to NGDBUILD completion: 6 min  15 sec
Total CPU time to NGDBUILD completion:  5 min  58 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct  8 21:56:27 2011
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_MISO LOC = AD11 |>
   [system.ucf(2)]: NET "IF_spi_0_MISO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_MISO LOC = AD11 |> [system.ucf(2)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(2)]:
   NET "IF_spi_0_MISO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_MOSI LOC = AD9 |>
   [system.ucf(3)]: NET "IF_spi_0_MOSI" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_MOSI LOC = AD9 |> [system.ucf(3)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(3)]:
   NET "IF_spi_0_MOSI" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_CLK LOC = AM13 |>
   [system.ucf(4)]: NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_CLK LOC = AM13 |> [system.ucf(4)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(4)]:
   NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     6
  Number of warnings: 121

Total REAL time to NGDBUILD completion: 6 min  5 sec
Total CPU time to NGDBUILD completion:  5 min  46 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sat Oct  8 22:11:42 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sat Oct  8 22:12:47 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 6.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
make: *** Deleting file `implementation/system.bmm'
make: *** [implementation/system.bmm] Terminated
Done!

********************************************************************************
At Local date and time: Sat Oct  8 22:16:04 2011
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Sat Oct  8 22:16:21 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 9.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line 89 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line 98 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line 127 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line 140 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line 237 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs line 290 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:if_spi_0 - /home/bashton/tmp/system.mhs line 313 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs
line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs
line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   15 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs
line 303 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  18 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4284.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /home/bashton/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw
into working directory /home/bashton/tmp/implementation 

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_MISO LOC = AD11 |>
   [system.ucf(2)]: NET "IF_spi_0_MISO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_MISO LOC = AD11 |> [system.ucf(2)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(2)]:
   NET "IF_spi_0_MISO" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_MOSI LOC = AD9 |>
   [system.ucf(3)]: NET "IF_spi_0_MOSI" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_MOSI LOC = AD9 |> [system.ucf(3)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(3)]:
   NET "IF_spi_0_MOSI" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_CLK LOC = AM13 |>
   [system.ucf(4)]: NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_CLK LOC = AM13 |> [system.ucf(4)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(4)]:
   NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     6
  Number of warnings: 121

Total REAL time to NGDBUILD completion: 7 min  12 sec
Total CPU time to NGDBUILD completion:  6 min  36 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Make instance IF_spi_0 port MOSI external with net as port name
Instance IF_spi_0 port MOSI connector undefined, using IF_spi_0_MOSI
Make instance IF_spi_0 port MISO external with net as port name
Instance IF_spi_0 port MISO connector undefined, using IF_spi_0_MISO
Make instance IF_spi_0 port SCK external with net as port name
Instance IF_spi_0 port SCK connector undefined, using IF_spi_0_SCK

********************************************************************************
At Local date and time: Sun Oct  9 00:03:09 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line
89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line
98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line
127 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line
140 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line
226 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line
237 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs
line 290 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:if_spi_0 - /home/bashton/tmp/system.mhs line 313 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 9.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 132.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_CLK LOC = AM13 |>
   [system.ucf(4)]: NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_CLK LOC = AM13 |> [system.ucf(4)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(4)]:
   NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 119

Total REAL time to NGDBUILD completion: 6 min  35 sec
Total CPU time to NGDBUILD completion:  6 min  19 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Make instance IF_spi_0 port SCK external with net as port name
Instance IF_spi_0 port SCK connector undefined, using IF_spi_0_SCK

********************************************************************************
At Local date and time: Sun Oct  9 00:36:04 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line
89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line
98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line
127 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line
140 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line
226 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line
237 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs
line 290 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:if_spi_0 - /home/bashton/tmp/system.mhs line 313 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 8.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 116.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <Net IF_spi_0_CLK LOC = AM13 |>
   [system.ucf(4)]: NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net IF_spi_0_CLK LOC = AM13 |> [system.ucf(4)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD=LVCMOS33;> [system.ucf(4)]:
   NET "IF_spi_0_CLK" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings: 119

Total REAL time to NGDBUILD completion: 7 min  13 sec
Total CPU time to NGDBUILD completion:  6 min  29 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
WARNING:EDK:3836 - Cannot make port IF_spi_0.MISO external because it already sourced by external port IF_spi_0_MISO
.WARNING:EDK:3836 - Cannot make port IF_spi_0.MOSI external because it already sourced by external port IF_spi_0_MOSI
.WARNING:EDK:3836 - Cannot make port IF_spi_0.SS external because it already sourced by external port IF_spi_0_SS
.The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Oct  9 01:53:52 2011
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx50tff1136-1 -lang vhdl -lp /home/bashton/Digilent_Genesys_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -lp
/home/bashton/Digilent_Genesys_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse /home/bashton/tmp/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_7Bit	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81460000-0x8146ffff) IF_spi_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83e00000-0x83e0ffff) RS232_Uart_1	mb_plb
  (0x83e20000-0x83e2ffff) RS232_Uart_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) DDR2_SDRAM	mb_plb
  (0x8c000000-0x8dffffff) FLASH	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 199 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v
   1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v
   2_00_b/data/lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_bloc
   k_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_7Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_
   v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:FLASH - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_e
   mc_v3_01_a/data/xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uart16550, INSTANCE:RS232_Uart_1 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart1
   6550_v3_00_a/data/xps_uart16550_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:IF_spi_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v
   2_02_a/data/xps_spi_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaz
   e_v8_20_a/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_
   if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x013 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x014 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x01f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x020 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x027 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x028 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x033 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x034 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x03b -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x03c -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x047 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x048 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x04f -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x050 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x05d -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x05e -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x066 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x067 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x078 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x079 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x085 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x086 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x097 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x098 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0a4 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0a5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0b5 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0b6 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0b7 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C000040080000001C0000001C000040080000001C00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041D000024140000041C000024140002041C000024140000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000001E000021060000011E000021060000011E000021060002011E00002106 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0000111E0000801A0000001C0000001C000040080000001C000024140000041D -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x000024140000041C000024140002041C000024140000141C000080180000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000400A0000001E0000001F0000001E0000201E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x000021060000011E000021060000011E000021060002011E000021060000111E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000801A0000001C0000001C000040080000001C000024140000041D00002414 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C000080180000001E0000001E0000001E0000400A0000001E0000001F -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001E0000201E0000001E000021060000011E000021060000111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000001C0000001C000040080000001C0000001C000024150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000201E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E000021060000111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_0
   4_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111110 -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_
   v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - /home/bashton/tmp/system.mhs line 54 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/bashton/tmp/system.mhs line 68 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/bashton/tmp/system.mhs line 75 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/bashton/tmp/system.mhs line 82 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - /home/bashton/tmp/system.mhs line
89 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - /home/bashton/tmp/system.mhs line
98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - /home/bashton/tmp/system.mhs line 114 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_7bit - /home/bashton/tmp/system.mhs line
127 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - /home/bashton/tmp/system.mhs line
140 - Copying cache implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash - /home/bashton/tmp/system.mhs line 153 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram - /home/bashton/tmp/system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_0 - /home/bashton/tmp/system.mhs line
226 - Copying cache implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 - /home/bashton/tmp/system.mhs line
237 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/bashton/tmp/system.mhs line 278 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - /home/bashton/tmp/system.mhs
line 290 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 - /home/bashton/tmp/system.mhs line 303 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:if_spi_0 - /home/bashton/tmp/system.mhs line 313 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - /home/bashton/tmp/system.mhs line 107 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs
line 248 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 6.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - /home/bashton/tmp/system.mhs line 248 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bashton/tmp/system.mhs line 248 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/bashton/tmp/implementation/clock_generator_0_wrapper/clock_generator_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 95.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 118

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 6 min  16 sec
Total CPU time to NGDBUILD completion:  5 min  59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 56 secs 
Total CPU  time at the beginning of Placer: 2 mins 49 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:608b822f) REAL time: 3 mins 15 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 197 IOs, 196 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:608b822f) REAL time: 3 mins 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6508b313) REAL time: 3 mins 15 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:146def10) REAL time: 3 mins 16 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:146def10) REAL time: 5 mins 26 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:146def10) REAL time: 5 mins 28 secs 

Phase 7.2  Initial Clock and IO Placement
......
.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y5>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y23"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y23" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y5"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y5" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y0"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y0" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y21"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y21" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y3"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y3" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y22"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y22" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y6"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y6" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y1;


Phase 7.2  Initial Clock and IO Placement (Checksum:37894873) REAL time: 5 mins 37 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:37894873) REAL time: 5 mins 37 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:37894873) REAL time: 5 mins 37 secs 

Phase 10.3  Local Placement Optimization
......
Phase 10.3  Local Placement Optimization (Checksum:10d9aab3) REAL time: 5 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4f3527d3) REAL time: 5 mins 41 secs 

Phase 12.8  Global Placement
............................
...............................................................................................
..................................
..................................................................................................
.....................................
..............................
................
................
Phase 12.8  Global Placement (Checksum:4506a2df) REAL time: 9 mins 58 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4506a2df) REAL time: 9 mins 58 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4506a2df) REAL time: 10 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d87e172f) REAL time: 15 mins 41 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d87e172f) REAL time: 15 mins 45 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d87e172f) REAL time: 15 mins 47 secs 

Total REAL time to Placer completion: 15 mins 51 secs 
Total CPU  time to Placer completion: 15 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   72
Slice Logic Utilization:
  Number of Slice Registers:                 7,729 out of  28,800   26%
    Number used as Flip Flops:               7,711
    Number used as Latch-thrus:                 18
  Number of Slice LUTs:                      6,898 out of  28,800   23%
    Number used as logic:                    6,588 out of  28,800   22%
      Number using O6 output only:           6,116
      Number using O5 output only:             202
      Number using O5 and O6:                  270
    Number used as Memory:                     281 out of   7,680    3%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           185
        Number using O6 output only:           184
        Number using O5 output only:             1
    Number used as exclusive route-thru:        29
  Number of route-thrus:                       241
    Number using O6 output only:               226
    Number using O5 output only:                10
    Number using O5 and O6:                      5

Slice Logic Distribution:
  Number of occupied Slices:                 4,159 out of   7,200   57%
  Number of LUT Flip Flop pairs used:       10,801
    Number with an unused Flip Flop:         3,072 out of  10,801   28%
    Number with an unused LUT:               3,903 out of  10,801   36%
    Number of fully used LUT-FF pairs:       3,826 out of  10,801   35%
    Number of unique control sets:           1,131
    Number of slice register sites lost
      to control set restrictions:           2,628 out of  28,800    9%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       197 out of     480   41%
    Number of LOCed IOBs:                      196 out of     197   99%
    IOB Flip Flops:                            374

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      33 out of      60   55%
    Number using BlockRAM only:                 33
    Total primitives used:
      Number of 36k BlockRAM used:              33
    Total Memory used (KB):                  1,188 out of   2,160   55%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of IDELAYCTRLs:                         3 out of      16   18%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      56   14%
  Number of DSP48Es:                             3 out of      48    6%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  473 MB
Total REAL time to MAP completion:  16 mins 45 secs 
Total CPU time to MAP completion:   16 mins 3 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/bashton/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/home/bashton/Xilinx/13.2/ISE_DS/ISE/:/home/bashton/Xilinx/13.2/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           5 out of 32     15%
   Number of BUFIOs                          8 out of 56     14%
   Number of DSP48Es                         3 out of 48      6%
   Number of IDELAYCTRLs                     3 out of 16     18%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        89 out of 560    15%
      Number of LOCed ILOGICs                8 out of 89      8%

   Number of External IOBs                 197 out of 480    41%
      Number of LOCed IOBs                 196 out of 197    99%

   Number of IODELAYs                       80 out of 560    14%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       188 out of 560    33%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    33 out of 60     55%
   Number of Slices                       4159 out of 7200   57%
   Number of Slice Registers              7729 out of 28800  26%
      Number used as Flip Flops           7711
      Number used as Latches                 0
      Number used as LatchThrus             18

   Number of Slice LUTS                   6898 out of 28800  23%
   Number of Slice LUT-Flip Flop pairs   10801 out of 28800  37%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 39 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 41 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49705 unrouted;      REAL time: 1 mins 49 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 41560 unrouted;      REAL time: 2 mins 4 secs 

Phase  3  : 14983 unrouted;      REAL time: 3 mins 35 secs 

Phase  4  : 15023 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 4 mins 7 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 5 mins 19 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 5 mins 19 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 5 mins 19 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 5 mins 19 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 23 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 41 secs 
Total REAL time to Router completion: 5 mins 41 secs 
Total CPU time to Router completion: 5 mins 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 3100 |  0.403     |  1.916      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  484 |  0.301     |  1.869      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.247     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   70 |  0.218     |  1.741      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.052     |  1.692      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  3.943     |  5.710      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.026ns|     1.874ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     7.971ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.005ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.211ns|     4.789ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.467ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.841ns|     4.159ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.351ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.643ns|     5.809ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.475ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.651ns|     3.349ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.334ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.934ns|    12.132ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.046ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.105ns|     1.895ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.119ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.145ns|     1.855ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.260ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.964ns|            0|            0|            0|       476640|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.159ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.789ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.349ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.895ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.855ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.809ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.971ns|          N/A|            0|            0|       464046|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     12.132ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 6 mins 20 secs 
Total CPU time to PAR completion: 6 mins 32 secs 

Peak Memory Usage:  390 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 2

Writing design to file system.ncd



PAR done!
ERROR:Xflow - par: application received signal 11
ERROR:Xflow:42 - Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sun Oct  9 04:22:18 2011
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /home/bashton/Xilinx/13.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00
   _b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: /home/bashton/tmp/implementation/fpga.flw 
Using Option File(s): 
 /home/bashton/tmp/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"/home/bashton/tmp/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: /home/bashton/Xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
/home/bashton/tmp/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "/home/bashton/tmp/implementation/system.ngc" ...
Loading design module
"/home/bashton/tmp/implementation/microblaze_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mb_plb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/ilmb_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/dlmb_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/push_buttons_7bit_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/flash_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bashton/tmp/implementation/xps_intc_0_wrapper.ngc"...
Loading design module "/home/bashton/tmp/implementation/if_spi_0_wrapper.ngc"...
Applying constraints in
"/home/bashton/tmp/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.25 PHASE 2 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.625 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 118

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 5 min  58 sec
Total CPU time to NGDBUILD completion:  5 min  41 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/bashton/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
WARNING:Pack:2549 - The register
   "IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has the property
   IOB=TRUE, but was not packed into the OLOGIC component. The output signal for
   register symbol IF_spi_0/IF_spi_0/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV
   requires general routing to fabric, but the register can only be routed to
   ILOGIC, IODELAY, and IOB.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 14 secs 
Total CPU  time at the beginning of Placer: 3 mins 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:608b822f) REAL time: 3 mins 32 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 197 IOs, 196 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:608b822f) REAL time: 3 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6508b313) REAL time: 3 mins 32 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:146def10) REAL time: 3 mins 33 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:146def10) REAL time: 5 mins 59 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:146def10) REAL time: 6 mins 2 secs 

Phase 7.2  Initial Clock and IO Placement
......
.....


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y5>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  2240 |  1280 |  3200 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y23"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y23" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y5"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y5" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y0"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y0" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y21"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y21" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y3"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y3" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y0;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y22"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y22" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y5;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y6"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y6" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y1;


Phase 7.2  Initial Clock and IO Placement (Checksum:37894873) REAL time: 6 mins 12 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:37894873) REAL time: 6 mins 12 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:37894873) REAL time: 6 mins 12 secs 

Phase 10.3  Local Placement Optimization
......
Phase 10.3  Local Placement Optimization (Checksum:10d9aab3) REAL time: 6 mins 15 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4f3527d3) REAL time: 6 mins 17 secs 

Phase 12.8  Global Placement
............................
...............................................................................................
..................................
..................................................................................................
.....................................
..............................
................
................
Phase 12.8  Global Placement (Checksum:4506a2df) REAL time: 10 mins 56 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4506a2df) REAL time: 10 mins 56 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4506a2df) REAL time: 11 mins 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d87e172f) REAL time: 15 mins 53 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d87e172f) REAL time: 15 mins 56 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d87e172f) REAL time: 15 mins 59 secs 

Total REAL time to Placer completion: 16 mins 3 secs 
Total CPU  time to Placer completion: 15 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   72
Slice Logic Utilization:
  Number of Slice Registers:                 7,729 out of  28,800   26%
    Number used as Flip Flops:               7,711
    Number used as Latch-thrus:                 18
  Number of Slice LUTs:                      6,898 out of  28,800   23%
    Number used as logic:                    6,588 out of  28,800   22%
      Number using O6 output only:           6,116
      Number using O5 output only:             202
      Number using O5 and O6:                  270
    Number used as Memory:                     281 out of   7,680    3%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           185
        Number using O6 output only:           184
        Number using O5 output only:             1
    Number used as exclusive route-thru:        29
  Number of route-thrus:                       241
    Number using O6 output only:               226
    Number using O5 output only:                10
    Number using O5 and O6:                      5

Slice Logic Distribution:
  Number of occupied Slices:                 4,159 out of   7,200   57%
  Number of LUT Flip Flop pairs used:       10,801
    Number with an unused Flip Flop:         3,072 out of  10,801   28%
    Number with an unused LUT:               3,903 out of  10,801   36%
    Number of fully used LUT-FF pairs:       3,826 out of  10,801   35%
    Number of unique control sets:           1,131
    Number of slice register sites lost
      to control set restrictions:           2,628 out of  28,800    9%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       197 out of     480   41%
    Number of LOCed IOBs:                      196 out of     197   99%
    IOB Flip Flops:                            374

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      33 out of      60   55%
    Number using BlockRAM only:                 33
    Total primitives used:
      Number of 36k BlockRAM used:              33
    Total Memory used (KB):                  1,188 out of   2,160   55%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of IDELAYCTRLs:                         3 out of      16   18%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      56   14%
  Number of DSP48Es:                             3 out of      48    6%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  474 MB
Total REAL time to MAP completion:  16 mins 49 secs 
Total CPU time to MAP completion:   16 mins 3 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/bashton/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
</home/bashton/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/home/bashton/Xilinx/13.2/ISE_DS/ISE/:/home/bashton/Xilinx/13.2/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           5 out of 32     15%
   Number of BUFIOs                          8 out of 56     14%
   Number of DSP48Es                         3 out of 48      6%
   Number of IDELAYCTRLs                     3 out of 16     18%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        89 out of 560    15%
      Number of LOCed ILOGICs                8 out of 89      8%

   Number of External IOBs                 197 out of 480    41%
      Number of LOCed IOBs                 196 out of 197    99%

   Number of IODELAYs                       80 out of 560    14%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       188 out of 560    33%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                    33 out of 60     55%
   Number of Slices                       4159 out of 7200   57%
   Number of Slice Registers              7729 out of 28800  26%
      Number used as Flip Flops           7711
      Number used as Latches                 0
      Number used as LatchThrus             18

   Number of Slice LUTS                   6898 out of 28800  23%
   Number of Slice LUT-Flip Flop pairs   10801 out of 28800  37%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 38 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 40 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 49705 unrouted;      REAL time: 1 mins 49 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 41560 unrouted;      REAL time: 2 mins 6 secs 

Phase  3  : 14983 unrouted;      REAL time: 3 mins 51 secs 

Phase  4  : 15023 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 4 mins 31 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 6 mins 5 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 6 mins 5 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 6 mins 5 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:508, Component Switching Limit:0)     REAL time: 6 mins 5 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 13 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 50 secs 
Total REAL time to Router completion: 6 mins 50 secs 
Total CPU time to Router completion: 6 mins 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzPLL0 | BUFGCTRL_X0Y1| No   | 3100 |  0.403     |  1.916      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_62_5000MHzPLL0 | BUFGCTRL_X0Y3| No   |  484 |  0.301     |  1.869      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  163 |  0.247     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   70 |  0.218     |  1.741      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.052     |  1.692      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  3.943     |  5.710      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.026ns|     1.874ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     7.971ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.005ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     0.211ns|     4.789ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.467ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     0.841ns|     4.159ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.351ns|            |       0|           0
     TS_sys_clk_pin * 2                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.643ns|     5.809ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.475ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.2 |             |            |            |        |            
  5 PHASE 2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     1.651ns|     3.349ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.334ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.934ns|    12.132ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.046ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.6 |             |            |            |        |            
  25 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     3.105ns|     1.895ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD        |     0.119ns|            |       0|           0
  sys_clk_pin * 2                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     3.145ns|     1.855ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.260ns|            |       0|           0
       TS_sys_clk_pin * 2                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.964ns|            0|            0|            0|       476640|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.159ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.789ns|          N/A|            0|            0|           46|            0|
| TS_MC_GATE_DLY                |      5.000ns|      3.349ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.895ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.855ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      5.809ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.971ns|          N/A|            0|            0|       464046|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     12.132ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 22 secs 
Total CPU time to PAR completion: 7 mins 29 secs 

Peak Memory Usage:  390 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 2

Writing design to file system.ncd



PAR done!
ERROR:Xflow - par: application received signal 11
ERROR:Xflow:42 - Aborting flow execution... 
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/bashton/tmp/etc/system.filters
Done writing Tab View settings to:
	/home/bashton/tmp/etc/system.gui
