Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date         : Fri Mar 30 09:44:22 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TxRx_5x2_7to1_Appslevel_timing_summary_routed.rpt -rpx TxRx_5x2_7to1_Appslevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TxRx_5x2_7to1_Appslevel
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.509        0.000                      0                14711        0.066        0.000                      0                14711        0.264        0.000                       0                  8681  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clkin1                                                                                      {0.000 3.205}        6.410           156.006         
  rxpllmmcm_d4                                                                              {0.114 1.946}        3.663           273.011         
  rxpllmmcm_x1                                                                              {0.000 3.205}        6.410           156.006         
  rxpllmmcm_xs                                                                              {0.000 0.916}        1.831           546.022         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
refclkin                                                                                    {0.000 2.500}        5.000           200.000         
  int_clki2c                                                                                {0.000 10.000}       20.000          50.000          
tx_freqgen                                                                                  {0.000 3.205}        6.410           156.006         
  txpllmmcm_d2                                                                              {0.000 6.410}        12.820          78.003          
  txpllmmcm_x1                                                                              {0.000 3.205}        6.410           156.006         
  txpllmmcm_xn                                                                              {0.000 0.916}        1.831           546.022         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin1                                                                                                                                                                                                                                        1.705        0.000                       0                     2  
  rxpllmmcm_d4                                                                                    0.523        0.000                      0                 6425        0.076        0.000                      0                 6425        1.063        0.000                       0                  3379  
  rxpllmmcm_x1                                                                                    3.282        0.000                      0                 1465        0.083        0.000                      0                 1465        2.563        0.000                       0                  1123  
  rxpllmmcm_xs                                                                                                                                                                                                                                0.423        0.000                       0                    46  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.625        0.000                      0                  928        0.075        0.000                      0                  928       15.732        0.000                       0                   484  
refclkin                                                                                          1.071        0.000                      0                 4806        0.066        0.000                      0                 4806        0.264        0.000                       0                  3330  
  int_clki2c                                                                                     14.626        0.000                      0                  444        0.079        0.000                      0                  444        9.232        0.000                       0                   137  
tx_freqgen                                                                                                                                                                                                                                    1.705        0.000                       0                     1  
  txpllmmcm_d2                                                                                   10.046        0.000                      0                   36        0.153        0.000                      0                   36        6.010        0.000                       0                    38  
  txpllmmcm_x1                                                                                    4.277        0.000                      0                  179        0.160        0.000                      0                  179        2.805        0.000                       0                   115  
  txpllmmcm_xn                                                                                                                                                                                                                                0.423        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rxpllmmcm_d4  refclkin            0.509        0.000                      0                   87        0.717        0.000                      0                   87  
int_clki2c    refclkin            3.593        0.000                      0                    2        0.097        0.000                      0                    2  
refclkin      int_clki2c          0.708        0.000                      0                    9        1.518        0.000                      0                    9  
txpllmmcm_x1  txpllmmcm_d2        3.513        0.000                      0                  140        0.115        0.000                      0                  140  
txpllmmcm_d2  txpllmmcm_x1        4.672        0.000                      0                    2        0.155        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.701        0.000                      0                  100        0.149        0.000                      0                  100  
**async_default**                                                                           refclkin                                                                                    refclkin                                                                                          2.748        0.000                      0                   97        0.257        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin1
  To Clock:  clkin1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin1
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { clkin1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.410       5.339      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.071         6.410       5.339      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.410       93.590     MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       6.410       93.590     MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            1.500         3.205       1.705      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_d4
  To Clock:  rxpllmmcm_d4

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[10]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[10]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[11]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[11]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[18]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[18]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[20]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[20]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[27]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[27]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[6]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[6]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[11]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[11]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.743ns  (logic 0.259ns (9.443%)  route 2.484ns (90.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.484     4.351    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y51          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[18]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y51          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/shifter_reg[18]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.731ns  (logic 0.259ns (9.485%)  route 2.472ns (90.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.472     4.339    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y52          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y52          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[14]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y52          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[14]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.663ns  (rxpllmmcm_d4 rise@3.777ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        2.731ns  (logic 0.259ns (9.485%)  route 2.472ns (90.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.223 - 3.777 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 1.608 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.900 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.658 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.575    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -2.585 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -0.116    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.023 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.631     1.608    TxdRxd/Rxd/loop1.loop0[1].rxn/rxclk_d4
    SLICE_X8Y79          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.259     1.867 r  TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch_reg/Q
                         net (fo=521, routed)         2.472     4.339    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/not_bs_finished_dom_ch
    SLICE_X9Y52          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      3.777     3.777 r  
    AB27                                              0.000     3.777 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     3.777    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     4.486 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     4.486    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     5.123 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305     8.428    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     1.297 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     3.633    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.716 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.507     5.223    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/rxclk_d4
    SLICE_X9Y52          FDRE                                         r  TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[25]/C
                         clock pessimism              0.014     5.237    
                         clock uncertainty           -0.059     5.178    
    SLICE_X9Y52          FDRE (Setup_fdre_C_R)       -0.304     4.874    TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int_reg[25]
  -------------------------------------------------------------------
                         required time                          4.874    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/cdataoutc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 2.019 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/rxclk_d4
    SLICE_X9Y75          FDRE                                         r  TxdRxd/Rxd/rx0/cdataoutc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.100     1.711 r  TxdRxd/Rxd/rx0/cdataoutc_reg[3]/Q
                         net (fo=3, routed)           0.096     1.807    TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/DIA1
    SLICE_X8Y76          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.921     2.019    TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/WCLK
    SLICE_X8Y76          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA_D1/CLK
                         clock pessimism             -0.396     1.623    
    SLICE_X8Y76          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.731    TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA_D1/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB_D1/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMD32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC_D1/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMS32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMS32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.368ns  (logic 0.107ns (29.055%)  route 0.261ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 2.018 - 0.114 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 1.611 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.683     1.611    TxdRxd/Rxd/rx0/gb0/CLK
    SLICE_X8Y75          FDRE                                         r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.107     1.718 r  TxdRxd/Rxd/rx0/gb0/write_addr_reg[1]/Q
                         net (fo=101, routed)         0.261     1.979    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/ADDRD1
    SLICE_X8Y74          RAMS32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     2.018    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/WCLK
    SLICE_X8Y74          RAMS32                                       r  TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD_D1/CLK
                         clock pessimism             -0.378     1.640    
    SLICE_X8Y74          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     1.898    TxdRxd/Rxd/rx0/gb0/loop1[5].ram_inst/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TxdRxd/Rxd/rx0/loop3[0].dc_inst/sdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Path Group:             rxpllmmcm_d4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_d4 rise@0.114ns - rxpllmmcm_d4 rise@0.114ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 2.060 - 0.114 ) 
    Source Clock Delay      (SCD):    1.536ns = ( 1.651 - 0.114 ) 
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.524 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.524    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.851 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     3.029    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -0.225 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.902    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.723     1.651    TxdRxd/Rxd/rx0/loop3[0].dc_inst/CLK
    SLICE_X7Y86          FDRE                                         r  TxdRxd/Rxd/rx0/loop3[0].dc_inst/sdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100     1.751 r  TxdRxd/Rxd/rx0/loop3[0].dc_inst/sdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.055     1.805    TxdRxd/Rxd/rx0/loop3[0].dc_inst/sdataoutc[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.028     1.833 r  TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out[2]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_d4 rise edge)
                                                      0.114     0.114 r  
    AB27                                              0.000     0.114 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.114    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.597 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.597    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     1.024 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.596    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.128 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     1.068    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.098 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.962     2.060    TxdRxd/Rxd/rx0/loop3[0].dc_inst/CLK
    SLICE_X6Y86          FDRE                                         r  TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.398     1.662    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.087     1.749    TxdRxd/Rxd/rx0/loop3[0].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_d4
Waveform(ns):       { 0.114 1.946 }
Period(ns):         3.663
Sources:            { TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y78     TxdRxd/Rxd/loop1.loop0[1].rxn/idelay_cm/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y84     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y83     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y66     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[1].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y65     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[1].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y64     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[2].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y63     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[2].idelay_s/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y76     TxdRxd/Rxd/rx0/idelay_cm/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y75     TxdRxd/Rxd/rx0/idelay_cs/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.663       1.663      IDELAY_X0Y52     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[3].idelay_m/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.663       209.697    MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.831       1.063      SLICE_X10Y70     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[10].ram_inst/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y76      TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y76      TxdRxd/Rxd/rx0/gb0/loop1[11].ram_inst/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X8Y77      TxdRxd/Rxd/rx0/gb0/loop1[0].ram_inst/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X12Y67     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X12Y67     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X12Y67     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.831       1.063      SLICE_X12Y67     TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/loop1[2].ram_inst/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_x1
  To Clock:  rxpllmmcm_x1

Setup :            0  Failing Endpoints,  Worst Slack        3.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.204ns (7.711%)  route 2.441ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 7.835 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.441     4.131    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X37Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.486     7.835    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X37Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.014     7.849    
                         clock uncertainty           -0.050     7.798    
    SLICE_X37Y79         FDRE (Setup_fdre_C_R)       -0.385     7.413    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.204ns (7.711%)  route 2.441ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 7.835 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.441     4.131    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X37Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.486     7.835    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X37Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.014     7.849    
                         clock uncertainty           -0.050     7.798    
    SLICE_X37Y79         FDRE (Setup_fdre_C_R)       -0.385     7.413    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.696ns (24.228%)  route 2.177ns (75.772%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 7.835 - 6.410 ) 
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.562     1.425    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X55Y61         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.223     1.648 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=10, routed)          0.836     2.484    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X52Y64         SRL16E (Prop_srl16e_A0_Q)    0.047     2.531 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.277     2.808    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X52Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     3.182 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.699     3.880    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X48Y65         LUT2 (Prop_lut2_I1_O)        0.052     3.932 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.365     4.297    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X47Y63         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.486     7.835    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/out
    SLICE_X47Y63         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.014     7.849    
                         clock uncertainty           -0.050     7.798    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)       -0.115     7.683    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (rxpllmmcm_x1 rise@6.410ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.204ns (8.346%)  route 2.240ns (91.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 7.833 - 6.410 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.786     0.786 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.786    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.758     1.544 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.917     5.461    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -8.160    -2.699 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.469    -0.230    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -0.137 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.623     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.204     1.690 r  Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=125, routed)         2.240     3.930    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/use_probe_debug_circuit_reg
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    AB27                                              0.000     6.410 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     6.410    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709     7.119 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     7.119    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637     7.756 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305    11.061    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131     3.930 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336     6.266    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     6.349 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        1.484     7.833    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y79         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.014     7.847    
                         clock uncertainty           -0.050     7.796    
    SLICE_X40Y79         FDRE (Setup_fdre_C_R)       -0.385     7.411    Gen_12.ctrl_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  3.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[8][111]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.107ns (27.634%)  route 0.280ns (72.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.637     1.450    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X50Y77         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[8][111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.107     1.557 r  Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[8][111]/Q
                         net (fo=1, routed)           0.280     1.838    Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][3]
    RAMB36_X2Y17         RAMB36E1                                     r  Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.915     1.898    Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X2Y17         RAMB36E1                                     r  Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.395     1.503    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.252     1.755    Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Gen_12.int_dbg_rxd2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.int_ila_rxd2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.687     1.500    int_rx_pixel_clk
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_dbg_rxd2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.100     1.600 r  Gen_12.int_dbg_rxd2_reg[2]/Q
                         net (fo=1, routed)           0.055     1.655    int_dbg_rxd2[2]
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_ila_rxd2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.926     1.910    int_rx_pixel_clk
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_ila_rxd2_reg[2]/C
                         clock pessimism             -0.409     1.500    
    SLICE_X27Y62         FDRE (Hold_fdre_C_D)         0.049     1.549    Gen_12.int_ila_rxd2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.643     1.456    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X55Y64         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.100     1.556 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.611    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X55Y64         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.881     1.865    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X55Y64         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism             -0.408     1.456    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.049     1.505    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.669     1.482    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y72         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.100     1.582 r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[13]/Q
                         net (fo=1, routed)           0.055     1.637    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1[13]
    SLICE_X47Y72         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.906     1.890    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y72         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[13]/C
                         clock pessimism             -0.407     1.482    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.047     1.529    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.int_dbg_rxd2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.int_ila_rxd2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.687     1.500    int_rx_pixel_clk
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_dbg_rxd2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y62         FDRE (Prop_fdre_C_Q)         0.100     1.600 r  Gen_12.int_dbg_rxd2_reg[12]/Q
                         net (fo=1, routed)           0.055     1.655    int_dbg_rxd2[12]
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_ila_rxd2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.926     1.910    int_rx_pixel_clk
    SLICE_X27Y62         FDRE                                         r  Gen_12.int_ila_rxd2_reg[12]/C
                         clock pessimism             -0.409     1.500    
    SLICE_X27Y62         FDRE (Hold_fdre_C_D)         0.047     1.547    Gen_12.int_ila_rxd2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.677     1.490    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.100     1.590 r  Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055     1.645    Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.915     1.899    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X47Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism             -0.408     1.490    
    SLICE_X47Y62         FDRE (Hold_fdre_C_D)         0.047     1.537    Gen_12.ctrl_ila/U0/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.675     1.488    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X39Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.100     1.588 r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.643    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X39Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.912     1.896    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X39Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism             -0.407     1.488    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.047     1.535    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.673     1.486    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X43Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.100     1.586 r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.641    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync1[4]
    SLICE_X43Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.910     1.894    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X43Y70         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[4]/C
                         clock pessimism             -0.407     1.486    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.047     1.533    Gen_12.ctrl_ila/U0/ila_core_inst/debug_data_in_sync2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.679     1.492    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X43Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.100     1.592 r  Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_2_reg/Q
                         net (fo=1, routed)           0.055     1.647    Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_2
    SLICE_X43Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.917     1.901    Gen_12.ctrl_ila/U0/ila_core_inst/out
    SLICE_X43Y62         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_reg/C
                         clock pessimism             -0.408     1.492    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.047     1.539    Gen_12.ctrl_ila/U0/ila_core_inst/en_adv_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             rxpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxpllmmcm_x1 rise@0.000ns - rxpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.410     0.410 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.410    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.736 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.178     2.914    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.254    -0.340 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.127     0.787    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.813 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.643     1.456    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X53Y66         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.100     1.556 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/Q
                         net (fo=1, routed)           0.055     1.611    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[10]
    SLICE_X53Y66         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_x1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=1121, routed)        0.880     1.864    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X53Y66         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/C
                         clock pessimism             -0.407     1.456    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.047     1.503    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_x1
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y11     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y14     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y12     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y17     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y13     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y15     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            1.839         6.410       4.571      RAMB36_X2Y16     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I               n/a            1.409         6.410       5.001      BUFGCTRL_X0Y2    TxdRxd/Rxd/rx0/loop8.loop6.bufg_mmcm_x1/I
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.410       5.339      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.410       5.339      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.410       93.590     MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.410       206.950    MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X46Y75     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y71     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y71     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y71     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y71     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y77     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y77     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y77     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y77     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y77     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X46Y75     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y76     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][116]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][118]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.642         3.205       2.563      SLICE_X50Y86     Gen_12.ctrl_ila/U0/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_xs
  To Clock:  rxpllmmcm_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxpllmmcm_xs
Waveform(ns):       { 0.000 0.916 }
Period(ns):         1.831
Sources:            { TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.831       0.423      BUFGCTRL_X0Y6    TxdRxd/Rxd/rx0/loop8.loop9.bufg_mmcm_xn/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.831       0.761      MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.831       0.761      ILOGIC_X0Y78     TxdRxd/Rxd/loop1.loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.831       0.761      ILOGIC_X0Y78     TxdRxd/Rxd/loop1.loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.831       0.761      ILOGIC_X0Y84     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.831       0.761      ILOGIC_X0Y84     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.831       0.761      ILOGIC_X0Y83     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.831       0.761      ILOGIC_X0Y83     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.831       0.761      ILOGIC_X0Y66     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.831       0.761      ILOGIC_X0Y66     TxdRxd/Rxd/loop1.loop0[1].rxn/loop0[1].iserdes_m/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.831       211.529    MMCME2_ADV_X1Y0  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.611ns (18.223%)  route 2.742ns (81.777%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 37.159 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.223     4.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.209     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.043     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.633     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.899     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.043     8.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.669    37.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.564    37.723    
                         clock uncertainty           -0.035    37.688    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.034    37.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.722    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.611ns (18.252%)  route 2.737ns (81.748%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 37.159 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.223     4.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.209     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.043     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.633     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.894     8.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.043     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.669    37.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.585    37.744    
                         clock uncertainty           -0.035    37.709    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.033    37.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.742    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 29.650    

Slack (MET) :             29.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.611ns (18.252%)  route 2.737ns (81.748%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 37.159 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.223     4.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.209     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.043     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.633     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.894     8.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.043     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.669    37.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.585    37.744    
                         clock uncertainty           -0.035    37.709    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.034    37.743    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.743    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 29.651    

Slack (MET) :             29.791ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.446ns (14.745%)  route 2.579ns (85.255%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 37.152 - 33.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.808     4.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDPE (Prop_fdpe_C_Q)         0.223     4.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.530     5.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.043     5.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.449     5.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.043     6.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8/O
                         net (fo=1, routed)           0.724     6.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.043     6.801 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.149     6.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.043     6.993 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.348     7.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.051     7.392 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.378     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X42Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.662    37.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X42Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.539    37.691    
                         clock uncertainty           -0.035    37.656    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.095    37.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.561    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 29.791    

Slack (MET) :             29.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.611ns (19.901%)  route 2.459ns (80.099%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.223     4.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.209     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.043     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.633     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.617     7.771    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.043     7.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.668    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.560    37.718    
                         clock uncertainty           -0.035    37.683    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.033    37.716    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.716    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 29.901    

Slack (MET) :             29.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.611ns (20.057%)  route 2.435ns (79.944%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 37.158 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.223     4.967 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.209     6.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.043     6.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.633     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.043     6.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.593     7.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.043     7.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.790    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.668    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.560    37.718    
                         clock uncertainty           -0.035    37.683    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.034    37.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.717    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                 29.926    

Slack (MET) :             29.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.431ns (14.556%)  route 2.530ns (85.444%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 37.161 - 33.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.799     4.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.259     4.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           0.945     5.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.043     5.983 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0/O
                         net (fo=5, routed)           0.468     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X28Y46         LUT6 (Prop_lut6_I4_O)        0.043     6.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.652     7.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.043     7.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.159     7.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.043     7.391 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.306     7.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gnxpm_cdc.rd_pntr_bin_reg[2]
    SLICE_X24Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.671    37.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X24Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.539    37.700    
                         clock uncertainty           -0.035    37.665    
    SLICE_X24Y44         FDCE (Setup_fdce_C_D)       -0.031    37.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         37.634    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 29.937    

Slack (MET) :             29.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.431ns (14.571%)  route 2.527ns (85.429%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.160ns = ( 37.160 - 33.000 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.799     4.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X46Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.259     4.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.133     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.043     6.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.355     6.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X29Y48         LUT4 (Prop_lut4_I1_O)        0.043     6.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.376     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.043     6.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.232     7.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.043     7.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.432     7.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X29Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.670    37.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X29Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.539    37.699    
                         clock uncertainty           -0.035    37.664    
    SLICE_X29Y48         FDPE (Setup_fdpe_C_D)       -0.019    37.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.645    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 29.951    

Slack (MET) :             29.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.423%)  route 2.176ns (82.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.043     6.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.349     6.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.043     6.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.448     7.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.043     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.302     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.304    37.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 29.975    

Slack (MET) :             29.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.423%)  route 2.176ns (82.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.459     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.043     6.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.349     6.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.043     6.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.448     7.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.043     7.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.302     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X41Y45         FDRE (Setup_fdre_C_R)       -0.304    37.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 29.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.745     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_fdce_C_Q)         0.100     2.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X22Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.005     2.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.516     2.293    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.432%)  route 0.107ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.733     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.118     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.107     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X47Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                         clock pessimism             -0.315     2.409    
    SLICE_X47Y50         FDRE (Hold_fdre_C_CE)        0.010     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.688     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.100     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X29Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.929     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X29Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.508     2.225    
    SLICE_X29Y54         FDCE (Hold_fdce_C_D)         0.047     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y53   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclkin
  To Clock:  refclkin

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.266ns (6.938%)  route 3.568ns (93.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 9.481 - 5.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.636     4.934    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X30Y55         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.223     5.157 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=33, routed)          3.568     8.725    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_di_o[11]
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.043     8.768 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[11]_i_1__6/O
                         net (fo=1, routed)           0.000     8.768    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[11]_i_1__6_n_0
    SLICE_X50Y80         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.422     9.481    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_o
    SLICE_X50Y80         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.328     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X50Y80         FDRE (Setup_fdre_C_D)        0.064     9.838    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.642ns (18.948%)  route 2.746ns (81.052%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 9.489 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.583     8.316    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X53Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.430     9.489    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X53Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.328     9.818    
                         clock uncertainty           -0.035     9.782    
    SLICE_X53Y58         FDRE (Setup_fdre_C_CE)      -0.201     9.581    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.642ns (19.070%)  route 2.725ns (80.930%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 9.488 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.561     8.294    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.429     9.488    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism              0.328     9.817    
                         clock uncertainty           -0.035     9.781    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.201     9.580    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.642ns (19.070%)  route 2.725ns (80.930%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 9.488 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.561     8.294    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.429     9.488    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.328     9.817    
                         clock uncertainty           -0.035     9.781    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.201     9.580    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.642ns (19.070%)  route 2.725ns (80.930%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 9.488 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.561     8.294    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.429     9.488    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.328     9.817    
                         clock uncertainty           -0.035     9.781    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.201     9.580    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.642ns (18.948%)  route 2.746ns (81.052%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 9.489 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.583     8.316    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.430     9.489    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.328     9.818    
                         clock uncertainty           -0.035     9.782    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.178     9.604    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.642ns (18.948%)  route 2.746ns (81.052%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 9.489 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.583     8.316    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.430     9.489    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.328     9.818    
                         clock uncertainty           -0.035     9.782    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.178     9.604    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.642ns (18.948%)  route 2.746ns (81.052%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 9.489 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.583     8.316    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.430     9.489    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.328     9.818    
                         clock uncertainty           -0.035     9.782    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.178     9.604    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.642ns (19.306%)  route 2.683ns (80.694%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 9.488 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.520     8.253    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X50Y59         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.429     9.488    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y59         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.328     9.817    
                         clock uncertainty           -0.035     9.781    
    SLICE_X50Y59         FDRE (Setup_fdre_C_CE)      -0.178     9.603    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.642ns (19.654%)  route 2.624ns (80.346%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 9.487 - 5.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.630     4.928    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y58         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.223     5.151 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=88, routed)          0.793     5.943    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.043     5.986 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5/O
                         net (fo=1, routed)           0.159     6.145    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_5_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.043     6.188 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4/O
                         net (fo=2, routed)           0.504     6.692    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_4_n_0
    SLICE_X47Y67         LUT4 (Prop_lut4_I1_O)        0.049     6.741 f  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=3, routed)           0.235     6.976    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X47Y68         LUT5 (Prop_lut5_I1_O)        0.147     7.123 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=6, routed)           0.472     7.596    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.137     7.733 r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.461     8.194    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X50Y60         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.428     9.487    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y60         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.328     9.816    
                         clock uncertainty           -0.035     9.780    
    SLICE_X50Y60         FDRE (Setup_fdre_C_CE)      -0.178     9.602    Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.693     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X23Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.054     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X22Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.933     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.385     2.201    
    SLICE_X22Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Gen_1.int_dbg_tx_clkgen_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.686     2.183    int_refclk
    SLICE_X21Y69         FDRE                                         r  Gen_1.int_dbg_tx_clkgen_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_fdre_C_Q)         0.100     2.283 r  Gen_1.int_dbg_tx_clkgen_state_reg[4]/Q
                         net (fo=1, routed)           0.056     2.339    Gen_10.ctrl_vio/inst/PROBE_IN_INST/D[102]
    SLICE_X20Y69         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.924     2.578    Gen_10.ctrl_vio/inst/PROBE_IN_INST/clk
    SLICE_X20Y69         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[102]/C
                         clock pessimism             -0.383     2.194    
    SLICE_X20Y69         FDRE (Hold_fdre_C_D)         0.059     2.253    Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/addr_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.155ns (37.350%)  route 0.260ns (62.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.696     2.193    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/out
    SLICE_X19Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/addr_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.091     2.284 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/addr_p1_reg[2]/Q
                         net (fo=17, routed)          0.260     2.544    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/xsdb_addr_2_0_p2_reg[2][2]
    SLICE_X19Y48         LUT5 (Prop_lut5_I1_O)        0.064     2.608 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.608    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/probe_out_mem__0[5]
    SLICE_X19Y48         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        1.008     2.662    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/out
    SLICE_X19Y48         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/C
                         clock pessimism             -0.204     2.457    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.061     2.518    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.905%)  route 0.172ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.748     2.245    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/out
    SLICE_X16Y48         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.118     2.363 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[11]/Q
                         net (fo=1, routed)           0.172     2.535    Gen_10.ctrl_vio/inst/DECODER_INST/Probe_out_reg_int_reg[15][11]
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.028     2.563 r  Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.563    Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out[11]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.936     2.590    Gen_10.ctrl_vio/inst/DECODER_INST/out
    SLICE_X16Y51         FDRE                                         r  Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out_reg[11]/C
                         clock pessimism             -0.204     2.385    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.087     2.472    Gen_10.ctrl_vio/inst/DECODER_INST/Bus_data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.016%)  route 0.095ns (50.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.693     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X23Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.091     2.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.095     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X22Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.933     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y55         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.382     2.204    
    SLICE_X22Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.365%)  route 0.279ns (65.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.685     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X38Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.118     2.300 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/Q
                         net (fo=3, routed)           0.279     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/ctl_reg_reg[17][0]
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.028     2.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X36Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.998     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X36Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.204     2.447    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.060     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.620%)  route 0.191ns (56.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.746     2.243    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/out
    SLICE_X22Y48         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.118     2.361 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int_reg[3]/Q
                         net (fo=3, routed)           0.191     2.553    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/mem_probe_out[0][3]
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.030     2.583 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int[19]_i_1/O
                         net (fo=1, routed)           0.000     2.583    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int[19]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.934     2.588    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/out
    SLICE_X22Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[19]/C
                         clock pessimism             -0.204     2.383    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.096     2.479    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.676     2.173    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X41Y80         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.100     2.273 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.055     2.328    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X41Y80         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.913     2.567    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X41Y80         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.393     2.173    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.047     2.220    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.678     2.175    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X31Y71         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.100     2.275 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.055     2.330    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X31Y71         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.917     2.571    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X31Y71         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.395     2.175    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.047     2.222    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.677     2.174    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X43Y83         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.100     2.274 r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.055     2.329    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X43Y83         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.914     2.568    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_o
    SLICE_X43Y83         FDRE                                         r  Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.393     2.174    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.047     2.221    Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclkin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { refclkin_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  TxdRxd/idly_ctrlL/REFCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y11     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y14     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y12     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y17     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y13     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y15     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y16     Gen_12.ctrl_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    refclk_bufg/I
Min Period        n/a     BUFR/I              n/a            1.249         5.000       3.751      BUFR_X1Y5        refclk_bufr/I
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  TxdRxd/idly_ctrlL/REFCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y54     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y54     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y53     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y54     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y54     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  int_clki2c
  To Clock:  int_clki2c

Setup :            0  Failing Endpoints,  Worst Slack       14.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.626ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 2.466ns (46.694%)  route 2.815ns (53.306%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 f  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT6 (Prop_lut6_I2_O)        0.043     5.560 r  Gen_20.i2c_0/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.541     6.101    Gen_20.i2c_0/processor/push_pop_lut/I2
    SLICE_X100Y54        LUT6 (Prop_lut6_I2_O)        0.043     6.144 r  Gen_20.i2c_0/processor/push_pop_lut/LUT6/O
                         net (fo=5, routed)           0.575     6.718    Gen_20.i2c_0/processor/push_stack
    SLICE_X101Y54        LUT5 (Prop_lut5_I2_O)        0.043     6.761 r  Gen_20.i2c_0/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.761    Gen_20.i2c_0/processor/half_pointer_value_1
    SLICE_X101Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.028 r  Gen_20.i2c_0/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.028    Gen_20.i2c_0/processor/stack_pointer_carry_3
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.167 r  Gen_20.i2c_0/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.703     7.870    Gen_20.i2c_0/processor/reset_lut/I2
    SLICE_X103Y53        LUT6 (Prop_lut6_I2_O)        0.131     8.001 r  Gen_20.i2c_0/processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.001    Gen_20.i2c_0/processor/internal_reset_value
    SLICE_X103Y53        FDRE                                         r  Gen_20.i2c_0/processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X103Y53        FDRE                                         r  Gen_20.i2c_0/processor/internal_reset_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X103Y53        FDRE (Setup_fdre_C_D)        0.034    22.627    Gen_20.i2c_0/processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         22.627    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 14.626    

Slack (MET) :             14.642ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.474ns (46.775%)  route 2.815ns (53.225%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 f  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT6 (Prop_lut6_I2_O)        0.043     5.560 r  Gen_20.i2c_0/processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.541     6.101    Gen_20.i2c_0/processor/push_pop_lut/I2
    SLICE_X100Y54        LUT6 (Prop_lut6_I2_O)        0.043     6.144 r  Gen_20.i2c_0/processor/push_pop_lut/LUT6/O
                         net (fo=5, routed)           0.575     6.718    Gen_20.i2c_0/processor/push_stack
    SLICE_X101Y54        LUT5 (Prop_lut5_I2_O)        0.043     6.761 r  Gen_20.i2c_0/processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.761    Gen_20.i2c_0/processor/half_pointer_value_1
    SLICE_X101Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.028 r  Gen_20.i2c_0/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.028    Gen_20.i2c_0/processor/stack_pointer_carry_3
    SLICE_X101Y55        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.167 f  Gen_20.i2c_0/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.703     7.870    Gen_20.i2c_0/processor/reset_lut/I2
    SLICE_X103Y53        LUT5 (Prop_lut5_I2_O)        0.139     8.009 r  Gen_20.i2c_0/processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.009    Gen_20.i2c_0/processor/run_value
    SLICE_X103Y53        FDRE                                         r  Gen_20.i2c_0/processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X103Y53        FDRE                                         r  Gen_20.i2c_0/processor/run_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X103Y53        FDRE (Setup_fdre_C_D)        0.058    22.651    Gen_20.i2c_0/processor/run_flop
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 14.642    

Slack (MET) :             14.786ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/scl_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.129ns (44.397%)  route 2.666ns (55.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          0.922     5.442    Gen_20.i2c_0/processor/lower_reg_banks/ADDRA0
    SLICE_X98Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     5.489 r  Gen_20.i2c_0/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.471     5.961    Gen_20.i2c_0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X99Y50         LUT5 (Prop_lut5_I0_O)        0.140     6.101 r  Gen_20.i2c_0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          1.079     7.179    Gen_20.i2c_0/processor/port_id[0]
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.142     7.321 r  Gen_20.i2c_0/processor/sda_out_i_1/O
                         net (fo=2, routed)           0.194     7.516    Gen_20.i2c_0/scl_out0
    SLICE_X80Y54         FDRE                                         r  Gen_20.i2c_0/scl_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y54         FDRE                                         r  Gen_20.i2c_0/scl_out_reg/C
                         clock pessimism              0.215    22.631    
                         clock uncertainty           -0.035    22.595    
    SLICE_X80Y54         FDRE (Setup_fdre_C_CE)      -0.294    22.301    Gen_20.i2c_0/scl_out_reg
  -------------------------------------------------------------------
                         required time                         22.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 14.786    

Slack (MET) :             14.786ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/sda_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 2.129ns (44.397%)  route 2.666ns (55.603%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          0.922     5.442    Gen_20.i2c_0/processor/lower_reg_banks/ADDRA0
    SLICE_X98Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047     5.489 r  Gen_20.i2c_0/processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.471     5.961    Gen_20.i2c_0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X99Y50         LUT5 (Prop_lut5_I0_O)        0.140     6.101 r  Gen_20.i2c_0/processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=29, routed)          1.079     7.179    Gen_20.i2c_0/processor/port_id[0]
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.142     7.321 r  Gen_20.i2c_0/processor/sda_out_i_1/O
                         net (fo=2, routed)           0.194     7.516    Gen_20.i2c_0/scl_out0
    SLICE_X80Y54         FDRE                                         r  Gen_20.i2c_0/sda_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y54         FDRE                                         r  Gen_20.i2c_0/sda_out_reg/C
                         clock pessimism              0.215    22.631    
                         clock uncertainty           -0.035    22.595    
    SLICE_X80Y54         FDRE (Setup_fdre_C_CE)      -0.294    22.301    Gen_20.i2c_0/sda_out_reg
  -------------------------------------------------------------------
                         required time                         22.301    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 14.786    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.494ns (49.342%)  route 2.561ns (50.658%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.943     7.279    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y51        LUT6 (Prop_lut6_I3_O)        0.137     7.416 r  Gen_20.i2c_0/processor/address_loop[7].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.416    Gen_20.i2c_0/processor/half_pc_7
    SLICE_X101Y51        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.609 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.609    Gen_20.i2c_0/processor/carry_pc_7
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.775 r  Gen_20.i2c_0/processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.775    Gen_20.i2c_0/processor/pc_value_9
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[9].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y52        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.885ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 2.477ns (49.171%)  route 2.561ns (50.829%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.943     7.279    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y51        LUT6 (Prop_lut6_I3_O)        0.137     7.416 r  Gen_20.i2c_0/processor/address_loop[7].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.416    Gen_20.i2c_0/processor/half_pc_7
    SLICE_X101Y51        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.609 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.609    Gen_20.i2c_0/processor/carry_pc_7
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.758 r  Gen_20.i2c_0/processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.758    Gen_20.i2c_0/processor/pc_value_11
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[11].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y52        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 14.885    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.439ns (48.785%)  route 2.561ns (51.215%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.943     7.279    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y51        LUT6 (Prop_lut6_I3_O)        0.137     7.416 r  Gen_20.i2c_0/processor/address_loop[7].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.416    Gen_20.i2c_0/processor/half_pc_7
    SLICE_X101Y51        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.609 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.609    Gen_20.i2c_0/processor/carry_pc_7
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.720 r  Gen_20.i2c_0/processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.720    Gen_20.i2c_0/processor/pc_value_10
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[10].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y52        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.923ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 2.439ns (48.785%)  route 2.561ns (51.215%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.943     7.279    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y51        LUT6 (Prop_lut6_I3_O)        0.137     7.416 r  Gen_20.i2c_0/processor/address_loop[7].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.416    Gen_20.i2c_0/processor/half_pc_7
    SLICE_X101Y51        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.609 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.609    Gen_20.i2c_0/processor/carry_pc_7
    SLICE_X101Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.720 r  Gen_20.i2c_0/processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.720    Gen_20.i2c_0/processor/pc_value_8
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[8].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y52        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 14.923    

Slack (MET) :             14.961ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 2.496ns (50.309%)  route 2.465ns (49.691%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.848     7.184    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y50        LUT6 (Prop_lut6_I3_O)        0.137     7.321 r  Gen_20.i2c_0/processor/address_loop[2].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.321    Gen_20.i2c_0/processor/half_pc_2
    SLICE_X101Y50        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.516 r  Gen_20.i2c_0/processor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.516    Gen_20.i2c_0/processor/carry_pc_3
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.682 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.682    Gen_20.i2c_0/processor/pc_value_5
    SLICE_X101Y51        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y51        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[5].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y51        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 14.961    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/address_loop[7].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (int_clki2c rise@20.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.479ns (50.138%)  route 2.465ns (49.862%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.737     2.720    Gen_20.i2c_0/program_rom/clk
    RAMB36_X3Y10         RAMB36E1                                     r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     4.520 r  Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=23, routed)          0.997     5.517    Gen_20.i2c_0/processor/move_type_lut/I2
    SLICE_X100Y54        LUT5 (Prop_lut5_I2_O)        0.051     5.568 f  Gen_20.i2c_0/processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.621     6.189    Gen_20.i2c_0/processor/pc_mode1_lut/I1
    SLICE_X100Y54        LUT5 (Prop_lut5_I1_O)        0.147     6.336 r  Gen_20.i2c_0/processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.848     7.184    Gen_20.i2c_0/processor/pc_mode_0
    SLICE_X101Y50        LUT6 (Prop_lut6_I3_O)        0.137     7.321 r  Gen_20.i2c_0/processor/address_loop[2].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.321    Gen_20.i2c_0/processor/half_pc_2
    SLICE_X101Y50        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.516 r  Gen_20.i2c_0/processor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.516    Gen_20.i2c_0/processor/carry_pc_3
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.665 r  Gen_20.i2c_0/processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.665    Gen_20.i2c_0/processor/pc_value_7
    SLICE_X101Y51        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[7].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.645    22.413    Gen_20.i2c_0/processor/clk
    SLICE_X101Y51        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[7].pc_flop/C
                         clock pessimism              0.215    22.629    
                         clock uncertainty           -0.035    22.593    
    SLICE_X101Y51        FDRE (Setup_fdre_C_D)        0.049    22.642    Gen_20.i2c_0/processor/address_loop[7].pc_flop
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                 14.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_high/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.311%)  route 0.099ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.352     1.179    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.100     1.279 r  Gen_20.i2c_0/processor/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.099     1.378    Gen_20.i2c_0/processor/stack_ram_high/DIC1
    SLICE_X102Y52        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_high/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.394     1.365    Gen_20.i2c_0/processor/stack_ram_high/WCLK
    SLICE_X102Y52        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.171     1.193    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.299    Gen_20.i2c_0/processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMS32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMS32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_low/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.100ns (29.838%)  route 0.235ns (70.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.351     1.178    Gen_20.i2c_0/processor/clk
    SLICE_X101Y54        FDRE                                         r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y54        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  Gen_20.i2c_0/processor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.235     1.514    Gen_20.i2c_0/processor/stack_ram_low/ADDRD3
    SLICE_X102Y53        RAMS32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.393     1.364    Gen_20.i2c_0/processor/stack_ram_low/WCLK
    SLICE_X102Y53        RAMS32                                       r  Gen_20.i2c_0/processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.171     1.192    
    SLICE_X102Y53        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225     1.417    Gen_20.i2c_0/processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_20.i2c_0/processor/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.989%)  route 0.144ns (59.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           0.216     0.604    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     0.827 r  refclk_bufr/O
                         net (fo=137, routed)         0.352     1.179    Gen_20.i2c_0/processor/clk
    SLICE_X101Y52        FDRE                                         r  Gen_20.i2c_0/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.100     1.279 r  Gen_20.i2c_0/processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.144     1.423    Gen_20.i2c_0/processor/stack_ram_high/DIC0
    SLICE_X102Y52        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.394     1.365    Gen_20.i2c_0/processor/stack_ram_high/WCLK
    SLICE_X102Y52        RAMD32                                       r  Gen_20.i2c_0/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.171     1.193    
    SLICE_X102Y52        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.322    Gen_20.i2c_0/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         int_clki2c
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refclk_bufr/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y10   Gen_20.i2c_0/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X80Y53   Gen_20.i2c_0/scl_int_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X103Y52  Gen_20.i2c_0/processor/address_loop[7].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X103Y52  Gen_20.i2c_0/processor/address_loop[8].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X96Y52   Gen_20.i2c_0/processor/data_path_loop[1].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X99Y52   Gen_20.i2c_0/processor/data_path_loop[2].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X96Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X96Y51   Gen_20.i2c_0/processor/data_path_loop[5].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X96Y51   Gen_20.i2c_0/processor/data_path_loop[6].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X96Y51   Gen_20.i2c_0/processor/data_path_loop[7].small_spm.spm_flop/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X98Y50   Gen_20.i2c_0/processor/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X98Y50   Gen_20.i2c_0/processor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y52   Gen_20.i2c_0/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X98Y51   Gen_20.i2c_0/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X98Y50   Gen_20.i2c_0/processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X98Y50   Gen_20.i2c_0/processor/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_freqgen
  To Clock:  tx_freqgen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_freqgen
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { tx_freqgen_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.410       5.339      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.410       93.590     MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.205       1.705      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_d2
  To Clock:  txpllmmcm_d2

Setup :            0  Failing Endpoints,  Worst Slack       10.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.046ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.223ns (9.785%)  route 2.056ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 11.751 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          2.056     0.543    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y32         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.790    11.751    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y32         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism             -0.640    11.111    
                         clock uncertainty           -0.069    11.042    
    OLOGIC_X0Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.589    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                 10.046    

Slack (MET) :             10.131ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.223ns (10.166%)  route 1.971ns (89.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 11.751 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.971     0.458    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y31         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.790    11.751    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y31         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism             -0.640    11.111    
                         clock uncertainty           -0.069    11.042    
    OLOGIC_X0Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.589    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                 10.131    

Slack (MET) :             10.148ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.223ns (10.230%)  route 1.957ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 11.754 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.957     0.444    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y34         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.793    11.754    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y34         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism             -0.640    11.114    
                         clock uncertainty           -0.069    11.045    
    OLOGIC_X0Y34         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.592    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                 10.148    

Slack (MET) :             10.221ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.223ns (10.578%)  route 1.885ns (89.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.885     0.372    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y9          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y9          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism             -0.640    11.116    
                         clock uncertainty           -0.069    11.047    
    OLOGIC_X0Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.594    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 10.221    

Slack (MET) :             10.231ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.223ns (10.628%)  route 1.875ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.875     0.362    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism             -0.640    11.116    
                         clock uncertainty           -0.069    11.047    
    OLOGIC_X0Y11         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.594    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                 10.231    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.223ns (10.635%)  route 1.874ns (89.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.874     0.361    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y12         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y12         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_m/CLKDIV
                         clock pessimism             -0.640    11.116    
                         clock uncertainty           -0.069    11.047    
    OLOGIC_X0Y12         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.594    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_m
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.233ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.223ns (10.647%)  route 1.872ns (89.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 11.754 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.872     0.359    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y33         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.793    11.754    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y33         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism             -0.640    11.114    
                         clock uncertainty           -0.069    11.045    
    OLOGIC_X0Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.592    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                 10.233    

Slack (MET) :             10.275ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.223ns (10.852%)  route 1.832ns (89.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.832     0.319    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism             -0.640    11.116    
                         clock uncertainty           -0.069    11.047    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.594    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                 10.275    

Slack (MET) :             10.302ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.223ns (11.000%)  route 1.804ns (89.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.804     0.291    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y10         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y10         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism             -0.640    11.116    
                         clock uncertainty           -0.069    11.047    
    OLOGIC_X0Y10         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.594    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                 10.302    

Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/oserdes_cm/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.223ns (11.094%)  route 1.787ns (88.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.072ns = ( 11.748 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.736ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.855    -1.736    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDPE (Prop_fdpe_C_Q)         0.223    -1.513 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/Q
                         net (fo=13, routed)          1.787     0.274    TxdRxd/Txd/dataout/loop0[1].dataout/RST
    OLOGIC_X0Y28         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/oserdes_cm/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.787    11.748    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y28         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/oserdes_cm/CLKDIV
                         clock pessimism             -0.640    11.108    
                         clock uncertainty           -0.069    11.039    
    OLOGIC_X0Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453    10.586    TxdRxd/Txd/dataout/loop0[1].dataout/oserdes_cm
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                 10.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cs/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.100ns (12.145%)  route 0.723ns (87.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          0.723     0.519    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y25         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cs/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.059    -0.243    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y25         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cs/CLKDIV
                         clock pessimism              0.002    -0.241    
    OLOGIC_X0Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     0.366    TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cs
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/D
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.155ns (64.812%)  route 0.084ns (35.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.091    -0.213 f  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/Q
                         net (fo=2, routed)           0.084    -0.129    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg__0[3]
    SLICE_X1Y23          LUT5 (Prop_lut5_I1_O)        0.064    -0.065 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_i_1/O
                         net (fo=1, routed)           0.000    -0.065    TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_i_1_n_0
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X1Y23          FDPE (Hold_fdpe_C_D)         0.061    -0.243    TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/D
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.155ns (62.054%)  route 0.095ns (37.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.091    -0.213 f  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/Q
                         net (fo=2, routed)           0.095    -0.118    TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg__0[3]
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.064    -0.054 r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_i_1/O
                         net (fo=1, routed)           0.000    -0.054    TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_i_1_n_0
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X0Y23          FDPE (Hold_fdpe_C_D)         0.061    -0.243    TxdRxd/Txd/dataout/loop0[1].dataout/reset_int_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
                            (rising edge-triggered cell FDPE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cm/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.100ns (11.503%)  route 0.769ns (88.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDPE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/Q
                         net (fo=13, routed)          0.769     0.565    TxdRxd/Txd/dataout/loop0[0].dataout/RST
    OLOGIC_X0Y26         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cm/RST
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.059    -0.243    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y26         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cm/CLKDIV
                         clock pessimism              0.002    -0.241    
    OLOGIC_X0Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     0.366    TxdRxd/Txd/dataout/loop0[0].dataout/oserdes_cm
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.129ns (46.580%)  route 0.148ns (53.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.056    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg__0[0]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.029    -0.027 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    TxdRxd/Txd/dataout/loop0[0].dataout/p_0_in__0[1]
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.075    -0.229    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.130ns (46.438%)  route 0.150ns (53.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.150    -0.054    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg__0[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.030    -0.024 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    TxdRxd/Txd/dataout/loop0[0].dataout/p_0_in__0[3]
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.075    -0.229    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.130ns (46.074%)  route 0.152ns (53.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.152    -0.052    TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg__0[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.030    -0.022 r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    TxdRxd/Txd/dataout/loop0[1].dataout/p_0_in__0[3]
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.075    -0.229    TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.129ns (45.523%)  route 0.154ns (54.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.154    -0.050    TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg__0[0]
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.029    -0.021 r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    TxdRxd/Txd/dataout/loop0[1].dataout/p_0_in__0[1]
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X0Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.075    -0.229    TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.387%)  route 0.148ns (53.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 f  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.056    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg__0[0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.028    -0.028 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    TxdRxd/Txd/dataout/loop0[0].dataout/p_0_in__0[0]
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.060    -0.244    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.053%)  route 0.150ns (53.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.768    -0.304    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.100    -0.204 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/Q
                         net (fo=5, routed)           0.150    -0.054    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg__0[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.028    -0.026 r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    TxdRxd/Txd/dataout/loop0[0].dataout/int_count[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.025    -0.277    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y23          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[2]/C
                         clock pessimism             -0.027    -0.304    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.060    -0.244    TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_d2
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         12.820      11.411     BUFGCTRL_X0Y4    TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y34     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y33     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y30     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y29     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y18     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y17     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y16     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y15     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.249         12.820      11.571     OLOGIC_X0Y10     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.820      200.540    MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.410       6.010      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y24      TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/int_count_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         6.410       6.060      SLICE_X1Y23      TxdRxd/Txd/dataout/loop0[0].dataout/reset_int_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X1Y24      TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.410       6.060      SLICE_X0Y23      TxdRxd/Txd/dataout/loop0[1].dataout/int_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_x1
  To Clock:  txpllmmcm_x1

Setup :            0  Failing Endpoints,  Worst Slack        4.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 int_txd1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.223ns (10.709%)  route 1.859ns (89.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 5.273 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.805    -1.786    int_tx_pixel_clk
    SLICE_X9Y31          FDRE                                         r  int_txd1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.223    -1.563 r  int_txd1_reg[11]/Q
                         net (fo=5, routed)           1.859     0.297    TxdRxd/Txd/dataout/loop0[1].dataout/datain[11]
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.722     5.273    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[11]/C
                         clock pessimism             -0.640     4.633    
                         clock uncertainty           -0.050     4.583    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.009     4.574    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 int_txd1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.259ns (13.255%)  route 1.695ns (86.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 5.273 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.785ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806    -1.785    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259    -1.526 r  int_txd1_reg[16]/Q
                         net (fo=5, routed)           1.695     0.169    TxdRxd/Txd/dataout/loop0[1].dataout/datain[16]
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.722     5.273    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[16]/C
                         clock pessimism             -0.640     4.633    
                         clock uncertainty           -0.050     4.583    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.010     4.573    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 int_txd1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.259ns (14.129%)  route 1.574ns (85.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 5.274 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.785ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806    -1.785    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259    -1.526 r  int_txd1_reg[16]/Q
                         net (fo=5, routed)           1.574     0.048    TxdRxd/Txd/dataout/loop0[0].dataout/datain[16]
    SLICE_X0Y30          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.723     5.274    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y30          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[16]/C
                         clock pessimism             -0.640     4.634    
                         clock uncertainty           -0.050     4.584    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.010     4.574    TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 int_txd1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.259ns (15.178%)  route 1.447ns (84.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 5.279 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.801    -1.790    int_tx_pixel_clk
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.259    -1.531 r  int_txd1_reg[18]/Q
                         net (fo=5, routed)           1.447    -0.083    TxdRxd/Txd/dataout/loop0[1].dataout/datain[18]
    SLICE_X0Y12          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.728     5.279    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y12          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[18]/C
                         clock pessimism             -0.640     4.639    
                         clock uncertainty           -0.050     4.589    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.010     4.579    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 int_txd1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.259ns (16.015%)  route 1.358ns (83.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.136ns = ( 5.274 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.784ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.807    -1.784    int_tx_pixel_clk
    SLICE_X8Y33          FDRE                                         r  int_txd1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.259    -1.525 r  int_txd1_reg[31]/Q
                         net (fo=5, routed)           1.358    -0.167    TxdRxd/Txd/dataout/loop0[0].dataout/datain[31]
    SLICE_X0Y30          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.723     5.274    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y30          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[31]/C
                         clock pessimism             -0.640     4.634    
                         clock uncertainty           -0.050     4.584    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.019     4.565    TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[31]
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 int_txd1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.259ns (16.817%)  route 1.281ns (83.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 5.273 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.785ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806    -1.785    int_tx_pixel_clk
    SLICE_X12Y32         FDRE                                         r  int_txd1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.259    -1.526 r  int_txd1_reg[26]/Q
                         net (fo=5, routed)           1.281    -0.245    TxdRxd/Txd/dataout/loop0[1].dataout/datain[26]
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.722     5.273    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[26]/C
                         clock pessimism             -0.640     4.633    
                         clock uncertainty           -0.050     4.583    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.010     4.573    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[26]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 int_txd1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.259ns (16.807%)  route 1.282ns (83.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.137ns = ( 5.273 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.785ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806    -1.785    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259    -1.526 r  int_txd1_reg[1]/Q
                         net (fo=5, routed)           1.282    -0.244    TxdRxd/Txd/dataout/loop0[1].dataout/datain[1]
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.722     5.273    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/C
                         clock pessimism             -0.640     4.633    
                         clock uncertainty           -0.050     4.583    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.009     4.574    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 int_txd1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.259ns (16.955%)  route 1.269ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.131ns = ( 5.279 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.804    -1.787    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.259    -1.528 r  int_txd1_reg[28]/Q
                         net (fo=5, routed)           1.269    -0.259    TxdRxd/Txd/dataout/loop0[1].dataout/datain[28]
    SLICE_X0Y12          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.728     5.279    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y12          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[28]/C
                         clock pessimism             -0.640     4.639    
                         clock uncertainty           -0.050     4.589    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.019     4.570    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[28]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 int_txd1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.259ns (16.888%)  route 1.275ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 5.281 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.804    -1.787    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.259    -1.528 r  int_txd1_reg[24]/Q
                         net (fo=5, routed)           1.275    -0.253    TxdRxd/Txd/dataout/loop0[1].dataout/datain[24]
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.730     5.281    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/C
                         clock pessimism             -0.640     4.641    
                         clock uncertainty           -0.050     4.591    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.009     4.582    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]
  -------------------------------------------------------------------
                         required time                          4.582    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 int_txd1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.259ns (17.656%)  route 1.208ns (82.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 5.281 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.640ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.803    -1.788    int_tx_pixel_clk
    SLICE_X8Y29          FDRE                                         r  int_txd1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.259    -1.529 r  int_txd1_reg[14]/Q
                         net (fo=5, routed)           1.208    -0.321    TxdRxd/Txd/dataout/loop0[1].dataout/datain[14]
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.730     5.281    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[14]/C
                         clock pessimism             -0.640     4.641    
                         clock uncertainty           -0.050     4.591    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)       -0.009     4.582    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[14]
  -------------------------------------------------------------------
                         required time                          4.582    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  4.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 int_txd1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.671%)  route 0.130ns (50.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.739    -0.333    int_tx_pixel_clk
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.100    -0.233 r  int_txd1_reg[13]/Q
                         net (fo=5, routed)           0.130    -0.104    int_txd1[13]
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.028    -0.076 r  int_txd1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    p_0_in__0[14]
    SLICE_X8Y29          FDRE                                         r  int_txd1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.997    -0.305    int_tx_pixel_clk
    SLICE_X8Y29          FDRE                                         r  int_txd1_reg[14]/C
                         clock pessimism             -0.017    -0.322    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.087    -0.235    int_txd1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.157ns (70.836%)  route 0.065ns (29.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.767    -0.305    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.091    -0.214 r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/Q
                         net (fo=2, routed)           0.065    -0.150    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.066    -0.084 r  TxdRxd/Txd/dataout/loop0[0].dataout/sync_i_1/O
                         net (fo=1, routed)           0.000    -0.084    TxdRxd/Txd/dataout/loop0[0].dataout/sync_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.024    -0.278    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/sync_reg/C
                         clock pessimism             -0.027    -0.305    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.060    -0.245    TxdRxd/Txd/dataout/loop0[0].dataout/sync_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 int_txd1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.090%)  route 0.134ns (47.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.741    -0.331    int_tx_pixel_clk
    SLICE_X8Y31          FDRE                                         r  int_txd1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.118    -0.213 r  int_txd1_reg[30]/Q
                         net (fo=5, routed)           0.134    -0.079    int_txd1[30]
    SLICE_X8Y33          LUT3 (Prop_lut3_I0_O)        0.028    -0.051 r  int_txd1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.051    p_0_in__0[31]
    SLICE_X8Y33          FDRE                                         r  int_txd1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.001    -0.301    int_tx_pixel_clk
    SLICE_X8Y33          FDRE                                         r  int_txd1_reg[31]/C
                         clock pessimism             -0.016    -0.317    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.087    -0.230    int_txd1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 int_txd1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.285%)  route 0.133ns (47.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.741    -0.331    int_tx_pixel_clk
    SLICE_X12Y32         FDRE                                         r  int_txd1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.213 r  int_txd1_reg[26]/Q
                         net (fo=5, routed)           0.133    -0.080    int_txd1[26]
    SLICE_X12Y30         LUT3 (Prop_lut3_I0_O)        0.028    -0.052 r  int_txd1[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    p_0_in__0[27]
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.998    -0.304    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[27]/C
                         clock pessimism             -0.017    -0.321    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.087    -0.234    int_txd1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.171%)  route 0.115ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.767    -0.305    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.091    -0.214 r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/Q
                         net (fo=2, routed)           0.115    -0.099    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.024    -0.278    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg/C
                         clock pessimism             -0.027    -0.305    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.006    -0.299    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 int_txd1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.737    -0.335    int_tx_pixel_clk
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.118    -0.217 r  int_txd1_reg[18]/Q
                         net (fo=5, routed)           0.147    -0.071    int_txd1[18]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.028    -0.043 r  int_txd1[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    p_0_in__0[19]
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.996    -0.306    int_tx_pixel_clk
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[19]/C
                         clock pessimism             -0.029    -0.335    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.087    -0.248    int_txd1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 int_txd1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.112%)  route 0.138ns (51.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.739    -0.333    int_tx_pixel_clk
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.100    -0.233 r  int_txd1_reg[12]/Q
                         net (fo=5, routed)           0.138    -0.095    int_txd1[12]
    SLICE_X9Y29          LUT3 (Prop_lut3_I0_O)        0.028    -0.067 r  int_txd1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    p_0_in__0[13]
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.997    -0.305    int_tx_pixel_clk
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[13]/C
                         clock pessimism             -0.028    -0.333    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.060    -0.273    int_txd1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 int_txd1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.822%)  route 0.147ns (50.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.742    -0.330    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.118    -0.212 r  int_txd1_reg[0]/Q
                         net (fo=5, routed)           0.147    -0.065    int_txd1[0]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.028    -0.037 r  int_txd1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    p_0_in__0[1]
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.000    -0.302    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[1]/C
                         clock pessimism             -0.028    -0.330    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.087    -0.243    int_txd1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 int_txd1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.733%)  route 0.140ns (52.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.771    -0.301    int_tx_pixel_clk
    SLICE_X4Y30          FDRE                                         r  int_txd1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  int_txd1_reg[7]/Q
                         net (fo=5, routed)           0.140    -0.061    int_txd1[7]
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.028    -0.033 r  int_txd1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    p_0_in__0[8]
    SLICE_X4Y30          FDRE                                         r  int_txd1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.029    -0.273    int_tx_pixel_clk
    SLICE_X4Y30          FDRE                                         r  int_txd1_reg[8]/C
                         clock pessimism             -0.028    -0.301    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.060    -0.241    int_txd1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 int_txd1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            int_txd1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.569%)  route 0.161ns (52.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.741    -0.331    int_tx_pixel_clk
    SLICE_X12Y32         FDRE                                         r  int_txd1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.118    -0.213 r  int_txd1_reg[21]/Q
                         net (fo=5, routed)           0.161    -0.052    int_txd1[21]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.028    -0.024 r  int_txd1[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    p_0_in__0[22]
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.996    -0.306    int_tx_pixel_clk
    SLICE_X12Y28         FDRE                                         r  int_txd1_reg[22]/C
                         clock pessimism             -0.017    -0.323    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.087    -0.236    int_txd1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_x1
Waveform(ns):       { 0.000 3.205 }
Period(ns):         6.410
Sources:            { TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            1.409         6.410       5.001      BUFGCTRL_X0Y3    TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/I
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.410       5.339      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
Min Period        n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.410       5.339      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBIN
Min Period        n/a     ODDR/C               n/a            1.070         6.410       5.340      OLOGIC_X0Y48     tx_pixel_clock_oddr/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y33      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[25]/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y30      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[26]/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y18      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[2]/C
Min Period        n/a     FDRE/C               n/a            0.750         6.410       5.660      SLICE_X0Y33      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.410       93.590     MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.410       206.950    MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y33      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[25]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y33      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[30]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y16      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[33]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y16      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[3]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y33      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[5]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y16      TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[8]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y20      TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[26]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y20      TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[31]/C
Low Pulse Width   Fast    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y20      TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[6]/C
Low Pulse Width   Slow    FDRE/C               n/a            0.400         3.205       2.805      SLICE_X0Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X0Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X0Y24      TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_b_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X8Y32      int_txd1_reg[0]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X9Y29      int_txd1_reg[12]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X9Y29      int_txd1_reg[13]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X8Y29      int_txd1_reg[14]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X8Y32      int_txd1_reg[15]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X8Y32      int_txd1_reg[16]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X12Y28     int_txd1_reg[18]/C
High Pulse Width  Slow    FDRE/C               n/a            0.350         3.205       2.855      SLICE_X12Y28     int_txd1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_xn
  To Clock:  txpllmmcm_xn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_xn
Waveform(ns):       { 0.000 0.916 }
Period(ns):         1.831
Sources:            { TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.831       0.423      BUFGCTRL_X0Y5    TxdRxd/Txd/clkgen/loop8.loop9.bufg_mmcm_xn/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         1.831       0.761      MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y34     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y33     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[0].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y30     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y29     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y18     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y17     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y16     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         1.831       0.761      OLOGIC_X0Y15     TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.831       211.529    MMCME2_ADV_X0Y3  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  rxpllmmcm_d4
  To Clock:  refclkin

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.571ns  (logic 0.133ns (2.910%)  route 4.438ns (97.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.920     1.904    TxdRxd/rx_clk_d4
    SLICE_X16Y73         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.133     2.037 r  TxdRxd/rx_m_delay_1hot_reg[21]/Q
                         net (fo=1, routed)           4.438     6.474    int_rx_m_delay_1hot[21]
    SLICE_X19Y74         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.682     7.179    int_refclk
    SLICE_X19Y74         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[21]/C
                         clock pessimism              0.000     7.179    
                         clock uncertainty           -0.148     7.031    
    SLICE_X19Y74         FDRE (Setup_fdre_C_D)       -0.048     6.983    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[21]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -6.474    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 TxdRxd/rx_debug_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.int_dbg_rx_c_delay_val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.573ns  (logic 0.113ns (2.471%)  route 4.460ns (97.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.923     1.907    TxdRxd/rx_clk_d4
    SLICE_X15Y77         FDRE                                         r  TxdRxd/rx_debug_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.113     2.020 r  TxdRxd/rx_debug_reg[12]/Q
                         net (fo=1, routed)           4.460     6.479    int_rx_debug[12]
    SLICE_X16Y79         FDRE                                         r  Gen_1.int_dbg_rx_c_delay_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.686     7.183    int_refclk
    SLICE_X16Y79         FDRE                                         r  Gen_1.int_dbg_rx_c_delay_val_reg[2]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.148     7.035    
    SLICE_X16Y79         FDRE (Setup_fdre_C_D)       -0.042     6.993    Gen_1.int_dbg_rx_c_delay_val_reg[2]
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 TxdRxd/rx_eye_info_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.610ns  (logic 0.124ns (2.690%)  route 4.486ns (97.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.925     1.909    TxdRxd/rx_clk_d4
    SLICE_X15Y70         FDRE                                         r  TxdRxd/rx_eye_info_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.124     2.033 r  TxdRxd/rx_eye_info_reg[19]/Q
                         net (fo=1, routed)           4.486     6.519    int_rx_eye_info[19]
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     7.187    int_refclk
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[19]/C
                         clock pessimism              0.000     7.187    
                         clock uncertainty           -0.148     7.039    
    SLICE_X19Y66         FDRE (Setup_fdre_C_D)       -0.004     7.035    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[19]
  -------------------------------------------------------------------
                         required time                          7.035    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 TxdRxd/rx_bit_time_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.int_dbg_rx_bit_time_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.587ns  (logic 0.124ns (2.703%)  route 4.463ns (97.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.919     1.903    TxdRxd/rx_clk_d4
    SLICE_X21Y76         FDRE                                         r  TxdRxd/rx_bit_time_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.124     2.027 r  TxdRxd/rx_bit_time_value_reg[2]/Q
                         net (fo=1, routed)           4.463     6.489    int_rx_bit_time_value[2]
    SLICE_X20Y76         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.682     7.179    int_refclk
    SLICE_X20Y76         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[2]/C
                         clock pessimism              0.000     7.179    
                         clock uncertainty           -0.148     7.031    
    SLICE_X20Y76         FDRE (Setup_fdre_C_D)       -0.001     7.030    Gen_1.int_dbg_rx_bit_time_value_reg[2]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.532ns  (logic 0.133ns (2.934%)  route 4.399ns (97.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.925     1.909    TxdRxd/rx_clk_d4
    SLICE_X14Y70         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.133     2.042 r  TxdRxd/rx_m_delay_1hot_reg[18]/Q
                         net (fo=1, routed)           4.399     6.441    int_rx_m_delay_1hot[18]
    SLICE_X14Y69         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.687     7.184    int_refclk
    SLICE_X14Y69         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[18]/C
                         clock pessimism              0.000     7.184    
                         clock uncertainty           -0.148     7.036    
    SLICE_X14Y69         FDRE (Setup_fdre_C_D)       -0.048     6.988    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[18]
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.496ns  (logic 0.133ns (2.958%)  route 4.363ns (97.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.929     1.913    TxdRxd/rx_clk_d4
    SLICE_X14Y83         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.133     2.046 r  TxdRxd/rx_m_delay_1hot_reg[23]/Q
                         net (fo=1, routed)           4.363     6.408    int_rx_m_delay_1hot[23]
    SLICE_X14Y80         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.687     7.184    int_refclk
    SLICE_X14Y80         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[23]/C
                         clock pessimism              0.000     7.184    
                         clock uncertainty           -0.148     7.036    
    SLICE_X14Y80         FDRE (Setup_fdre_C_D)       -0.061     6.975    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[23]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.489ns  (logic 0.113ns (2.517%)  route 4.376ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.925     1.909    TxdRxd/rx_clk_d4
    SLICE_X15Y79         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.113     2.022 r  TxdRxd/rx_m_delay_1hot_reg[29]/Q
                         net (fo=1, routed)           4.376     6.397    int_rx_m_delay_1hot[29]
    SLICE_X20Y76         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.682     7.179    int_refclk
    SLICE_X20Y76         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[29]/C
                         clock pessimism              0.000     7.179    
                         clock uncertainty           -0.148     7.031    
    SLICE_X20Y76         FDRE (Setup_fdre_C_D)       -0.049     6.982    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[29]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 TxdRxd/rx_eye_info_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.493ns  (logic 0.133ns (2.960%)  route 4.360ns (97.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.921     1.905    TxdRxd/rx_clk_d4
    SLICE_X14Y76         FDRE                                         r  TxdRxd/rx_eye_info_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.133     2.038 r  TxdRxd/rx_eye_info_reg[0]/Q
                         net (fo=1, routed)           4.360     6.398    int_rx_eye_info[0]
    SLICE_X16Y77         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.684     7.181    int_refclk
    SLICE_X16Y77         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[0]/C
                         clock pessimism              0.000     7.181    
                         clock uncertainty           -0.148     7.033    
    SLICE_X16Y77         FDRE (Setup_fdre_C_D)       -0.026     7.007    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[0]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.464ns  (logic 0.133ns (2.979%)  route 4.331ns (97.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.930     1.914    TxdRxd/rx_clk_d4
    SLICE_X16Y85         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_fdre_C_Q)         0.133     2.047 r  TxdRxd/rx_m_delay_1hot_reg[5]/Q
                         net (fo=1, routed)           4.331     6.378    int_rx_m_delay_1hot[5]
    SLICE_X18Y85         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.691     7.188    int_refclk
    SLICE_X18Y85         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[5]/C
                         clock pessimism              0.000     7.188    
                         clock uncertainty           -0.148     7.040    
    SLICE_X18Y85         FDRE (Setup_fdre_C_D)       -0.049     6.991    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[5]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 TxdRxd/rx_eye_info_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.482ns  (logic 0.113ns (2.521%)  route 4.369ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000     0.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.483     0.483 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.483    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.910 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           2.572     3.482    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -0.242 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.954    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.984 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        0.928     1.912    TxdRxd/rx_clk_d4
    SLICE_X15Y82         FDRE                                         r  TxdRxd/rx_eye_info_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.113     2.025 r  TxdRxd/rx_eye_info_reg[21]/Q
                         net (fo=1, routed)           4.369     6.393    int_rx_eye_info[21]
    SLICE_X22Y81         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     5.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     6.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.686     7.183    int_refclk
    SLICE_X22Y81         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[21]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.148     7.035    
    SLICE_X22Y81         FDRE (Setup_fdre_C_D)       -0.028     7.007    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[21]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  0.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 TxdRxd/rx_m_delay_1hot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.400ns  (logic 0.189ns (4.295%)  route 4.211ns (95.705%))
  Logic Levels:           0  
  Clock Path Skew:        3.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 114.933 - 110.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 111.438 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.499   111.438    TxdRxd/rx_clk_d4
    SLICE_X18Y66         FDRE                                         r  TxdRxd/rx_m_delay_1hot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.189   111.627 r  TxdRxd/rx_m_delay_1hot_reg[19]/Q
                         net (fo=1, routed)           4.211   115.838    int_rx_m_delay_1hot[19]
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635   114.933    int_refclk
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[19]/C
                         clock pessimism              0.000   114.933    
                         clock uncertainty            0.148   115.081    
    SLICE_X19Y66         FDRE (Hold_fdre_C_D)         0.040   115.121    Gen_1.Gen_Ln.int_dbg_rx_m_delay_1hot_reg[19]
  -------------------------------------------------------------------
                         required time                       -115.121    
                         arrival time                         115.838    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 TxdRxd/rx_debug_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_s_delay_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.779ns  (logic 0.178ns (3.724%)  route 4.601ns (96.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 114.933 - 110.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 111.439 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.500   111.439    TxdRxd/rx_clk_d4
    SLICE_X17Y84         FDRE                                         r  TxdRxd/rx_debug_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_fdre_C_Q)         0.178   111.617 r  TxdRxd/rx_debug_reg[41]/Q
                         net (fo=1, routed)           4.601   116.218    int_rx_debug[41]
    SLICE_X17Y83         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_s_delay_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635   114.933    int_refclk
    SLICE_X17Y83         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_s_delay_val_reg[0]/C
                         clock pessimism              0.000   114.933    
                         clock uncertainty            0.148   115.081    
    SLICE_X17Y83         FDRE (Hold_fdre_C_D)         0.110   115.191    Gen_1.Gen_Ln.int_dbg_rx_s_delay_val_reg[0]
  -------------------------------------------------------------------
                         required time                       -115.191    
                         arrival time                         116.218    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.743ns  (logic 0.189ns (3.985%)  route 4.554ns (96.015%))
  Logic Levels:           0  
  Clock Path Skew:        3.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 114.926 - 110.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 111.433 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.494   111.433    TxdRxd/rx_clk_d4
    SLICE_X14Y72         FDRE                                         r  TxdRxd/rx_eye_info_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.189   111.622 r  TxdRxd/rx_eye_info_reg[26]/Q
                         net (fo=1, routed)           4.554   116.176    int_rx_eye_info[26]
    SLICE_X15Y72         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.628   114.926    int_refclk
    SLICE_X15Y72         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[26]/C
                         clock pessimism              0.000   114.926    
                         clock uncertainty            0.148   115.074    
    SLICE_X15Y72         FDRE (Hold_fdre_C_D)         0.051   115.125    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[26]
  -------------------------------------------------------------------
                         required time                       -115.125    
                         arrival time                         116.176    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 TxdRxd/rx_bit_time_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.int_dbg_rx_bit_time_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.847ns  (logic 0.206ns (4.250%)  route 4.641ns (95.750%))
  Logic Levels:           0  
  Clock Path Skew:        3.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 114.930 - 110.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 111.437 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.498   111.437    TxdRxd/rx_clk_d4
    SLICE_X14Y68         FDRE                                         r  TxdRxd/rx_bit_time_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.206   111.643 r  TxdRxd/rx_bit_time_value_reg[3]/Q
                         net (fo=1, routed)           4.641   116.283    int_rx_bit_time_value[3]
    SLICE_X14Y69         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.632   114.930    int_refclk
    SLICE_X14Y69         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[3]/C
                         clock pessimism              0.000   114.930    
                         clock uncertainty            0.148   115.078    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.134   115.212    Gen_1.int_dbg_rx_bit_time_value_reg[3]
  -------------------------------------------------------------------
                         required time                       -115.212    
                         arrival time                         116.283    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.770ns  (logic 0.189ns (3.962%)  route 4.581ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 114.933 - 110.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 111.438 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.499   111.438    TxdRxd/rx_clk_d4
    SLICE_X18Y66         FDRE                                         r  TxdRxd/rx_eye_info_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.189   111.627 r  TxdRxd/rx_eye_info_reg[25]/Q
                         net (fo=1, routed)           4.581   116.208    int_rx_eye_info[25]
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635   114.933    int_refclk
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[25]/C
                         clock pessimism              0.000   114.933    
                         clock uncertainty            0.148   115.081    
    SLICE_X19Y66         FDRE (Hold_fdre_C_D)         0.054   115.135    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[25]
  -------------------------------------------------------------------
                         required time                       -115.135    
                         arrival time                         116.208    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.877ns  (logic 0.189ns (3.875%)  route 4.688ns (96.125%))
  Logic Levels:           0  
  Clock Path Skew:        3.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 114.930 - 110.000 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 111.434 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.495   111.434    TxdRxd/rx_clk_d4
    SLICE_X14Y71         FDRE                                         r  TxdRxd/rx_eye_info_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.189   111.623 r  TxdRxd/rx_eye_info_reg[18]/Q
                         net (fo=1, routed)           4.688   116.311    int_rx_eye_info[18]
    SLICE_X14Y69         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.632   114.930    int_refclk
    SLICE_X14Y69         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[18]/C
                         clock pessimism              0.000   114.930    
                         clock uncertainty            0.148   115.078    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.087   115.165    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[18]
  -------------------------------------------------------------------
                         required time                       -115.165    
                         arrival time                         116.311    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 TxdRxd/rx_bit_time_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.int_dbg_rx_bit_time_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.849ns  (logic 0.189ns (3.898%)  route 4.660ns (96.102%))
  Logic Levels:           0  
  Clock Path Skew:        3.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 114.934 - 110.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 111.441 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.502   111.441    TxdRxd/rx_clk_d4
    SLICE_X20Y60         FDRE                                         r  TxdRxd/rx_bit_time_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.189   111.630 r  TxdRxd/rx_bit_time_value_reg[4]/Q
                         net (fo=1, routed)           4.660   116.290    int_rx_bit_time_value[4]
    SLICE_X24Y60         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.636   114.934    int_refclk
    SLICE_X24Y60         FDRE                                         r  Gen_1.int_dbg_rx_bit_time_value_reg[4]/C
                         clock pessimism              0.000   114.934    
                         clock uncertainty            0.148   115.082    
    SLICE_X24Y60         FDRE (Hold_fdre_C_D)         0.044   115.126    Gen_1.int_dbg_rx_bit_time_value_reg[4]
  -------------------------------------------------------------------
                         required time                       -115.126    
                         arrival time                         116.290    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.884ns  (logic 0.189ns (3.869%)  route 4.695ns (96.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 114.931 - 110.000 ) 
    Source Clock Delay      (SCD):    1.431ns = ( 111.431 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.492   111.431    TxdRxd/rx_clk_d4
    SLICE_X14Y74         FDRE                                         r  TxdRxd/rx_eye_info_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.189   111.620 r  TxdRxd/rx_eye_info_reg[9]/Q
                         net (fo=1, routed)           4.695   116.315    int_rx_eye_info[9]
    SLICE_X15Y68         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.633   114.931    int_refclk
    SLICE_X15Y68         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[9]/C
                         clock pessimism              0.000   114.931    
                         clock uncertainty            0.148   115.079    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.042   115.121    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[9]
  -------------------------------------------------------------------
                         required time                       -115.121    
                         arrival time                         116.315    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        4.986ns  (logic 0.206ns (4.132%)  route 4.780ns (95.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 114.933 - 110.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 111.438 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.499   111.438    TxdRxd/rx_clk_d4
    SLICE_X18Y66         FDRE                                         r  TxdRxd/rx_eye_info_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.206   111.644 r  TxdRxd/rx_eye_info_reg[20]/Q
                         net (fo=1, routed)           4.780   116.424    int_rx_eye_info[20]
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635   114.933    int_refclk
    SLICE_X19Y66         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[20]/C
                         clock pessimism              0.000   114.933    
                         clock uncertainty            0.148   115.081    
    SLICE_X19Y66         FDRE (Hold_fdre_C_D)         0.117   115.198    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[20]
  -------------------------------------------------------------------
                         required time                       -115.198    
                         arrival time                         116.424    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.236ns  (arrival time - required time)
  Source:                 TxdRxd/rx_eye_info_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxpllmmcm_d4  {rise@0.114ns fall@1.946ns period=3.663ns})
  Destination:            Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@110.000ns - rxpllmmcm_d4 rise@110.000ns)
  Data Path Delay:        5.030ns  (logic 0.178ns (3.539%)  route 4.852ns (96.461%))
  Logic Levels:           0  
  Clock Path Skew:        3.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 114.931 - 110.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 111.438 - 110.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxpllmmcm_d4 rise edge)
                                                    110.000   110.000 r  
    AB27                                              0.000   110.000 r  clkin1_p (IN)
                         net (fo=1, unset)            0.000   110.000    TxdRxd/Rxd/rx0/iob_clk_in/i
    AB27                 IBUFDS (Prop_ibufds_I_O)     0.709   110.709 r  TxdRxd/Rxd/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000   110.709    TxdRxd/Rxd/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.637   111.346 r  TxdRxd/Rxd/rx0/idelay_cm/DATAOUT
                         net (fo=2, routed)           3.305   114.651    TxdRxd/Rxd/rx0/rx_clkin_p_d
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131   107.520 r  TxdRxd/Rxd/rx0/loop8.rx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336   109.856    TxdRxd/Rxd/rx0/rxpllmmcm_d4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   109.939 r  TxdRxd/Rxd/rx0/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=3377, routed)        1.499   111.438    TxdRxd/rx_clk_d4
    SLICE_X15Y82         FDRE                                         r  TxdRxd/rx_eye_info_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.178   111.616 r  TxdRxd/rx_eye_info_reg[11]/Q
                         net (fo=1, routed)           4.852   116.468    int_rx_eye_info[11]
    SLICE_X16Y81         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                    110.000   110.000 r  
    AD12                                              0.000   110.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000   110.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   110.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299   113.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093   113.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.633   114.931    int_refclk
    SLICE_X16Y81         FDRE                                         r  Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[11]/C
                         clock pessimism              0.000   114.931    
                         clock uncertainty            0.148   115.079    
    SLICE_X16Y81         FDRE (Hold_fdre_C_D)         0.153   115.232    Gen_1.Gen_Ln.int_dbg_rx_eye_info_reg[11]
  -------------------------------------------------------------------
                         required time                       -115.232    
                         arrival time                         116.468    
  -------------------------------------------------------------------
                         slack                                  1.236    





---------------------------------------------------------------------------------------------------
From Clock:  int_clki2c
  To Clock:  refclkin

Setup :            0  Failing Endpoints,  Worst Slack        3.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.223ns (6.723%)  route 3.094ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 9.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.711     2.695    Gen_20.i2c_0/clk
    SLICE_X80Y53         FDRE                                         r  Gen_20.i2c_0/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.223     2.918 r  Gen_20.i2c_0/ready_reg/Q
                         net (fo=2, routed)           3.094     6.012    Gen_10.ctrl_vio/inst/PROBE_IN_INST/D[2]
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.497     9.556    Gen_10.ctrl_vio/inst/PROBE_IN_INST/clk
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                         clock pessimism              0.102     9.659    
                         clock uncertainty           -0.035     9.623    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)       -0.019     9.604    Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 Gen_20.i2c_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.223ns (7.093%)  route 2.921ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 9.556 - 5.000 ) 
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           0.428     1.334    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     1.984 r  refclk_bufr/O
                         net (fo=137, routed)         0.711     2.695    Gen_20.i2c_0/clk
    SLICE_X80Y53         FDRE                                         r  Gen_20.i2c_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.223     2.918 r  Gen_20.i2c_0/ack_reg/Q
                         net (fo=2, routed)           2.921     5.838    Gen_10.ctrl_vio/inst/PROBE_IN_INST/D[1]
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.497     9.556    Gen_10.ctrl_vio/inst/PROBE_IN_INST/clk
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                         clock pessimism              0.102     9.659    
                         clock uncertainty           -0.035     9.623    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)       -0.019     9.604    Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -5.838    
  -------------------------------------------------------------------
                         slack                                  3.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/ack_reg/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.178ns (6.789%)  route 2.444ns (93.211%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351     1.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614     1.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647     2.415    Gen_20.i2c_0/clk
    SLICE_X80Y53         FDRE                                         r  Gen_20.i2c_0/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.178     2.593 r  Gen_20.i2c_0/ack_reg/Q
                         net (fo=2, routed)           2.444     5.037    Gen_10.ctrl_vio/inst/PROBE_IN_INST/D[1]
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635     4.933    Gen_10.ctrl_vio/inst/PROBE_IN_INST/clk
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/C
                         clock pessimism             -0.102     4.830    
    SLICE_X25Y61         FDRE (Hold_fdre_C_D)         0.110     4.940    Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.940    
                         arrival time                           5.037    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Gen_20.i2c_0/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             refclkin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - int_clki2c rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.178ns (6.423%)  route 2.593ns (93.577%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351     1.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614     1.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647     2.415    Gen_20.i2c_0/clk
    SLICE_X80Y53         FDRE                                         r  Gen_20.i2c_0/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDRE (Prop_fdre_C_Q)         0.178     2.593 r  Gen_20.i2c_0/ready_reg/Q
                         net (fo=2, routed)           2.593     5.187    Gen_10.ctrl_vio/inst/PROBE_IN_INST/D[2]
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.635     4.933    Gen_10.ctrl_vio/inst/PROBE_IN_INST/clk
    SLICE_X25Y61         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]/C
                         clock pessimism             -0.102     4.830    
    SLICE_X25Y61         FDRE (Hold_fdre_C_D)         0.110     4.940    Gen_10.ctrl_vio/inst/PROBE_IN_INST/probe_in_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.940    
                         arrival time                           5.187    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  refclkin
  To Clock:  int_clki2c

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.871ns  (logic 0.328ns (17.526%)  route 1.543ns (82.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 19.937 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.639    19.937    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.204    20.141 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[23]/Q
                         net (fo=1, routed)           1.543    21.684    Gen_20.i2c_0/processor/req_freq[23]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.124    21.808 r  Gen_20.i2c_0/processor/in_port[7]_i_1/O
                         net (fo=1, routed)           0.000    21.808    Gen_20.i2c_0/processor_n_18
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[7]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y50         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[7]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.808    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.660ns  (logic 0.266ns (16.027%)  route 1.394ns (83.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 20.109 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.811    20.109    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y49         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.223    20.332 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[12]/Q
                         net (fo=1, routed)           1.394    21.725    Gen_20.i2c_0/processor/req_freq[12]
    SLICE_X80Y50         LUT5 (Prop_lut5_I4_O)        0.043    21.768 r  Gen_20.i2c_0/processor/in_port[4]_i_1/O
                         net (fo=1, routed)           0.000    21.768    Gen_20.i2c_0/processor_n_21
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[4]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y50         FDRE (Setup_fdre_C_D)        0.033    22.515    Gen_20.i2c_0/in_port_reg[4]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.638ns  (logic 0.266ns (16.244%)  route 1.372ns (83.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 20.109 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.811    20.109    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X25Y49         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.223    20.332 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[21]/Q
                         net (fo=1, routed)           1.372    21.703    Gen_20.i2c_0/processor/req_freq[21]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.043    21.746 r  Gen_20.i2c_0/processor/in_port[5]_i_1/O
                         net (fo=1, routed)           0.000    21.746    Gen_20.i2c_0/processor_n_20
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[5]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y50         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[5]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.746    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.793ns  (logic 0.266ns (14.835%)  route 1.527ns (85.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.941ns = ( 19.941 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.643    19.941    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X21Y52         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDSE (Prop_fdse_C_Q)         0.223    20.164 f  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.527    21.691    Gen_20.i2c_0/processor/rst
    SLICE_X88Y52         LUT4 (Prop_lut4_I2_O)        0.043    21.734 r  Gen_20.i2c_0/processor/interrupt_i_1/O
                         net (fo=1, routed)           0.000    21.734    Gen_20.i2c_0/processor_n_0
    SLICE_X88Y52         FDRE                                         r  Gen_20.i2c_0/interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X88Y52         FDRE                                         r  Gen_20.i2c_0/interrupt_reg/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X88Y52         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/interrupt_reg
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.734    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.796ns  (logic 0.266ns (14.810%)  route 1.530ns (85.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 19.937 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.639    19.937    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDSE (Prop_fdse_C_Q)         0.223    20.160 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[14]/Q
                         net (fo=1, routed)           1.530    21.690    Gen_20.i2c_0/processor/req_freq[14]
    SLICE_X80Y51         LUT5 (Prop_lut5_I4_O)        0.043    21.733 r  Gen_20.i2c_0/processor/in_port[6]_i_1/O
                         net (fo=1, routed)           0.000    21.733    Gen_20.i2c_0/processor_n_19
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[6]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[6]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.788ns  (logic 0.266ns (14.874%)  route 1.522ns (85.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns = ( 19.940 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.642    19.940    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X23Y51         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.223    20.163 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[18]/Q
                         net (fo=1, routed)           1.522    21.685    Gen_20.i2c_0/processor/req_freq[18]
    SLICE_X80Y51         LUT5 (Prop_lut5_I0_O)        0.043    21.728 r  Gen_20.i2c_0/processor/in_port[2]_i_1/O
                         net (fo=1, routed)           0.000    21.728    Gen_20.i2c_0/processor_n_23
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[2]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.033    22.515    Gen_20.i2c_0/in_port_reg[2]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -21.728    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.713ns  (logic 0.266ns (15.528%)  route 1.447ns (84.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.937ns = ( 19.937 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.639    19.937    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y51         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.223    20.160 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.447    21.607    Gen_20.i2c_0/processor/req_freq[0]
    SLICE_X80Y51         LUT6 (Prop_lut6_I1_O)        0.043    21.650 r  Gen_20.i2c_0/processor/in_port[0]_i_1/O
                         net (fo=1, routed)           0.000    21.650    Gen_20.i2c_0/processor_n_25
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[0]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[0]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.650    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.704ns  (logic 0.327ns (19.194%)  route 1.377ns (80.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns = ( 19.940 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.642    19.940    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X23Y51         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.204    20.144 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=1, routed)           1.377    21.520    Gen_20.i2c_0/processor/req_freq[9]
    SLICE_X80Y51         LUT6 (Prop_lut6_I3_O)        0.123    21.643 r  Gen_20.i2c_0/processor/in_port[1]_i_1/O
                         net (fo=1, routed)           0.000    21.643    Gen_20.i2c_0/processor_n_24
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[1]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[1]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.643    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (int_clki2c rise@20.000ns - refclkin rise@15.000ns)
  Data Path Delay:        1.684ns  (logic 0.266ns (15.800%)  route 1.418ns (84.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    4.940ns = ( 19.940 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    15.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299    18.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    18.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.642    19.940    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X23Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.223    20.163 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           1.418    21.580    Gen_20.i2c_0/processor/req_freq[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.043    21.623 r  Gen_20.i2c_0/processor/in_port[3]_i_1/O
                         net (fo=1, routed)           0.000    21.623    Gen_20.i2c_0/processor_n_22
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000    20.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  refclk_ibuf/O
                         net (fo=2, routed)           0.351    21.154    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    21.768 r  refclk_bufr/O
                         net (fo=137, routed)         0.647    22.415    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[3]/C
                         clock pessimism              0.102    22.518    
                         clock uncertainty           -0.035    22.482    
    SLICE_X80Y50         FDRE (Setup_fdre_C_D)        0.034    22.516    Gen_20.i2c_0/in_port_reg[3]
  -------------------------------------------------------------------
                         required time                         22.516    
                         arrival time                         -21.623    
  -------------------------------------------------------------------
                         slack                                  0.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.128ns (20.524%)  route 0.496ns (79.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.743     2.240    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X25Y49         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDSE (Prop_fdse_C_Q)         0.100     2.340 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           0.496     2.836    Gen_20.i2c_0/processor/req_freq[5]
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.028     2.864 r  Gen_20.i2c_0/processor/in_port[5]_i_1/O
                         net (fo=1, routed)           0.000     2.864    Gen_20.i2c_0/processor_n_20
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[5]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.061     1.346    Gen_20.i2c_0/in_port_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.019%)  route 0.545ns (80.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.694     2.191    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X23Y51         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDSE (Prop_fdse_C_Q)         0.100     2.291 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=1, routed)           0.545     2.836    Gen_20.i2c_0/processor/req_freq[6]
    SLICE_X80Y51         LUT5 (Prop_lut5_I1_O)        0.028     2.864 r  Gen_20.i2c_0/processor/in_port[6]_i_1/O
                         net (fo=1, routed)           0.000     2.864    Gen_20.i2c_0/processor_n_19
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[6]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.061     1.346    Gen_20.i2c_0/in_port_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.557ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.155ns (21.667%)  route 0.560ns (78.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.691     2.188    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDSE (Prop_fdse_C_Q)         0.091     2.279 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[17]/Q
                         net (fo=1, routed)           0.560     2.840    Gen_20.i2c_0/processor/req_freq[17]
    SLICE_X80Y51         LUT6 (Prop_lut6_I0_O)        0.064     2.904 r  Gen_20.i2c_0/processor/in_port[1]_i_1/O
                         net (fo=1, routed)           0.000     2.904    Gen_20.i2c_0/processor_n_24
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[1]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.061     1.346    Gen_20.i2c_0/in_port_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.128ns (15.804%)  route 0.682ns (84.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.691     2.188    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.100     2.288 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[11]/Q
                         net (fo=1, routed)           0.682     2.970    Gen_20.i2c_0/processor/req_freq[11]
    SLICE_X80Y50         LUT5 (Prop_lut5_I4_O)        0.028     2.998 r  Gen_20.i2c_0/processor/in_port[3]_i_1/O
                         net (fo=1, routed)           0.000     2.998    Gen_20.i2c_0/processor_n_22
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[3]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.060     1.345    Gen_20.i2c_0/in_port_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.155ns (18.802%)  route 0.669ns (81.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.691     2.188    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.091     2.279 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           0.669     2.949    Gen_20.i2c_0/processor/req_freq[7]
    SLICE_X80Y50         LUT5 (Prop_lut5_I1_O)        0.064     3.013 r  Gen_20.i2c_0/processor/in_port[7]_i_1/O
                         net (fo=1, routed)           0.000     3.013    Gen_20.i2c_0/processor_n_18
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[7]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.061     1.346    Gen_20.i2c_0/in_port_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.128ns (15.415%)  route 0.702ns (84.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.691     2.188    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X24Y50         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.100     2.288 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=1, routed)           0.702     2.991    Gen_20.i2c_0/processor/req_freq[10]
    SLICE_X80Y51         LUT5 (Prop_lut5_I4_O)        0.028     3.019 r  Gen_20.i2c_0/processor/in_port[2]_i_1/O
                         net (fo=1, routed)           0.000     3.019    Gen_20.i2c_0/processor_n_23
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[2]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.060     1.345    Gen_20.i2c_0/in_port_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.128ns (16.229%)  route 0.661ns (83.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.743     2.240    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X25Y49         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.100     2.340 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[20]/Q
                         net (fo=1, routed)           0.661     3.001    Gen_20.i2c_0/processor/req_freq[20]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.028     3.029 r  Gen_20.i2c_0/processor/in_port[4]_i_1/O
                         net (fo=1, routed)           0.000     3.029    Gen_20.i2c_0/processor_n_21
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y50         FDRE                                         r  Gen_20.i2c_0/in_port_reg[4]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y50         FDRE (Hold_fdre_C_D)         0.060     1.345    Gen_20.i2c_0/in_port_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/in_port_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.157ns (17.973%)  route 0.717ns (82.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.694     2.191    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/clk
    SLICE_X23Y51         FDSE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDSE (Prop_fdse_C_Q)         0.091     2.282 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=1, routed)           0.717     2.999    Gen_20.i2c_0/processor/req_freq[8]
    SLICE_X80Y51         LUT6 (Prop_lut6_I3_O)        0.066     3.065 r  Gen_20.i2c_0/processor/in_port[0]_i_1/O
                         net (fo=1, routed)           0.000     3.065    Gen_20.i2c_0/processor_n_25
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.396     1.367    Gen_20.i2c_0/clk
    SLICE_X80Y51         FDRE                                         r  Gen_20.i2c_0/in_port_reg[0]/C
                         clock pessimism             -0.081     1.285    
    SLICE_X80Y51         FDRE (Hold_fdre_C_D)         0.060     1.345    Gen_20.i2c_0/in_port_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Gen_20.i2c_0/interrupt_reg/D
                            (rising edge-triggered cell FDRE clocked by int_clki2c  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             int_clki2c
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (int_clki2c rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.128ns (13.422%)  route 0.826ns (86.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.695     2.192    Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X21Y52         FDRE                                         r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.100     2.292 r  Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.826     3.118    Gen_20.i2c_0/processor/program
    SLICE_X88Y52         LUT4 (Prop_lut4_I1_O)        0.028     3.146 r  Gen_20.i2c_0/processor/interrupt_i_1/O
                         net (fo=1, routed)           0.000     3.146    Gen_20.i2c_0/processor_n_0
    SLICE_X88Y52         FDRE                                         r  Gen_20.i2c_0/interrupt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock int_clki2c rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           0.250     0.720    int_refclk_bufg
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     0.971 r  refclk_bufr/O
                         net (fo=137, routed)         0.395     1.366    Gen_20.i2c_0/clk
    SLICE_X88Y52         FDRE                                         r  Gen_20.i2c_0/interrupt_reg/C
                         clock pessimism             -0.081     1.284    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.060     1.344    Gen_20.i2c_0/interrupt_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  1.802    





---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_x1
  To Clock:  txpllmmcm_d2

Setup :            0  Failing Endpoints,  Worst Slack        3.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 int_txd1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        2.176ns  (logic 0.259ns (11.904%)  route 1.917ns (88.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.071ns = ( 11.749 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.785ns = ( 4.625 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806     4.625    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259     4.884 r  int_txd1_reg[16]/Q
                         net (fo=5, routed)           1.917     6.801    TxdRxd/Txd/dataout/loop0[1].dataout/datain[16]
    OLOGIC_X0Y19         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.788    11.749    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y19         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.897    
                         clock uncertainty           -0.189    10.708    
    OLOGIC_X0Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    10.314    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 int_txd1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.928ns  (logic 0.223ns (11.568%)  route 1.705ns (88.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.071ns = ( 11.749 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.786ns = ( 4.624 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.805     4.624    int_tx_pixel_clk
    SLICE_X9Y31          FDRE                                         r  int_txd1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.223     4.847 r  int_txd1_reg[11]/Q
                         net (fo=5, routed)           1.705     6.552    TxdRxd/Txd/dataout/loop0[1].dataout/datain[11]
    OLOGIC_X0Y19         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/D4
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.788    11.749    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y19         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.897    
                         clock uncertainty           -0.189    10.708    
    OLOGIC_X0Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.314    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 int_txd1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s/D3
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.751ns  (logic 0.223ns (12.738%)  route 1.528ns (87.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 11.754 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.732ns = ( 4.678 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.859     4.678    int_tx_pixel_clk
    SLICE_X4Y30          FDRE                                         r  int_txd1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.223     4.901 r  int_txd1_reg[8]/Q
                         net (fo=5, routed)           1.528     6.429    TxdRxd/Txd/dataout/loop0[0].dataout/datain[8]
    OLOGIC_X0Y15         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s/D3
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.793    11.754    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y15         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.902    
                         clock uncertainty           -0.189    10.713    
    OLOGIC_X0Y15         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.319    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 int_txd1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.768ns  (logic 0.259ns (14.652%)  route 1.509ns (85.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.788ns = ( 4.622 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.803     4.622    int_tx_pixel_clk
    SLICE_X8Y29          FDRE                                         r  int_txd1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.259     4.881 r  int_txd1_reg[14]/Q
                         net (fo=5, routed)           1.509     6.390    TxdRxd/Txd/dataout/loop0[1].dataout/datain[14]
    OLOGIC_X0Y7          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/D4
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y7          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.904    
                         clock uncertainty           -0.189    10.715    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.321    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 int_txd1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/D6
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.758ns  (logic 0.259ns (14.731%)  route 1.499ns (85.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 4.623 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.804     4.623    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.259     4.882 r  int_txd1_reg[24]/Q
                         net (fo=5, routed)           1.499     6.381    TxdRxd/Txd/dataout/loop0[1].dataout/datain[24]
    OLOGIC_X0Y7          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/D6
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y7          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.904    
                         clock uncertainty           -0.189    10.715    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.394    10.321    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 int_txd1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.746ns  (logic 0.259ns (14.834%)  route 1.487ns (85.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 11.751 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 4.623 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.804     4.623    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.259     4.882 r  int_txd1_reg[17]/Q
                         net (fo=5, routed)           1.487     6.369    TxdRxd/Txd/dataout/loop0[0].dataout/datain[17]
    OLOGIC_X0Y17         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.790    11.751    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y17         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.899    
                         clock uncertainty           -0.189    10.710    
    OLOGIC_X0Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    10.316    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 int_txd1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.745ns  (logic 0.223ns (12.777%)  route 1.522ns (87.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.788ns = ( 4.622 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.803     4.622    int_tx_pixel_clk
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.223     4.845 r  int_txd1_reg[13]/Q
                         net (fo=5, routed)           1.522     6.368    TxdRxd/Txd/dataout/loop0[1].dataout/datain[13]
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/D4
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.904    
                         clock uncertainty           -0.189    10.715    
    OLOGIC_X0Y11         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.321    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 int_txd1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.716ns  (logic 0.259ns (15.094%)  route 1.457ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.069ns = ( 11.751 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.785ns = ( 4.625 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.806     4.625    int_tx_pixel_clk
    SLICE_X8Y32          FDRE                                         r  int_txd1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259     4.884 r  int_txd1_reg[15]/Q
                         net (fo=5, routed)           1.457     6.341    TxdRxd/Txd/dataout/loop0[1].dataout/datain[15]
    OLOGIC_X0Y31         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.790    11.751    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y31         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.899    
                         clock uncertainty           -0.189    10.710    
    OLOGIC_X0Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.394    10.316    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 int_txd1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/D7
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.705ns  (logic 0.259ns (15.187%)  route 1.446ns (84.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.064ns = ( 11.756 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.787ns = ( 4.623 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.804     4.623    int_tx_pixel_clk
    SLICE_X12Y30         FDRE                                         r  int_txd1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.259     4.882 r  int_txd1_reg[28]/Q
                         net (fo=5, routed)           1.446     6.329    TxdRxd/Txd/dataout/loop0[1].dataout/datain[28]
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/D7
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.795    11.756    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y11         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.904    
                         clock uncertainty           -0.189    10.715    
    OLOGIC_X0Y11         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.394    10.321    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 int_txd1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_s/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_d2 rise@12.820ns - txpllmmcm_x1 rise@6.410ns)
  Data Path Delay:        1.699ns  (logic 0.223ns (13.125%)  route 1.476ns (86.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.066ns = ( 11.754 - 12.820 ) 
    Source Clock Delay      (SCD):    -1.788ns = ( 4.622 - 6.410 ) 
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     7.230 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     8.311    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.050     1.261 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.465     2.726    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.819 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.803     4.622    int_tx_pixel_clk
    SLICE_X9Y29          FDRE                                         r  int_txd1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.223     4.845 r  int_txd1_reg[12]/Q
                         net (fo=5, routed)           1.476     6.321    TxdRxd/Txd/dataout/loop0[1].dataout/datain[12]
    OLOGIC_X0Y13         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_s/D4
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                     12.820    12.820 r  
    K28                                               0.000    12.820 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000    12.820    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743    13.563 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986    14.549    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     8.523 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     9.878    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.961 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.793    11.754    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y13         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_s/CLKDIV
                         clock pessimism             -0.852    10.902    
                         clock uncertainty           -0.189    10.713    
    OLOGIC_X0Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.319    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_s
  -------------------------------------------------------------------
                         required time                         10.319    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  3.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m/D1
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.091ns (14.126%)  route 0.553ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.773    -0.299    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y18          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.091    -0.208 r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[2]/Q
                         net (fo=1, routed)           0.553     0.345    TxdRxd/Txd/dataout/loop0[0].dataout/holdreg[2]
    OLOGIC_X0Y18         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m/D1
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.063    -0.239    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y18         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.058    
                         clock uncertainty            0.189     0.247    
    OLOGIC_X0Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.017     0.230    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_m/D1
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.091ns (14.126%)  route 0.553ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.776    -0.296    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y14          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.091    -0.205 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[2]/Q
                         net (fo=1, routed)           0.553     0.348    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[2]
    OLOGIC_X0Y14         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_m/D1
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.065    -0.237    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y14         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.060    
                         clock uncertainty            0.189     0.249    
    OLOGIC_X0Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.017     0.232    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.222%)  route 0.603ns (85.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.771    -0.301    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[21]/Q
                         net (fo=1, routed)           0.603     0.402    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[21]
    OLOGIC_X0Y20         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.061    -0.241    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y20         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.056    
                         clock uncertainty            0.189     0.245    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     0.266    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.100ns (14.181%)  route 0.605ns (85.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.774    -0.298    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y32          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.100    -0.198 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[15]/Q
                         net (fo=1, routed)           0.605     0.407    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[15]
    OLOGIC_X0Y32         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/D4
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.063    -0.239    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y32         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.058    
                         clock uncertainty            0.189     0.247    
    OLOGIC_X0Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.021     0.268    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.071%)  route 0.611ns (85.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.778    -0.294    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y10          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100    -0.194 r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[24]/Q
                         net (fo=1, routed)           0.611     0.416    TxdRxd/Txd/dataout/loop0[0].dataout/holdreg[24]
    OLOGIC_X0Y10         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.068    -0.234    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y10         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.063    
                         clock uncertainty            0.189     0.252    
    OLOGIC_X0Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     0.273    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.071%)  route 0.611ns (85.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.779    -0.293    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100    -0.193 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[24]/Q
                         net (fo=1, routed)           0.611     0.417    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[24]
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.069    -0.233    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.064    
                         clock uncertainty            0.189     0.253    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.021     0.274    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/D1
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.057%)  route 0.611ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.301ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.771    -0.301    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y20          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100    -0.201 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[1]/Q
                         net (fo=1, routed)           0.611     0.410    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[1]
    OLOGIC_X0Y20         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/D1
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.061    -0.241    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y20         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.056    
                         clock uncertainty            0.189     0.245    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     0.266    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[1].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m/D1
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.100ns (14.057%)  route 0.611ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.772    -0.300    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y30          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.100    -0.200 r  TxdRxd/Txd/dataout/loop0[0].dataout/holdreg_reg[1]/Q
                         net (fo=1, routed)           0.611     0.411    TxdRxd/Txd/dataout/loop0[0].dataout/holdreg[1]
    OLOGIC_X0Y30         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m/D1
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.061    -0.241    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    OLOGIC_X0Y30         OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.056    
                         clock uncertainty            0.189     0.245    
    OLOGIC_X0Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     0.266    TxdRxd/Txd/dataout/loop0[0].dataout/loop0[1].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D2
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.091ns (13.426%)  route 0.587ns (86.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.779    -0.293    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.091    -0.202 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[9]/Q
                         net (fo=1, routed)           0.587     0.385    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[9]
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D2
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.069    -0.233    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.064    
                         clock uncertainty            0.189     0.253    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.015     0.238    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D7
                            (rising edge-triggered cell OSERDESE2 clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             txpllmmcm_d2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_d2 rise@0.000ns - txpllmmcm_x1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.091ns (13.442%)  route 0.586ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         0.779    -0.293    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y8           FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.091    -0.202 r  TxdRxd/Txd/dataout/loop0[1].dataout/holdreg_reg[34]/Q
                         net (fo=1, routed)           0.586     0.384    TxdRxd/Txd/dataout/loop0[1].dataout/holdreg[34]
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/D7
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.069    -0.233    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    OLOGIC_X0Y8          OSERDESE2                                    r  TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.297     0.064    
                         clock uncertainty            0.189     0.253    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.017     0.236    TxdRxd/Txd/dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_d2
  To Clock:  txpllmmcm_x1

Setup :            0  Failing Endpoints,  Worst Slack        4.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.223ns (17.527%)  route 1.049ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 5.268 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.854    -1.737    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X1Y24          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.223    -1.514 r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/Q
                         net (fo=2, routed)           1.049    -0.464    TxdRxd/Txd/dataout/loop0[1].dataout/clockb2
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.717     5.268    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/C
                         clock pessimism             -0.852     4.416    
                         clock uncertainty           -0.189     4.227    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.019     4.208    TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.410ns  (txpllmmcm_x1 rise@6.410ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.223ns (17.470%)  route 1.053ns (82.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.142ns = ( 5.268 - 6.410 ) 
    Source Clock Delay      (SCD):    -1.737ns
    Clock Pessimism Removal (CPR):    -0.852ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           1.081     1.901    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -5.149 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -3.684    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.591 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          1.854    -1.737    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y24          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.223    -1.514 r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/Q
                         net (fo=2, routed)           1.053    -0.460    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      6.410     6.410 r  
    K28                                               0.000     6.410 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     6.410    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.153 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.986     8.139    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.026     2.113 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.355     3.468    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.551 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.717     5.268    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
                         clock pessimism             -0.852     4.416    
                         clock uncertainty           -0.189     4.227    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.010     4.217    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                          4.217    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  4.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.100ns (13.977%)  route 0.615ns (86.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.767    -0.305    TxdRxd/Txd/dataout/loop0[0].dataout/txclk_div
    SLICE_X1Y24          FDCE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.100    -0.205 r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2_reg/Q
                         net (fo=2, routed)           0.615     0.410    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.024    -0.278    TxdRxd/Txd/dataout/loop0[0].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg/C
                         clock pessimism              0.297     0.019    
                         clock uncertainty            0.189     0.208    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.047     0.255    TxdRxd/Txd/dataout/loop0[0].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDCE clocked by txpllmmcm_d2  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by txpllmmcm_x1  {rise@0.000ns fall@3.205ns period=6.410ns})
  Path Group:             txpllmmcm_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txpllmmcm_x1 rise@0.000ns - txpllmmcm_d2 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.100ns (14.038%)  route 0.612ns (85.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txpllmmcm_d2 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.503     0.947    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.672 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.098    TxdRxd/Txd/clkgen/txpllmmcm_d2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.072 r  TxdRxd/Txd/clkgen/loop8.loop7.bufg_mmcm_d4/O
                         net (fo=36, routed)          0.767    -0.305    TxdRxd/Txd/dataout/loop0[1].dataout/txclk_div
    SLICE_X1Y24          FDCE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.100    -0.205 r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2_reg/Q
                         net (fo=2, routed)           0.612     0.407    TxdRxd/Txd/dataout/loop0[1].dataout/clockb2
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txpllmmcm_x1 rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  tx_freqgen_p (IN)
                         net (fo=0)                   0.000     0.000    TxdRxd/Txd/clkgen/clkin_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  TxdRxd/Txd/clkgen/iob_freqgen_in/O
                         net (fo=1, routed)           0.553     1.070    TxdRxd/Txd/clkgen/clkint
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.039    -1.969 r  TxdRxd/Txd/clkgen/loop8.tx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.637    -1.332    TxdRxd/Txd/clkgen/txpllmmcm_x1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.302 r  TxdRxd/Txd/clkgen/loop8.loop6.bufg_mmcm_x1/O
                         net (fo=113, routed)         1.024    -0.278    TxdRxd/Txd/dataout/loop0[1].dataout/pixel_clk
    SLICE_X0Y24          FDRE                                         r  TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg/C
                         clock pessimism              0.297     0.019    
                         clock uncertainty            0.189     0.208    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.041     0.249    TxdRxd/Txd/dataout/loop0[1].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.416ns (20.231%)  route 1.640ns (79.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 37.152 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.662    37.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.539    37.691    
                         clock uncertainty           -0.035    37.656    
    SLICE_X42Y46         FDCE (Recov_fdce_C_CLR)     -0.154    37.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.502    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 30.701    

Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.416ns (20.231%)  route 1.640ns (79.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 37.152 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.662    37.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.539    37.691    
                         clock uncertainty           -0.035    37.656    
    SLICE_X42Y46         FDCE (Recov_fdce_C_CLR)     -0.154    37.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.502    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 30.701    

Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.416ns (20.231%)  route 1.640ns (79.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 37.152 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.662    37.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.539    37.691    
                         clock uncertainty           -0.035    37.656    
    SLICE_X42Y46         FDCE (Recov_fdce_C_CLR)     -0.154    37.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.502    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 30.701    

Slack (MET) :             30.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.416ns (20.231%)  route 1.640ns (79.769%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 37.152 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.403     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X42Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.662    37.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X42Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.539    37.691    
                         clock uncertainty           -0.035    37.656    
    SLICE_X42Y46         FDCE (Recov_fdce_C_CLR)     -0.154    37.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.502    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 30.701    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.416ns (21.069%)  route 1.558ns (78.931%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 37.154 - 33.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.807     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.204     4.948 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.617     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.376     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.043     6.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.244     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.043     6.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.322     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.664    37.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.539    37.693    
                         clock uncertainty           -0.035    37.658    
    SLICE_X40Y46         FDCE (Recov_fdce_C_CLR)     -0.212    37.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                 30.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.016%)  route 0.245ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.315     2.491    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.069     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.016%)  route 0.245ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.315     2.491    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.069     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.016%)  route 0.245ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X29Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X29Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.069     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.016%)  route 0.245ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X29Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X29Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X29Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (29.016%)  route 0.245ns (70.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X29Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X29Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X29Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.145%)  route 0.332ns (76.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.332     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.145%)  route 0.332ns (76.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.332     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.145%)  route 0.332ns (76.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.332     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.145%)  route 0.332ns (76.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.332     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.145%)  route 0.332ns (76.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         0.689     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y51         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.100     2.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.332     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X30Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=483, routed)         1.002     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X30Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.315     2.491    
    SLICE_X30Y48         FDPE (Remov_fdpe_C_PRE)     -0.072     2.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclkin
  To Clock:  refclkin

Setup :            0  Failing Endpoints,  Worst Slack        2.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.259ns (15.088%)  route 1.458ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.458     6.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X41Y51         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X41Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.255     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X41Y51         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.259ns (16.530%)  route 1.308ns (83.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.308     6.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.255     9.811    
                         clock uncertainty           -0.035     9.775    
    SLICE_X37Y50         FDCE (Recov_fdce_C_CLR)     -0.212     9.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.259ns (17.116%)  route 1.254ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 9.551 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.254     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.492     9.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.255     9.807    
                         clock uncertainty           -0.035     9.771    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.212     9.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.259ns (17.116%)  route 1.254ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 9.551 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.254     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X43Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.492     9.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.255     9.807    
                         clock uncertainty           -0.035     9.771    
    SLICE_X43Y50         FDCE (Recov_fdce_C_CLR)     -0.212     9.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.259ns (17.116%)  route 1.254ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 9.551 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.254     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.492     9.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.255     9.807    
                         clock uncertainty           -0.035     9.771    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.154     9.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.259ns (17.116%)  route 1.254ns (82.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 9.551 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.254     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X42Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.492     9.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X42Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.255     9.807    
                         clock uncertainty           -0.035     9.771    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.154     9.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.259ns (16.857%)  route 1.277ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 9.725 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.277     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.666     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.330    10.056    
                         clock uncertainty           -0.035    10.020    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.212     9.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.259ns (16.857%)  route 1.277ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 9.725 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.277     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y47         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.666     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.330    10.056    
                         clock uncertainty           -0.035    10.020    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.212     9.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.259ns (16.857%)  route 1.277ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 9.725 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.277     6.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.666     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.330    10.056    
                         clock uncertainty           -0.035    10.020    
    SLICE_X37Y47         FDPE (Recov_fdpe_C_PRE)     -0.178     9.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (refclkin rise@5.000ns - refclkin rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.259ns (19.125%)  route 1.095ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 9.725 - 5.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  refclk_ibuf/O
                         net (fo=2, routed)           2.299     3.205    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  refclk_bufg/O
                         net (fo=3328, routed)        1.799     5.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.259     5.356 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.095     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     5.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  refclk_ibuf/O
                         net (fo=2, routed)           2.173     7.976    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  refclk_bufg/O
                         net (fo=3328, routed)        1.666     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.330    10.056    
                         clock uncertainty           -0.035    10.020    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.212     9.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.834%)  route 0.211ns (64.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.733     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.118     2.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.211     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.922     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.204     2.371    
    SLICE_X45Y50         FDCE (Remov_fdce_C_CLR)     -0.069     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.738%)  route 0.144ns (61.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.739     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDPE (Prop_fdpe_C_Q)         0.091     2.327 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X31Y43         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        1.001     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.384     2.270    
    SLICE_X31Y43         FDPE (Remov_fdpe_C_PRE)     -0.110     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.604%)  route 0.159ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.740     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.100     2.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.159     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        1.001     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.403     2.251    
    SLICE_X31Y45         FDCE (Remov_fdce_C_CLR)     -0.069     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.604%)  route 0.159ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.740     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDPE (Prop_fdpe_C_Q)         0.100     2.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.159     2.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X31Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        1.001     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.403     2.251    
    SLICE_X31Y45         FDCE (Remov_fdce_C_CLR)     -0.069     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock refclkin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclkin rise@0.000ns - refclkin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.879%)  route 0.157ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  refclk_ibuf/O
                         net (fo=2, routed)           1.083     1.471    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  refclk_bufg/O
                         net (fo=3328, routed)        0.690     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_fdpe_C_Q)         0.100     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclkin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  refclkin_p (IN)
                         net (fo=0)                   0.000     0.000    refclkin_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  refclk_ibuf/O
                         net (fo=2, routed)           1.154     1.624    int_refclk_bufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  refclk_bufg/O
                         net (fo=3328, routed)        0.930     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X26Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.385     2.198    
    SLICE_X26Y53         FDCE (Remov_fdce_C_CLR)     -0.069     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.315    





