// Seed: 1303737118
module module_0 (
    input  wire  id_0,
    id_9,
    input  wor   id_1,
    output tri0  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    output uwire id_7
);
  assign id_2 = 1;
  assign module_1.type_22 = 0;
  assign id_2 = id_0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    output tri void id_5,
    output uwire id_6,
    output uwire id_7,
    output tri0 id_8,
    output wire id_9,
    id_12,
    id_13,
    input tri1 id_10
);
  wire id_14;
  wire id_15, id_16, id_17;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_3,
      id_2,
      id_1,
      id_4,
      id_10,
      id_1
  );
endmodule
