Flow report for master_example
Sun Apr 17 21:55:04 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Apr 17 21:55:04 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; master_example                              ;
; Top-level Entity Name              ; master_example                              ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX150DF31C7                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 11,610 / 149,760 ( 8 % )                    ;
;     Total combinational functions  ; 8,877 / 149,760 ( 6 % )                     ;
;     Dedicated logic registers      ; 8,220 / 149,760 ( 5 % )                     ;
; Total registers                    ; 8338                                        ;
; Total pins                         ; 200 / 508 ( 39 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 163,816 / 6,635,520 ( 2 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 720 ( 0 % )                             ;
; Total GXB Receiver Channel PCS     ; 1 / 8 ( 13 % )                              ;
; Total GXB Receiver Channel PMA     ; 1 / 8 ( 13 % )                              ;
; Total GXB Transmitter Channel PCS  ; 1 / 8 ( 13 % )                              ;
; Total GXB Transmitter Channel PMA  ; 1 / 8 ( 13 % )                              ;
; Total PLLs                         ; 2 / 8 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/17/2016 21:47:36 ;
; Main task         ; Compilation         ;
; Revision Name     ; master_example      ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                ;
+-----------------------------------------------+------------------------------------------------------------------------------+---------------+---------------------------+----------------------+
; Assignment Name                               ; Value                                                                        ; Default Value ; Entity Name               ; Section Id           ;
+-----------------------------------------------+------------------------------------------------------------------------------+---------------+---------------------------+----------------------+
; AUTO_EXPORT_INCREMENTAL_COMPILATION           ; On                                                                           ; Off           ; --                        ; --                   ;
; COMPILER_SIGNATURE_ID                         ; 255851147366030.146094405605076                                              ; --            ; --                        ; --                   ;
; EDA_DESIGN_INSTANCE_NAME                      ; NA                                                                           ; --            ; --                        ; tb_icb               ;
; EDA_INPUT_DATA_FORMAT                         ; Edif                                                                         ; --            ; --                        ; eda_design_synthesis ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH          ; tb_icb                                                                       ; --            ; --                        ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT                        ; Verilog Hdl                                                                  ; --            ; --                        ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY                    ; Off                                                                          ; --            ; --                        ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY                    ; Off                                                                          ; --            ; --                        ; eda_design_synthesis ;
; EDA_SIMULATION_TOOL                           ; ModelSim-Altera (Verilog)                                                    ; <None>        ; --                        ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS                  ; TEST_BENCH_MODE                                                              ; --            ; --                        ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                           ; Custom Files/tb_icb.sv                                                       ; --            ; --                        ; tb_icb               ;
; EDA_TEST_BENCH_MODULE_NAME                    ; icb                                                                          ; --            ; --                        ; tb_icb               ;
; EDA_TEST_BENCH_NAME                           ; tb_icb                                                                       ; --            ; --                        ; eda_simulation       ;
; EDA_TIME_SCALE                                ; 1 ps                                                                         ; --            ; --                        ; eda_simulation       ;
; ENABLE_SIGNALTAP                              ; On                                                                           ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_FILE           ; master_example_test.qxp                                                      ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_FLATTEN        ; On                                                                           ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_PARTITION_NAME ; Top                                                                          ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_POST_FIT       ; On                                                                           ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_POST_SYNTH     ; On                                                                           ; --            ; --                        ; --                   ;
; INCREMENTAL_COMPILATION_EXPORT_ROUTING        ; On                                                                           ; --            ; --                        ; --                   ;
; MAX_CORE_JUNCTION_TEMP                        ; 85                                                                           ; --            ; --                        ; --                   ;
; MIN_CORE_JUNCTION_TEMP                        ; 0                                                                            ; --            ; --                        ; --                   ;
; MISC_FILE                                     ; amm_master_qsys_with_pcie/synthesis/../amm_master_qsys_with_pcie.cmp         ; --            ; --                        ; --                   ;
; MISC_FILE                                     ; amm_master_qsys_with_pcie/synthesis/../../amm_master_qsys_with_pcie.qsys     ; --            ; --                        ; --                   ;
; NUM_PARALLEL_PROCESSORS                       ; All                                                                          ; --            ; --                        ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                ; Half Signal Swing                                                            ; --            ; --                        ; --                   ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS                ; Half Signal Swing                                                            ; --            ; --                        ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS               ; Half Vccio                                                                   ; --            ; --                        ; --                   ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS               ; Half Vccio                                                                   ; --            ; --                        ; --                   ;
; PARTITION_COLOR                               ; 16764057                                                                     ; --            ; --                        ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL           ; PLACEMENT_AND_ROUTING                                                        ; --            ; --                        ; Top                  ;
; PARTITION_NETLIST_TYPE                        ; SOURCE                                                                       ; --            ; --                        ; Top                  ;
; POWER_BOARD_THERMAL_MODEL                     ; None (CONSERVATIVE)                                                          ; --            ; --                        ; --                   ;
; POWER_PRESET_COOLING_SOLUTION                 ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                        ; --            ; --                        ; --                   ;
; PROJECT_OUTPUT_DIRECTORY                      ; output_files                                                                 ; --            ; --                        ; --                   ;
; SLD_FILE                                      ; amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.debuginfo      ; --            ; --                        ; --                   ;
; SLD_INFO                                      ; QSYS_NAME amm_master_qsys_with_pcie HAS_SOPCINFO 1 GENERATION_ID 1460943948  ; --            ; amm_master_qsys_with_pcie ; --                   ;
; SMART_RECOMPILE                               ; On                                                                           ; Off           ; --                        ; --                   ;
; SOPCINFO_FILE                                 ; amm_master_qsys_with_pcie/synthesis/../../amm_master_qsys_with_pcie.sopcinfo ; --            ; --                        ; --                   ;
; SYNTHESIS_ONLY_QIP                            ; On                                                                           ; --            ; --                        ; --                   ;
; USE_SIGNALTAP_FILE                            ; output_files/stp1.stp                                                        ; --            ; --                        ; --                   ;
+-----------------------------------------------+------------------------------------------------------------------------------+---------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:45     ; 1.0                     ; 1226 MB             ; 00:02:03                           ;
; Fitter                    ; 00:03:21     ; 1.0                     ; 1840 MB             ; 00:04:28                           ;
; Assembler                 ; 00:00:10     ; 1.0                     ; 874 MB              ; 00:00:10                           ;
; TimeQuest Timing Analyzer ; 00:00:16     ; 1.4                     ; 1155 MB             ; 00:00:17                           ;
; EDA Netlist Writer        ; 00:01:01     ; 1.0                     ; 940 MB              ; 00:01:00                           ;
; Total                     ; 00:06:33     ; --                      ; --                  ; 00:07:58                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Luke             ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; Luke             ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; Luke             ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Luke             ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Luke             ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example
quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example
quartus_asm --read_settings_files=off --write_settings_files=off master_example -c master_example
quartus_sta master_example -c master_example
quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example



