// Seed: 1361889974
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    input supply1 id_12
);
  assign id_2 = id_3;
  assign id_2 = {-1, -1};
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_2 = 32'd52
) (
    input tri1 _id_0[id_2 : id_2],
    output supply0 id_1,
    output tri _id_2,
    input wor id_3,
    input tri0 id_4
);
  logic id_6[id_0 : 1], id_7 = -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
