// Seed: 3677158555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
);
  integer id_3;
  ;
  initial begin : LABEL_0
    id_3 <= id_1;
  end
  parameter id_4 = 1;
  logic id_5;
  always @(posedge -1) begin : LABEL_1
    wait (-1);
    id_3 = id_3;
  end
  wire id_6;
  reg id_7, id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_9;
  ;
  always @(negedge id_9)
    if (id_4) id_3 <= id_4;
    else id_7 <= id_0;
endmodule
