\hypertarget{union__hw__dma__es}{}\section{\+\_\+hw\+\_\+dma\+\_\+es Union Reference}
\label{union__hw__dma__es}\index{\+\_\+hw\+\_\+dma\+\_\+es@{\+\_\+hw\+\_\+dma\+\_\+es}}


H\+W\+\_\+\+D\+M\+A\+\_\+\+ES -\/ Error Status Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dma.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dma__es_1_1__hw__dma__es__bitfields}{\+\_\+hw\+\_\+dma\+\_\+es\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__dma__es_a292a43ee4ec1aa43fa01075056d83b9d}{}\label{union__hw__dma__es_a292a43ee4ec1aa43fa01075056d83b9d}

\item 
struct \hyperlink{struct__hw__dma__es_1_1__hw__dma__es__bitfields}{\+\_\+hw\+\_\+dma\+\_\+es\+::\+\_\+hw\+\_\+dma\+\_\+es\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dma__es_afee0640d857671a6dc463c23cca46d23}{}\label{union__hw__dma__es_afee0640d857671a6dc463c23cca46d23}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+M\+A\+\_\+\+ES -\/ Error Status Register (RO) 

Reset value\+: 0x00000000U

The ES provides information concerning the last recorded channel error. Channel errors can be caused by\+: A configuration error, that is\+: An illegal setting in the transfer-\/control descriptor, or An illegal priority register setting in fixed-\/arbitration An error termination to a bus master read or write cycle See the Error Reporting and Handling section for more details. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dma.\+h\end{DoxyCompactItemize}
