--
--	Conversion of ReactionGame.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Nov 25 16:10:58 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__UART_LOG_Tx_net_0 : bit;
SIGNAL Net_147 : bit;
SIGNAL tmpFB_0__UART_LOG_Tx_net_0 : bit;
SIGNAL tmpIO_0__UART_LOG_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__UART_LOG_Tx_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__UART_LOG_Tx_net_0 : bit;
SIGNAL tmpOE__UART_LOG_Rx_net_0 : bit;
SIGNAL Net_152 : bit;
SIGNAL tmpIO_0__UART_LOG_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__UART_LOG_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__UART_LOG_Rx_net_0 : bit;
SIGNAL Net_22 : bit;
SIGNAL \UART_LOG:Net_9\ : bit;
SIGNAL \UART_LOG:Net_61\ : bit;
SIGNAL \UART_LOG:BUART:clock_op\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\ : bit;
SIGNAL \UART_LOG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_LOG:BUART:reset_sr\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_LOG:BUART:txn\ : bit;
SIGNAL \UART_LOG:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_23 : bit;
SIGNAL \UART_LOG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:counter_load_not\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_7\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_6\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_5\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_4\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_3\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_2\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_1\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_3\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_LOG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_LOG:BUART:pollingrange\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_18 : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL Net_33 : bit;
SIGNAL Net_30 : bit;
SIGNAL Net_31 : bit;
SIGNAL tmpOE__BUTTON_2_net_0 : bit;
SIGNAL tmpIO_0__BUTTON_2_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_2_net_0 : bit;
SIGNAL tmpOE__BUTTON_1_net_0 : bit;
SIGNAL tmpIO_0__BUTTON_1_net_0 : bit;
TERMINAL tmpSIOVREF__BUTTON_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUTTON_1_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentA_net_0 : bit;
SIGNAL Net_44 : bit;
SIGNAL tmpFB_0__S7D_SegmentA_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentA_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentA_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentB_net_0 : bit;
SIGNAL Net_28 : bit;
SIGNAL tmpFB_0__S7D_SegmentB_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentB_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentB_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentC_net_0 : bit;
SIGNAL Net_29 : bit;
SIGNAL tmpFB_0__S7D_SegmentC_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentC_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentC_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentD_net_0 : bit;
SIGNAL Net_91 : bit;
SIGNAL tmpFB_0__S7D_SegmentD_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentD_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentD_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentE_net_0 : bit;
SIGNAL Net_90 : bit;
SIGNAL tmpFB_0__S7D_SegmentE_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentE_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentE_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentF_net_0 : bit;
SIGNAL Net_93 : bit;
SIGNAL tmpFB_0__S7D_SegmentF_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentF_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentF_net_0 : bit;
SIGNAL tmpOE__S7D_SegmentG_net_0 : bit;
SIGNAL Net_95 : bit;
SIGNAL tmpFB_0__S7D_SegmentG_net_0 : bit;
SIGNAL tmpIO_0__S7D_SegmentG_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_SegmentG_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_SegmentG_net_0 : bit;
SIGNAL tmpOE__S7D_Select_net_0 : bit;
SIGNAL tmpFB_0__S7D_Select_net_0 : bit;
SIGNAL tmpIO_0__S7D_Select_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_Select_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_Select_net_0 : bit;
SIGNAL tmpOE__S7D_Display_net_0 : bit;
SIGNAL tmpFB_0__S7D_Display_net_0 : bit;
SIGNAL tmpIO_0__S7D_Display_net_0 : bit;
TERMINAL tmpSIOVREF__S7D_Display_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S7D_Display_net_0 : bit;
SIGNAL \S7D_ControlReg:clk\ : bit;
SIGNAL \S7D_ControlReg:rst\ : bit;
SIGNAL \S7D_ControlReg:control_out_0\ : bit;
SIGNAL \S7D_ControlReg:control_out_1\ : bit;
SIGNAL \S7D_ControlReg:control_out_2\ : bit;
SIGNAL \S7D_ControlReg:control_out_3\ : bit;
SIGNAL \S7D_ControlReg:control_out_4\ : bit;
SIGNAL \S7D_ControlReg:control_out_5\ : bit;
SIGNAL \S7D_ControlReg:control_out_6\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \S7D_ControlReg:control_out_7\ : bit;
SIGNAL \S7D_ControlReg:control_7\ : bit;
SIGNAL \S7D_ControlReg:control_6\ : bit;
SIGNAL \S7D_ControlReg:control_5\ : bit;
SIGNAL \S7D_ControlReg:control_4\ : bit;
SIGNAL \S7D_ControlReg:control_3\ : bit;
SIGNAL \S7D_ControlReg:control_2\ : bit;
SIGNAL \S7D_ControlReg:control_1\ : bit;
SIGNAL \S7D_ControlReg:control_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_63 : bit;
SIGNAL \PWM_Red:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Red:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Red:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Red:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Red:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Red:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Red:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Red:PWMUDB:reset\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Red:Net_55\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Red:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Red:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Red:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Red:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Red:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Red:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Red:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Red:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Red:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Red:Net_101\ : bit;
SIGNAL \PWM_Red:Net_96\ : bit;
SIGNAL Net_172 : bit;
SIGNAL Net_276 : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_418 : bit;
SIGNAL Net_67 : bit;
SIGNAL Net_64 : bit;
SIGNAL \PWM_Red:Net_113\ : bit;
SIGNAL \PWM_Red:Net_107\ : bit;
SIGNAL \PWM_Red:Net_114\ : bit;
SIGNAL \PWM_Green:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Green:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Green:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Green:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Green:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Green:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Green:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Green:PWMUDB:reset\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Green:Net_55\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Green:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Green:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Green:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Green:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Green:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Green:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Green:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Green:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Green:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Green:Net_101\ : bit;
SIGNAL \PWM_Green:Net_96\ : bit;
SIGNAL Net_171 : bit;
SIGNAL Net_283 : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_419 : bit;
SIGNAL Net_131 : bit;
SIGNAL Net_128 : bit;
SIGNAL \PWM_Green:Net_113\ : bit;
SIGNAL \PWM_Green:Net_107\ : bit;
SIGNAL \PWM_Green:Net_114\ : bit;
SIGNAL \PWM_Blue:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Blue:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Blue:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Blue:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Blue:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Blue:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Blue:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Blue:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Blue:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Blue:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Blue:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Blue:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Blue:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Blue:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Blue:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Blue:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Blue:PWMUDB:reset\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Blue:Net_55\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Blue:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Blue:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Blue:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Blue:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Blue:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Blue:Net_101\ : bit;
SIGNAL \PWM_Blue:Net_96\ : bit;
SIGNAL Net_159 : bit;
SIGNAL Net_287 : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_170 : bit;
SIGNAL Net_161 : bit;
SIGNAL Net_158 : bit;
SIGNAL \PWM_Blue:Net_113\ : bit;
SIGNAL \PWM_Blue:Net_107\ : bit;
SIGNAL \PWM_Blue:Net_114\ : bit;
SIGNAL tmpOE__RGB_B_net_0 : bit;
SIGNAL tmpFB_0__RGB_B_net_0 : bit;
SIGNAL tmpIO_0__RGB_B_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_B_net_0 : bit;
SIGNAL tmpOE__RGB_G_net_0 : bit;
SIGNAL tmpFB_0__RGB_G_net_0 : bit;
SIGNAL tmpIO_0__RGB_G_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_G_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_G_net_0 : bit;
SIGNAL tmpOE__RGB_R_net_0 : bit;
SIGNAL tmpFB_0__RGB_R_net_0 : bit;
SIGNAL tmpIO_0__RGB_R_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_R_net_0 : bit;
SIGNAL tmpOE__LED_Red_net_0 : bit;
SIGNAL tmpFB_0__LED_Red_net_0 : bit;
SIGNAL tmpIO_0__LED_Red_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Red_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Red_net_0 : bit;
SIGNAL tmpOE__LED_Green_net_0 : bit;
SIGNAL tmpFB_0__LED_Green_net_0 : bit;
SIGNAL tmpIO_0__LED_Green_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Green_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Green_net_0 : bit;
SIGNAL tmpOE__LED_Yellow_net_0 : bit;
SIGNAL tmpFB_0__LED_Yellow_net_0 : bit;
SIGNAL tmpIO_0__LED_Yellow_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Yellow_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Yellow_net_0 : bit;
SIGNAL \UART_LOG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:txn\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_19D : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Red:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Green:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Blue:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__UART_LOG_Tx_net_0 <=  ('1') ;

Net_147 <= (not \UART_LOG:BUART:txn\);

\UART_LOG:BUART:counter_load_not\ <= ((not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR \UART_LOG:BUART:tx_state_0\
	OR \UART_LOG:BUART:tx_state_1\);

\UART_LOG:BUART:tx_status_0\ <= ((not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_status_2\ <= (not \UART_LOG:BUART:tx_fifo_notfull\);

Net_19D <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_1\));

\UART_LOG:BUART:tx_bitclk\\D\ <= ((not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk_enable_pre\));

\UART_LOG:BUART:tx_mark\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_mark\));

\UART_LOG:BUART:tx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_fifo_empty\ and not \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:txn\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_parity_bit\\D\ <= ((not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_parity_bit\)
	OR (not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_parity_bit\)
	OR \UART_LOG:BUART:tx_parity_bit\);

\UART_LOG:BUART:rx_counter_load\ <= ((not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

\UART_LOG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_LOG:BUART:rx_state_2\
	OR not \UART_LOG:BUART:rx_state_3\
	OR \UART_LOG:BUART:rx_state_0\
	OR \UART_LOG:BUART:rx_state_1\);

\UART_LOG:BUART:pollcount_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_1\ and Net_152 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not Net_152 and not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:pollcount_1\));

\UART_LOG:BUART:pollcount_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and Net_152)
	OR (not Net_152 and not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:pollcount_0\));

\UART_LOG:BUART:rx_postpoll\ <= ((Net_152 and \UART_LOG:BUART:pollcount_0\)
	OR \UART_LOG:BUART:pollcount_1\);

\UART_LOG:BUART:rx_status_4\ <= ((\UART_LOG:BUART:rx_load_fifo\ and \UART_LOG:BUART:rx_fifofull\));

\UART_LOG:BUART:rx_status_5\ <= ((\UART_LOG:BUART:rx_fifonotempty\ and \UART_LOG:BUART:rx_state_stop1_reg\));

\UART_LOG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\)
	OR (not Net_152 and not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_load_fifo\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\));

\UART_LOG:BUART:rx_state_3\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\));

\UART_LOG:BUART:rx_state_2\\D\ <= ((not Net_152 and not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_last\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\));

\UART_LOG:BUART:rx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not Net_152 and not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_6\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_last\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and Net_152));

\UART_LOG:BUART:rx_address_detected\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_address_detected\));

Net_33 <= (Net_31
	OR Net_30);

\PWM_Red:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Red:PWMUDB:tc_i\);

\PWM_Red:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Red:PWMUDB:dith_count_1\ and \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_0\)
	OR (not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:dith_count_1\)
	OR (not \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_1\));

\PWM_Red:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Red:PWMUDB:dith_count_0\ and \PWM_Red:PWMUDB:tc_i\)
	OR (not \PWM_Red:PWMUDB:tc_i\ and \PWM_Red:PWMUDB:dith_count_0\));

\PWM_Red:PWMUDB:cmp1_status\ <= ((not \PWM_Red:PWMUDB:prevCompare1\ and \PWM_Red:PWMUDB:cmp1_less\));

\PWM_Red:PWMUDB:cmp2_status\ <= ((not \PWM_Red:PWMUDB:prevCompare2\ and \PWM_Red:PWMUDB:cmp2_less\));

\PWM_Red:PWMUDB:status_2\ <= ((\PWM_Red:PWMUDB:runmode_enable\ and \PWM_Red:PWMUDB:tc_i\));

\PWM_Red:PWMUDB:pwm1_i\ <= ((\PWM_Red:PWMUDB:runmode_enable\ and \PWM_Red:PWMUDB:cmp1_less\));

\PWM_Red:PWMUDB:pwm2_i\ <= ((\PWM_Red:PWMUDB:runmode_enable\ and \PWM_Red:PWMUDB:cmp2_less\));

\PWM_Green:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Green:PWMUDB:tc_i\);

\PWM_Green:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Green:PWMUDB:dith_count_1\ and \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_0\)
	OR (not \PWM_Green:PWMUDB:dith_count_0\ and \PWM_Green:PWMUDB:dith_count_1\)
	OR (not \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_1\));

\PWM_Green:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Green:PWMUDB:dith_count_0\ and \PWM_Green:PWMUDB:tc_i\)
	OR (not \PWM_Green:PWMUDB:tc_i\ and \PWM_Green:PWMUDB:dith_count_0\));

\PWM_Green:PWMUDB:cmp1_status\ <= ((not \PWM_Green:PWMUDB:prevCompare1\ and \PWM_Green:PWMUDB:cmp1_less\));

\PWM_Green:PWMUDB:cmp2_status\ <= ((not \PWM_Green:PWMUDB:prevCompare2\ and \PWM_Green:PWMUDB:cmp2_less\));

\PWM_Green:PWMUDB:status_2\ <= ((\PWM_Green:PWMUDB:runmode_enable\ and \PWM_Green:PWMUDB:tc_i\));

\PWM_Green:PWMUDB:pwm1_i\ <= ((\PWM_Green:PWMUDB:runmode_enable\ and \PWM_Green:PWMUDB:cmp1_less\));

\PWM_Green:PWMUDB:pwm2_i\ <= ((\PWM_Green:PWMUDB:runmode_enable\ and \PWM_Green:PWMUDB:cmp2_less\));

\PWM_Blue:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Blue:PWMUDB:tc_i\);

\PWM_Blue:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Blue:PWMUDB:dith_count_1\ and \PWM_Blue:PWMUDB:tc_i\ and \PWM_Blue:PWMUDB:dith_count_0\)
	OR (not \PWM_Blue:PWMUDB:dith_count_0\ and \PWM_Blue:PWMUDB:dith_count_1\)
	OR (not \PWM_Blue:PWMUDB:tc_i\ and \PWM_Blue:PWMUDB:dith_count_1\));

\PWM_Blue:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Blue:PWMUDB:dith_count_0\ and \PWM_Blue:PWMUDB:tc_i\)
	OR (not \PWM_Blue:PWMUDB:tc_i\ and \PWM_Blue:PWMUDB:dith_count_0\));

\PWM_Blue:PWMUDB:cmp1_status\ <= ((not \PWM_Blue:PWMUDB:prevCompare1\ and \PWM_Blue:PWMUDB:cmp1_less\));

\PWM_Blue:PWMUDB:cmp2_status\ <= ((not \PWM_Blue:PWMUDB:prevCompare2\ and \PWM_Blue:PWMUDB:cmp2_less\));

\PWM_Blue:PWMUDB:status_2\ <= ((\PWM_Blue:PWMUDB:runmode_enable\ and \PWM_Blue:PWMUDB:tc_i\));

\PWM_Blue:PWMUDB:pwm1_i\ <= ((\PWM_Blue:PWMUDB:runmode_enable\ and \PWM_Blue:PWMUDB:cmp1_less\));

\PWM_Blue:PWMUDB:pwm2_i\ <= ((\PWM_Blue:PWMUDB:runmode_enable\ and \PWM_Blue:PWMUDB:cmp2_less\));

UART_LOG_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"721cd332-101c-4baf-8392-c2f062fce926",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_147,
		fb=>(tmpFB_0__UART_LOG_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__UART_LOG_Tx_net_0),
		siovref=>(tmpSIOVREF__UART_LOG_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UART_LOG_Tx_net_0);
UART_LOG_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ea34e17e-4bec-49d8-a85a-dd83a0bea6f6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>(zero),
		fb=>Net_152,
		analog=>(open),
		io=>(tmpIO_0__UART_LOG_Rx_net_0),
		siovref=>(tmpSIOVREF__UART_LOG_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__UART_LOG_Rx_net_0);
\UART_LOG:TXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_22);
\UART_LOG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b729de04-a9ff-4df6-b8b2-eb02eccf7020/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_LOG:Net_9\,
		dig_domain_out=>open);
\UART_LOG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_LOG:Net_9\,
		enable=>tmpOE__UART_LOG_Tx_net_0,
		clock_out=>\UART_LOG:BUART:clock_op\);
\UART_LOG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:tx_state_1\, \UART_LOG:BUART:tx_state_0\, \UART_LOG:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_LOG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_LOG:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_LOG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_LOG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_LOG:BUART:sc_out_7\, \UART_LOG:BUART:sc_out_6\, \UART_LOG:BUART:sc_out_5\, \UART_LOG:BUART:sc_out_4\,
			\UART_LOG:BUART:sc_out_3\, \UART_LOG:BUART:sc_out_2\, \UART_LOG:BUART:sc_out_1\, \UART_LOG:BUART:sc_out_0\));
\UART_LOG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_LOG:BUART:tx_fifo_notfull\,
			\UART_LOG:BUART:tx_status_2\, \UART_LOG:BUART:tx_fifo_empty\, \UART_LOG:BUART:tx_status_0\),
		interrupt=>Net_22);
\UART_LOG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:rx_state_1\, \UART_LOG:BUART:rx_state_0\, \UART_LOG:BUART:rx_bitclk_enable\),
		route_si=>\UART_LOG:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_LOG:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_LOG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_LOG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_LOG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_LOG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_LOG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_LOG:BUART:clock_op\,
		reset=>\UART_LOG:BUART:reset_reg\,
		load=>\UART_LOG:BUART:rx_counter_load\,
		enable=>tmpOE__UART_LOG_Tx_net_0,
		count=>(\UART_LOG:BUART:rx_count_6\, \UART_LOG:BUART:rx_count_5\, \UART_LOG:BUART:rx_count_4\, \UART_LOG:BUART:rx_count_3\,
			\UART_LOG:BUART:rx_count_2\, \UART_LOG:BUART:rx_count_1\, \UART_LOG:BUART:rx_count_0\),
		tc=>\UART_LOG:BUART:rx_count7_tc\);
\UART_LOG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, \UART_LOG:BUART:rx_status_5\, \UART_LOG:BUART:rx_status_4\, \UART_LOG:BUART:rx_status_3\,
			\UART_LOG:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_LOG:BUART:rx_interrupt_out\);
BUTTON_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a5f8180-4c8b-4ece-b0a2-3095f74ca6cb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_2_net_0),
		siovref=>(tmpSIOVREF__BUTTON_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_2_net_0);
BUTTON_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>(zero),
		fb=>Net_30,
		analog=>(open),
		io=>(tmpIO_0__BUTTON_1_net_0),
		siovref=>(tmpSIOVREF__BUTTON_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUTTON_1_net_0);
isr_BUTTON:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_33);
S7D_SegmentA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"de733a14-f259-4819-99f8-5ed732b6784c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_44,
		fb=>(tmpFB_0__S7D_SegmentA_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentA_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentA_net_0);
S7D_SegmentB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"656d8c72-3504-48a5-94f8-3ee85c34a6ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_28,
		fb=>(tmpFB_0__S7D_SegmentB_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentB_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentB_net_0);
S7D_SegmentC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eeb1fc7c-349a-470c-ad43-61887b454531",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_29,
		fb=>(tmpFB_0__S7D_SegmentC_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentC_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentC_net_0);
S7D_SegmentD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eddf3864-6954-4295-a3ea-fe2755cc7d27",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_91,
		fb=>(tmpFB_0__S7D_SegmentD_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentD_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentD_net_0);
S7D_SegmentE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a418d6f-b8b5-4504-92e4-c2b7a5451c30",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_90,
		fb=>(tmpFB_0__S7D_SegmentE_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentE_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentE_net_0);
S7D_SegmentF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6495826-b8d7-4ff9-a606-51c549ae30e1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_93,
		fb=>(tmpFB_0__S7D_SegmentF_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentF_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentF_net_0);
S7D_SegmentG:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb2f354b-7c53-4d5a-951e-ea947bb3f7ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_95,
		fb=>(tmpFB_0__S7D_SegmentG_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_SegmentG_net_0),
		siovref=>(tmpSIOVREF__S7D_SegmentG_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_SegmentG_net_0);
S7D_Select:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eada11e0-e1f7-4ccc-a3f5-8e223fbd057e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S7D_Select_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_Select_net_0),
		siovref=>(tmpSIOVREF__S7D_Select_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_Select_net_0);
S7D_Display:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6d66aa52-1fbb-4894-ba25-d0e60ca8fed7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S7D_Display_net_0),
		analog=>(open),
		io=>(tmpIO_0__S7D_Display_net_0),
		siovref=>(tmpSIOVREF__S7D_Display_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S7D_Display_net_0);
\S7D_ControlReg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\S7D_ControlReg:control_7\, Net_95, Net_93, Net_90,
			Net_91, Net_29, Net_28, Net_44));
\PWM_Red:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_63,
		enable=>tmpOE__UART_LOG_Tx_net_0,
		clock_out=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\);
\PWM_Red:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Red:PWMUDB:control_7\, \PWM_Red:PWMUDB:control_6\, \PWM_Red:PWMUDB:control_5\, \PWM_Red:PWMUDB:control_4\,
			\PWM_Red:PWMUDB:control_3\, \PWM_Red:PWMUDB:control_2\, \PWM_Red:PWMUDB:control_1\, \PWM_Red:PWMUDB:control_0\));
\PWM_Red:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Red:PWMUDB:status_5\, zero, \PWM_Red:PWMUDB:status_3\,
			\PWM_Red:PWMUDB:status_2\, \PWM_Red:PWMUDB:status_1\, \PWM_Red:PWMUDB:status_0\),
		interrupt=>\PWM_Red:Net_55\);
\PWM_Red:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Red:PWMUDB:tc_i\, \PWM_Red:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Red:PWMUDB:nc2\,
		cl0=>\PWM_Red:PWMUDB:nc3\,
		z0=>\PWM_Red:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Red:PWMUDB:nc4\,
		cl1=>\PWM_Red:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Red:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Red:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Red:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Red:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Red:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Red:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Red:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Red:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Red:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Red:PWMUDB:tc_i\, \PWM_Red:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Red:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Red:PWMUDB:cmp1_less\,
		z0=>\PWM_Red:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Red:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Red:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Red:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Red:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Red:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Red:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Red:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Red:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Red:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Red:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Red:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ab63a686-92dd-4bd0-ad0f-fb7fbe026f35",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_63,
		dig_domain_out=>open);
\PWM_Green:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_63,
		enable=>tmpOE__UART_LOG_Tx_net_0,
		clock_out=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\);
\PWM_Green:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Green:PWMUDB:control_7\, \PWM_Green:PWMUDB:control_6\, \PWM_Green:PWMUDB:control_5\, \PWM_Green:PWMUDB:control_4\,
			\PWM_Green:PWMUDB:control_3\, \PWM_Green:PWMUDB:control_2\, \PWM_Green:PWMUDB:control_1\, \PWM_Green:PWMUDB:control_0\));
\PWM_Green:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Green:PWMUDB:status_5\, zero, \PWM_Green:PWMUDB:status_3\,
			\PWM_Green:PWMUDB:status_2\, \PWM_Green:PWMUDB:status_1\, \PWM_Green:PWMUDB:status_0\),
		interrupt=>\PWM_Green:Net_55\);
\PWM_Green:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Green:PWMUDB:tc_i\, \PWM_Green:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Green:PWMUDB:nc2\,
		cl0=>\PWM_Green:PWMUDB:nc3\,
		z0=>\PWM_Green:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Green:PWMUDB:nc4\,
		cl1=>\PWM_Green:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Green:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Green:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Green:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Green:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Green:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Green:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Green:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Green:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Green:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Green:PWMUDB:tc_i\, \PWM_Green:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Green:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Green:PWMUDB:cmp1_less\,
		z0=>\PWM_Green:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Green:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Green:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Green:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Green:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Green:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Green:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Green:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Green:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Green:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Green:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Green:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Blue:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_63,
		enable=>tmpOE__UART_LOG_Tx_net_0,
		clock_out=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\);
\PWM_Blue:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Blue:PWMUDB:control_7\, \PWM_Blue:PWMUDB:control_6\, \PWM_Blue:PWMUDB:control_5\, \PWM_Blue:PWMUDB:control_4\,
			\PWM_Blue:PWMUDB:control_3\, \PWM_Blue:PWMUDB:control_2\, \PWM_Blue:PWMUDB:control_1\, \PWM_Blue:PWMUDB:control_0\));
\PWM_Blue:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Blue:PWMUDB:status_5\, zero, \PWM_Blue:PWMUDB:status_3\,
			\PWM_Blue:PWMUDB:status_2\, \PWM_Blue:PWMUDB:status_1\, \PWM_Blue:PWMUDB:status_0\),
		interrupt=>\PWM_Blue:Net_55\);
\PWM_Blue:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Blue:PWMUDB:tc_i\, \PWM_Blue:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Blue:PWMUDB:nc2\,
		cl0=>\PWM_Blue:PWMUDB:nc3\,
		z0=>\PWM_Blue:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Blue:PWMUDB:nc4\,
		cl1=>\PWM_Blue:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Blue:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Blue:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Blue:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Blue:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Blue:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Blue:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Blue:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Blue:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Blue:PWMUDB:tc_i\, \PWM_Blue:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Blue:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Blue:PWMUDB:cmp1_less\,
		z0=>\PWM_Blue:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Blue:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Blue:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Blue:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Blue:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Blue:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Blue:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Blue:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Blue:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Blue:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Blue:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Blue:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
RGB_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_159,
		fb=>(tmpFB_0__RGB_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_B_net_0),
		siovref=>(tmpSIOVREF__RGB_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_B_net_0);
RGB_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d0fb707-f816-4b9a-880b-c6c1a5b376ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_171,
		fb=>(tmpFB_0__RGB_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_G_net_0),
		siovref=>(tmpSIOVREF__RGB_G_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_G_net_0);
RGB_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39bfab11-72eb-4bb6-a6c6-429ad2de91be",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_172,
		fb=>(tmpFB_0__RGB_R_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_R_net_0),
		siovref=>(tmpSIOVREF__RGB_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_R_net_0);
LED_Red:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"92465d1b-cc87-4e0e-bf6d-d1a074f0fd87",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_276,
		fb=>(tmpFB_0__LED_Red_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Red_net_0),
		siovref=>(tmpSIOVREF__LED_Red_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Red_net_0);
LED_Green:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c5a81e9-346a-41e4-88f8-1367a4fa35a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_283,
		fb=>(tmpFB_0__LED_Green_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Green_net_0),
		siovref=>(tmpSIOVREF__LED_Green_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Green_net_0);
LED_Yellow:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"98bd32b3-3168-46a8-a629-2b1a9f9b4739",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__UART_LOG_Tx_net_0),
		y=>Net_287,
		fb=>(tmpFB_0__LED_Yellow_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Yellow_net_0),
		siovref=>(tmpSIOVREF__LED_Yellow_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__UART_LOG_Tx_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Yellow_net_0);
\UART_LOG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:reset_reg\);
\UART_LOG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:txn\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:txn\);
\UART_LOG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_1\);
\UART_LOG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_0\);
\UART_LOG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_2\);
Net_19:cy_dff
	PORT MAP(d=>Net_19D,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>Net_19);
\UART_LOG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_bitclk\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_bitclk\);
\UART_LOG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_ctrl_mark_last\);
\UART_LOG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_mark\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_mark\);
\UART_LOG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_parity_bit\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_parity_bit\);
\UART_LOG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_1\);
\UART_LOG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_0\);
\UART_LOG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_load_fifo\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_load_fifo\);
\UART_LOG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_3\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_3\);
\UART_LOG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_2\);
\UART_LOG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_bitclk_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_bitclk_enable\);
\UART_LOG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_stop1_reg\);
\UART_LOG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_1\);
\UART_LOG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_0\);
\UART_LOG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_status\);
\UART_LOG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_2\);
\UART_LOG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_3\);
\UART_LOG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_addr_match_status\);
\UART_LOG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_markspace_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_pre\);
\UART_LOG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_error_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_error_pre\);
\UART_LOG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_break_status\);
\UART_LOG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_address_detected\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_address_detected\);
\UART_LOG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_last\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_last\);
\UART_LOG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_bit\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_bit\);
\PWM_Red:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:min_kill_reg\);
\PWM_Red:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:prevCapture\);
\PWM_Red:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:trig_last\);
\PWM_Red:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:runmode_enable\);
\PWM_Red:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:sc_kill_tmp\);
\PWM_Red:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:ltch_kill_reg\);
\PWM_Red:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:dith_count_1\);
\PWM_Red:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:dith_count_0\);
\PWM_Red:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:cmp1_less\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:prevCompare1\);
\PWM_Red:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:cmp2_less\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:prevCompare2\);
\PWM_Red:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:status_0\);
\PWM_Red:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Red:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:status_1\);
\PWM_Red:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:status_5\);
\PWM_Red:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:pwm_i_reg\);
\PWM_Red:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:pwm1_i\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_172);
\PWM_Red:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:pwm2_i\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_276);
\PWM_Red:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Red:PWMUDB:status_2\,
		clk=>\PWM_Red:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Red:PWMUDB:tc_i_reg\);
\PWM_Green:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:min_kill_reg\);
\PWM_Green:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:prevCapture\);
\PWM_Green:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:trig_last\);
\PWM_Green:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:runmode_enable\);
\PWM_Green:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:sc_kill_tmp\);
\PWM_Green:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:ltch_kill_reg\);
\PWM_Green:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:dith_count_1\);
\PWM_Green:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:dith_count_0\);
\PWM_Green:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:cmp1_less\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:prevCompare1\);
\PWM_Green:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:cmp2_less\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:prevCompare2\);
\PWM_Green:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:status_0\);
\PWM_Green:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Green:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:status_1\);
\PWM_Green:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:status_5\);
\PWM_Green:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:pwm_i_reg\);
\PWM_Green:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:pwm1_i\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_171);
\PWM_Green:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:pwm2_i\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_283);
\PWM_Green:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Green:PWMUDB:status_2\,
		clk=>\PWM_Green:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Green:PWMUDB:tc_i_reg\);
\PWM_Blue:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:min_kill_reg\);
\PWM_Blue:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:prevCapture\);
\PWM_Blue:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:trig_last\);
\PWM_Blue:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Blue:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:runmode_enable\);
\PWM_Blue:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:sc_kill_tmp\);
\PWM_Blue:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__UART_LOG_Tx_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:ltch_kill_reg\);
\PWM_Blue:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Blue:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:dith_count_1\);
\PWM_Blue:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Blue:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:dith_count_0\);
\PWM_Blue:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:cmp1_less\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:prevCompare1\);
\PWM_Blue:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:cmp2_less\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:prevCompare2\);
\PWM_Blue:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Blue:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:status_0\);
\PWM_Blue:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Blue:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:status_1\);
\PWM_Blue:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:status_5\);
\PWM_Blue:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:pwm_i_reg\);
\PWM_Blue:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:pwm1_i\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_159);
\PWM_Blue:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:pwm2_i\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_287);
\PWM_Blue:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Blue:PWMUDB:status_2\,
		clk=>\PWM_Blue:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Blue:PWMUDB:tc_i_reg\);

END R_T_L;
