<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3342" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3342{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3342{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3342{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3342{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t5_3342{left:526px;bottom:1088px;letter-spacing:-0.14px;}
#t6_3342{left:764px;bottom:1088px;letter-spacing:-0.1px;word-spacing:-0.59px;}
#t7_3342{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t8_3342{left:649px;bottom:1078px;}
#t9_3342{left:664px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#ta_3342{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3342{left:69px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3342{left:69px;bottom:969px;letter-spacing:0.16px;}
#td_3342{left:150px;bottom:969px;letter-spacing:0.21px;word-spacing:0.04px;}
#te_3342{left:69px;bottom:944px;letter-spacing:-0.17px;word-spacing:-0.81px;}
#tf_3342{left:69px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_3342{left:69px;bottom:910px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#th_3342{left:69px;bottom:894px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#ti_3342{left:69px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tj_3342{left:69px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_3342{left:69px;bottom:836px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_3342{left:69px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3342{left:69px;bottom:751px;letter-spacing:0.16px;}
#tn_3342{left:150px;bottom:751px;letter-spacing:0.19px;word-spacing:0.01px;}
#to_3342{left:69px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_3342{left:69px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tq_3342{left:69px;bottom:684px;letter-spacing:-0.14px;}
#tr_3342{left:95px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3342{left:95px;bottom:668px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tt_3342{left:95px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3342{left:95px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tv_3342{left:69px;bottom:609px;letter-spacing:-0.14px;}
#tw_3342{left:95px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3342{left:95px;bottom:593px;letter-spacing:-0.17px;word-spacing:-1.28px;}
#ty_3342{left:95px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_3342{left:69px;bottom:551px;letter-spacing:-0.14px;}
#t10_3342{left:95px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3342{left:95px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t12_3342{left:95px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3342{left:69px;bottom:493px;letter-spacing:-0.14px;}
#t14_3342{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3342{left:95px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_3342{left:95px;bottom:460px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t17_3342{left:651px;bottom:466px;}
#t18_3342{left:665px;bottom:460px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t19_3342{left:95px;bottom:443px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1a_3342{left:69px;bottom:375px;letter-spacing:0.16px;}
#t1b_3342{left:150px;bottom:375px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t1c_3342{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1d_3342{left:69px;bottom:333px;letter-spacing:-0.14px;word-spacing:-1px;}
#t1e_3342{left:69px;bottom:316px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1f_3342{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1g_3342{left:69px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t1h_3342{left:69px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3342{left:69px;bottom:241px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1j_3342{left:69px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3342{left:69px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_3342{left:69px;bottom:149px;letter-spacing:0.13px;}
#t1m_3342{left:151px;bottom:149px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1n_3342{left:69px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1o_3342{left:69px;bottom:108px;letter-spacing:-0.14px;word-spacing:-0.93px;}

.s1_3342{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3342{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3342{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3342{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s5_3342{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3342{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3342{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3342" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3342Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3342" style="-webkit-user-select: none;"><object width="935" height="1210" data="3342/3342.svg" type="image/svg+xml" id="pdf3342" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3342" class="t s1_3342">10-8 </span><span id="t2_3342" class="t s1_3342">Vol. 3A </span>
<span id="t3_3342" class="t s2_3342">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3342" class="t s3_3342">Lists of available performance-monitoring events can be found at: </span><span id="t5_3342" class="t s4_3342">https://perfmon-events.intel.com/ </span><span id="t6_3342" class="t s3_3342">, and lists of </span>
<span id="t7_3342" class="t s3_3342">available MSRs are given in Chapter 2, “Model-Specific Registers (MSRs)‚” in the Intel </span>
<span id="t8_3342" class="t s5_3342">® </span>
<span id="t9_3342" class="t s3_3342">64 and IA-32 Architectures </span>
<span id="ta_3342" class="t s3_3342">Software Developer’s Manual, Volume 4. The references earlier in this section show where the functions of the </span>
<span id="tb_3342" class="t s3_3342">various groups of MSRs are described in this manual. </span>
<span id="tc_3342" class="t s6_3342">10.5 </span><span id="td_3342" class="t s6_3342">MEMORY TYPE RANGE REGISTERS (MTRRS) </span>
<span id="te_3342" class="t s3_3342">Memory type range registers (MTRRs) were introduced into the IA-32 architecture with the Pentium Pro processor. </span>
<span id="tf_3342" class="t s3_3342">They allow the type of caching (or no caching) to be specified in system memory for selected physical address </span>
<span id="tg_3342" class="t s3_3342">ranges. They allow memory accesses to be optimized for various types of memory such as RAM, ROM, frame buffer </span>
<span id="th_3342" class="t s3_3342">memory, and memory-mapped I/O devices. </span>
<span id="ti_3342" class="t s3_3342">In general, initializing the MTRRs is normally handled by the software initialization code or BIOS and is not an oper- </span>
<span id="tj_3342" class="t s3_3342">ating system or executive function. At the very least, all the MTRRs must be cleared to 0, which selects the </span>
<span id="tk_3342" class="t s3_3342">uncached (UC) memory type. See Section 12.11, “Memory Type Range Registers (MTRRs),” for detailed informa- </span>
<span id="tl_3342" class="t s3_3342">tion on the MTRRs. </span>
<span id="tm_3342" class="t s6_3342">10.6 </span><span id="tn_3342" class="t s6_3342">INITIALIZING SSE/SSE2/SSE3/SSSE3 EXTENSIONS </span>
<span id="to_3342" class="t s3_3342">For processors that contain SSE/SSE2/SSE3/SSSE3 extensions, steps must be taken when initializing the </span>
<span id="tp_3342" class="t s3_3342">processor to allow execution of these instructions. </span>
<span id="tq_3342" class="t s3_3342">1. </span><span id="tr_3342" class="t s3_3342">Check the CPUID feature flags for the presence of the SSE/SSE2/SSE3/SSSE3 extensions (respectively: EDX </span>
<span id="ts_3342" class="t s3_3342">bits 25 and 26, ECX bit 0 and 9) and support for the FXSAVE and FXRSTOR instructions (EDX bit 24). Also check </span>
<span id="tt_3342" class="t s3_3342">for support for the CLFLUSH instruction (EDX bit 19). The CPUID feature flags are loaded in the EDX and ECX </span>
<span id="tu_3342" class="t s3_3342">registers when the CPUID instruction is executed with a 1 in the EAX register. </span>
<span id="tv_3342" class="t s3_3342">2. </span><span id="tw_3342" class="t s3_3342">Set the OSFXSR flag (bit 9 in control register CR4) to indicate that the operating system supports saving and </span>
<span id="tx_3342" class="t s3_3342">restoring the SSE/SSE2/SSE3/SSSE3 execution environment (XMM and MXCSR registers) with the FXSAVE and </span>
<span id="ty_3342" class="t s3_3342">FXRSTOR instructions, respectively. See Section 2.5, “Control Registers,” for a description of the OSFXSR flag. </span>
<span id="tz_3342" class="t s3_3342">3. </span><span id="t10_3342" class="t s3_3342">Set the OSXMMEXCPT flag (bit 10 in control register CR4) to indicate that the operating system supports the </span>
<span id="t11_3342" class="t s3_3342">handling of SSE/SSE2/SSE3 SIMD floating-point exceptions (#XM). See Section 2.5, “Control Registers,” for a </span>
<span id="t12_3342" class="t s3_3342">description of the OSXMMEXCPT flag. </span>
<span id="t13_3342" class="t s3_3342">4. </span><span id="t14_3342" class="t s3_3342">Set the mask bits and flags in the MXCSR register according to the mode of operation desired for </span>
<span id="t15_3342" class="t s3_3342">SSE/SSE2/SSE3 SIMD floating-point instructions. See “MXCSR Control and Status Register” in Chapter 10, </span>
<span id="t16_3342" class="t s3_3342">“Programming with Intel® Streaming SIMD Extensions (Intel® SSE),” of the Intel </span>
<span id="t17_3342" class="t s5_3342">® </span>
<span id="t18_3342" class="t s3_3342">64 and IA-32 Architectures </span>
<span id="t19_3342" class="t s3_3342">Software Developer’s Manual, Volume 1, for a detailed description of the bits and flags in the MXCSR register. </span>
<span id="t1a_3342" class="t s6_3342">10.7 </span><span id="t1b_3342" class="t s6_3342">SOFTWARE INITIALIZATION FOR REAL-ADDRESS MODE OPERATION </span>
<span id="t1c_3342" class="t s3_3342">Following a hardware reset (either through a power-up or the assertion of the RESET# pin) the processor is placed </span>
<span id="t1d_3342" class="t s3_3342">in real-address mode and begins executing software initialization code from physical address FFFFFFF0H. Software </span>
<span id="t1e_3342" class="t s3_3342">initialization code must first set up the necessary data structures for handling basic system functions, such as a </span>
<span id="t1f_3342" class="t s3_3342">real-mode IDT for handling interrupts and exceptions. If the processor is to remain in real-address mode, software </span>
<span id="t1g_3342" class="t s3_3342">must then load additional operating-system or executive code modules and data structures to allow reliable execu- </span>
<span id="t1h_3342" class="t s3_3342">tion of application programs in real-address mode. </span>
<span id="t1i_3342" class="t s3_3342">If the processor is going to operate in protected mode, software must load the necessary data structures to operate </span>
<span id="t1j_3342" class="t s3_3342">in protected mode and then switch to protected mode. The protected-mode data structures that must be loaded </span>
<span id="t1k_3342" class="t s3_3342">are described in Section 10.8, “Software Initialization for Protected-Mode Operation.” </span>
<span id="t1l_3342" class="t s7_3342">10.7.1 </span><span id="t1m_3342" class="t s7_3342">Real-Address Mode IDT </span>
<span id="t1n_3342" class="t s3_3342">In real-address mode, the only system data structure that must be loaded into memory is the IDT (also called the </span>
<span id="t1o_3342" class="t s3_3342">“interrupt vector table”). By default, the address of the base of the IDT is physical address 0H. This address can be </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
