// Seed: 156905580
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  string id_3;
  assign id_3 = "";
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output supply0 module_1,
    input tri id_3,
    output tri0 id_4,
    output wand id_5,
    output wor id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.type_4 = "";
endmodule
module module_2 (
    input uwire id_0,
    input tri   id_1
    , id_3
);
  always @(1 == id_0 or posedge id_1) begin : LABEL_0
    id_3 <= 1'b0;
  end
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
