


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                                uC/CPU
    3 00000000         ;                                    CPU CONFIGURATION &
                        PORT LAYER
    4 00000000         ;
    5 00000000         ;                          (c) Copyright 2004-2011; Micr
                       ium, Inc.; Weston, FL
    6 00000000         ;
    7 00000000         ;               All rights reserved.  Protected by inter
                       national copyright laws.
    8 00000000         ;
    9 00000000         ;               uC/CPU is provided in source form to reg
                       istered licensees ONLY.  It is 
   10 00000000         ;               illegal to distribute this source code t
                       o any third party unless you receive 
   11 00000000         ;               written permission by an authorized Micr
                       ium representative.  Knowledge of 
   12 00000000         ;               the source code may NOT be used to devel
                       op a similar product.
   13 00000000         ;
   14 00000000         ;               Please help us continue to provide the E
                       mbedded community with the finest 
   15 00000000         ;               software available.  Your honesty is gre
                       atly appreciated.
   16 00000000         ;
   17 00000000         ;               You can contact us at www.micrium.com.
   18 00000000         ;*******************************************************
                       *************************************************
   19 00000000         
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         ;
   22 00000000         ;                                            CPU PORT FI
                       LE
   23 00000000         ;
   24 00000000         ;                                            ARM-Cortex-
                       M3
   25 00000000         ;                                      RealView Developm
                       ent Suite
   26 00000000         ;                            RealView Microcontroller De
                       velopment Kit (MDK)
   27 00000000         ;                                       ARM Developer Su
                       ite (ADS)
   28 00000000         ;                                            Keil uVisio
                       n
   29 00000000         ;
   30 00000000         ; Filename      : cpu_a.asm
   31 00000000         ; Version       : V1.29.01.00
   32 00000000         ; Programmer(s) : BAN
   33 00000000         ;*******************************************************
                       *************************************************
   34 00000000         
   35 00000000         
   36 00000000         ;*******************************************************
                       *************************************************
   37 00000000         ;                                           PUBLIC FUNCT
                       IONS
   38 00000000         ;*******************************************************



ARM Macro Assembler    Page 2 


                       *************************************************
   39 00000000         
   40 00000000                 EXPORT           CPU_IntDis
   41 00000000                 EXPORT           CPU_IntEn
   42 00000000         
   43 00000000                 EXPORT           CPU_SR_Save
   44 00000000                 EXPORT           CPU_SR_Restore
   45 00000000         
   46 00000000                 EXPORT           CPU_WaitForInt
   47 00000000                 EXPORT           CPU_WaitForExcept
   48 00000000         
   49 00000000         
   50 00000000                 EXPORT           CPU_CntLeadZeros
   51 00000000                 EXPORT           CPU_CntTrailZeros
   52 00000000                 EXPORT           CPU_RevBits
   53 00000000         
   54 00000000                 EXPORT           CPU_NonPrivileged
   55 00000000         
   56 00000000         ;*******************************************************
                       *************************************************
   57 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   58 00000000         ;*******************************************************
                       *************************************************
   59 00000000         
   60 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   61 00000000                 THUMB
   62 00000000                 REQUIRE8
   63 00000000                 PRESERVE8
   64 00000000         
   65 00000000         
   66 00000000         ;$PAGE
   67 00000000         ;*******************************************************
                       *************************************************
   68 00000000         ;                                    DISABLE and ENABLE 
                       INTERRUPTS
   69 00000000         ;
   70 00000000         ; Description : Disable/Enable interrupts.
   71 00000000         ;
   72 00000000         ; Prototypes  : void  CPU_IntDis(void);
   73 00000000         ;               void  CPU_IntEn (void);
   74 00000000         ;*******************************************************
                       *************************************************
   75 00000000         
   76 00000000         CPU_IntDis
   77 00000000 B672            CPSID            I
   78 00000002 4770            BX               LR
   79 00000004         
   80 00000004         
   81 00000004         CPU_IntEn
   82 00000004 B662            CPSIE            I
   83 00000006 4770            BX               LR
   84 00000008         
   85 00000008         
   86 00000008         ;*******************************************************
                       *************************************************
   87 00000008         ;                                      CRITICAL SECTION 
                       FUNCTIONS



ARM Macro Assembler    Page 3 


   88 00000008         ;
   89 00000008         ; Description : Disable/Enable interrupts by preserving 
                       the state of interrupts.  Generally speaking, the
   90 00000008         ;               state of the interrupt disable flag is s
                       tored in the local variable 'cpu_sr' & interrupts
   91 00000008         ;               are then disabled ('cpu_sr' is allocated
                        in all functions that need to disable interrupts).
   92 00000008         ;               The previous interrupt state is restored
                        by copying 'cpu_sr' into the CPU's status register.
   93 00000008         ;
   94 00000008         ; Prototypes  : CPU_SR  CPU_SR_Save   (void);
   95 00000008         ;               void    CPU_SR_Restore(CPU_SR  cpu_sr);
   96 00000008         ;
   97 00000008         ; Note(s)     : (1) These functions are used in general 
                       like this :
   98 00000008         ;
   99 00000008         ;                       void  Task (void  *p_arg)
  100 00000008         ;                       {
  101 00000008         ;                           CPU_SR_ALLOC();             
                               /* Allocate storage for CPU status register */
  102 00000008         ;                               :
  103 00000008         ;                               :
  104 00000008         ;                           CPU_CRITICAL_ENTER();       
                               /* cpu_sr = CPU_SR_Save();                  */
  105 00000008         ;                               :
  106 00000008         ;                               :
  107 00000008         ;                           CPU_CRITICAL_EXIT();        
                               /* CPU_SR_Restore(cpu_sr);                  */
  108 00000008         ;                               :
  109 00000008         ;                       }
  110 00000008         ;*******************************************************
                       *************************************************
  111 00000008         
  112 00000008         CPU_SR_Save
  113 00000008 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
  114 0000000C B672            CPSID            I
  115 0000000E 4770            BX               LR
  116 00000010         
  117 00000010         
  118 00000010         CPU_SR_Restore                       ; See Note #2.
  119 00000010 F380 8810       MSR              PRIMASK, R0
  120 00000014 4770            BX               LR
  121 00000016         
  122 00000016         
  123 00000016         ;$PAGE
  124 00000016         ;*******************************************************
                       *************************************************
  125 00000016         ;                                         WAIT FOR INTER
                       RUPT
  126 00000016         ;
  127 00000016         ; Description : Enters sleep state, which will be exited
                        when an interrupt is received.
  128 00000016         ;
  129 00000016         ; Prototypes  : void  CPU_WaitForInt (void)
  130 00000016         ;
  131 00000016         ; Argument(s) : none.
  132 00000016         ;*******************************************************



ARM Macro Assembler    Page 4 


                       *************************************************
  133 00000016         
  134 00000016         CPU_WaitForInt
  135 00000016 BF30            WFI                          ; Wait for interrup
                                                            t
  136 00000018 4770            BX               LR
  137 0000001A         
  138 0000001A         
  139 0000001A         ;*******************************************************
                       *************************************************
  140 0000001A         ;                                         WAIT FOR EXCEP
                       TION
  141 0000001A         ;
  142 0000001A         ; Description : Enters sleep state, which will be exited
                        when an exception is received.
  143 0000001A         ;
  144 0000001A         ; Prototypes  : void  CPU_WaitForExcept (void)
  145 0000001A         ;
  146 0000001A         ; Argument(s) : none.
  147 0000001A         ;*******************************************************
                       *************************************************
  148 0000001A         
  149 0000001A         CPU_WaitForExcept
  150 0000001A BF20            WFE                          ; Wait for exceptio
                                                            n
  151 0000001C 4770            BX               LR
  152 0000001E         
  153 0000001E         
  154 0000001E         ;$PAGE
  155 0000001E         ;*******************************************************
                       *************************************************
  156 0000001E         ;                                         CPU_CntLeadZer
                       os()
  157 0000001E         ;                                        COUNT LEADING Z
                       EROS
  158 0000001E         ;
  159 0000001E         ; Description : Counts the number of contiguous, most-si
                       gnificant, leading zero bits before the 
  160 0000001E         ;                   first binary one bit in a data value
                       .
  161 0000001E         ;
  162 0000001E         ; Prototype   : CPU_DATA  CPU_CntLeadZeros(CPU_DATA  val
                       );
  163 0000001E         ;
  164 0000001E         ; Argument(s) : val         Data value to count leading 
                       zero bits.
  165 0000001E         ;
  166 0000001E         ; Return(s)   : Number of contiguous, most-significant, 
                       leading zero bits in 'val'.
  167 0000001E         ;
  168 0000001E         ; Caller(s)   : Application.
  169 0000001E         ;
  170 0000001E         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application 
  171 0000001E         ;               function(s).
  172 0000001E         ;
  173 0000001E         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h  
  174 0000001E         ;                       CPU WORD CONFIGURATION  Note #1'



ARM Macro Assembler    Page 5 


                       ).
  175 0000001E         ;
  176 0000001E         ;                   (b) For 32-bit values :
  177 0000001E         ;
  178 0000001E         ;                             b31  b30  b29  ...  b04  b
                       03  b02  b01  b00    # Leading Zeros
  179 0000001E         ;                             ---  ---  ---       ---  -
                       --  ---  ---  ---    ---------------
  180 0000001E         ;                              1    x    x         x    
                       x    x    x    x            0
  181 0000001E         ;                              0    1    x         x    
                       x    x    x    x            1
  182 0000001E         ;                              0    0    1         x    
                       x    x    x    x            2
  183 0000001E         ;                              :    :    :         :    
                       :    :    :    :            :
  184 0000001E         ;                              :    :    :         :    
                       :    :    :    :            :
  185 0000001E         ;                              0    0    0         1    
                       x    x    x    x           27
  186 0000001E         ;                              0    0    0         0    
                       1    x    x    x           28
  187 0000001E         ;                              0    0    0         0    
                       0    1    x    x           29
  188 0000001E         ;                              0    0    0         0    
                       0    0    1    x           30
  189 0000001E         ;                              0    0    0         0    
                       0    0    0    1           31
  190 0000001E         ;                              0    0    0         0    
                       0    0    0    0           32
  191 0000001E         ;
  192 0000001E         ;
  193 0000001E         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_LEAD_ZEROS_ASM_PRESENT is 
  194 0000001E         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  195 0000001E         ;*******************************************************
                       *************************************************
  196 0000001E         
  197 0000001E         CPU_CntLeadZeros
  198 0000001E FAB0 F080       CLZ              R0, R0      ; Count leading zer
                                                            os
  199 00000022 4770            BX               LR
  200 00000024         
  201 00000024         
  202 00000024         ;$PAGE
  203 00000024         ;*******************************************************
                       *************************************************
  204 00000024         ;                                         CPU_CntTrailZe
                       ros()
  205 00000024         ;                                        COUNT TRAILING 
                       ZEROS
  206 00000024         ;
  207 00000024         ; Description : Counts the number of contiguous, least-s
                       ignificant, trailing zero bits before the 
  208 00000024         ;                   first binary one bit in a data value
                       .
  209 00000024         ;
  210 00000024         ; Prototype   : CPU_DATA  CPU_CntTrailZeros(CPU_DATA  va



ARM Macro Assembler    Page 6 


                       l);
  211 00000024         ;
  212 00000024         ; Argument(s) : val         Data value to count trailing
                        zero bits.
  213 00000024         ;
  214 00000024         ; Return(s)   : Number of contiguous, least-significant,
                        trailing zero bits in 'val'.
  215 00000024         ;
  216 00000024         ; Caller(s)   : Application.
  217 00000024         ;
  218 00000024         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application 
  219 00000024         ;               function(s).
  220 00000024         ;
  221 00000024         ; Note(s)     : (1) (a) Supports 32-bit data value size 
                       as configured by 'CPU_DATA' (see 'cpu.h  
  222 00000024         ;                       CPU WORD CONFIGURATION  Note #1'
                       ).
  223 00000024         ;
  224 00000024         ;                   (b) For 32-bit values :
  225 00000024         ;
  226 00000024         ;                             b31  b30  b29  b28  b27  .
                       ..  b02  b01  b00    # Trailing Zeros
  227 00000024         ;                             ---  ---  ---  ---  ---   
                           ---  ---  ---    ----------------
  228 00000024         ;                              x    x    x    x    x    
                            x    x    1            0
  229 00000024         ;                              x    x    x    x    x    
                            x    1    0            1
  230 00000024         ;                              x    x    x    x    x    
                            1    0    0            2
  231 00000024         ;                              :    :    :    :    :    
                            :    :    :            :
  232 00000024         ;                              :    :    :    :    :    
                            :    :    :            :
  233 00000024         ;                              x    x    x    x    1    
                            0    0    0           27
  234 00000024         ;                              x    x    x    1    0    
                            0    0    0           28
  235 00000024         ;                              x    x    1    0    0    
                            0    0    0           29
  236 00000024         ;                              x    1    0    0    0    
                            0    0    0           30
  237 00000024         ;                              1    0    0    0    0    
                            0    0    0           31
  238 00000024         ;                              0    0    0    0    0    
                            0    0    0           32
  239 00000024         ;
  240 00000024         ;
  241 00000024         ;               (2) MUST be defined in 'cpu_a.asm' (or '
                       cpu_c.c') if CPU_CFG_TRAIL_ZEROS_ASM_PRESENT is 
  242 00000024         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  243 00000024         ;*******************************************************
                       *************************************************
  244 00000024         
  245 00000024         CPU_CntTrailZeros
  246 00000024 FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  247 00000028 FAB0 F080       CLZ              R0, R0      ; Count trailing ze



ARM Macro Assembler    Page 7 


                                                            ros
  248 0000002C 4770            BX               LR
  249 0000002E         
  250 0000002E         
  251 0000002E         ;$PAGE
  252 0000002E         ;*******************************************************
                       *************************************************
  253 0000002E         ;                                            CPU_RevBits
                       ()
  254 0000002E         ;                                            REVERSE BIT
                       S
  255 0000002E         ;
  256 0000002E         ; Description : Reverses the bits in a data value.
  257 0000002E         ;
  258 0000002E         ; Prototypes  : CPU_DATA  CPU_RevBits(CPU_DATA  val);
  259 0000002E         ;
  260 0000002E         ; Argument(s) : val         Data value to reverse bits.
  261 0000002E         ;
  262 0000002E         ; Return(s)   : Value with all bits in 'val' reversed (s
                       ee Note #1).
  263 0000002E         ;
  264 0000002E         ; Caller(s)   : Application.
  265 0000002E         ;
  266 0000002E         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application function(s).
  267 0000002E         ;
  268 0000002E         ; Note(s)     : (1) The final, reversed data value for '
                       val' is such that :
  269 0000002E         ;
  270 0000002E         ;                       'val's final bit  0       =  'va
                       l's original bit  N
  271 0000002E         ;                       'val's final bit  1       =  'va
                       l's original bit (N - 1)
  272 0000002E         ;                       'val's final bit  2       =  'va
                       l's original bit (N - 2)
  273 0000002E         ;
  274 0000002E         ;                               ...                     
                             ...
  275 0000002E         ;
  276 0000002E         ;                       'val's final bit (N - 2)  =  'va
                       l's original bit  2
  277 0000002E         ;                       'val's final bit (N - 1)  =  'va
                       l's original bit  1
  278 0000002E         ;                       'val's final bit  N       =  'va
                       l's original bit  0
  279 0000002E         ;*******************************************************
                       *************************************************
  280 0000002E         
  281 0000002E         CPU_RevBits
  282 0000002E FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  283 00000032 4770            BX               LR
  284 00000034         
  285 00000034         
  286 00000034         CPU_NonPrivileged
  287 00000034 F3EF 8014       MRS              r0,CONTROL
  288 00000038 F040 0001       ORR              r0, r0, #0x01
  289 0000003C F380 8814       MSR              CONTROL,r0
  290 00000040 4770            BX               LR
  291 00000042         



ARM Macro Assembler    Page 8 


  292 00000042         
  293 00000042         
  294 00000042         ;$PAGE
  295 00000042         ;*******************************************************
                       *************************************************
  296 00000042         ;                                     CPU ASSEMBLY PORT 
                       FILE END
  297 00000042         ;*******************************************************
                       *************************************************
  298 00000042         
  299 00000042                 END
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=..\..\ou
tput\cpu_a.d -o..\..\output\cpu_a.o -I..\..\source\include -I..\..\source\inclu
de\os_base -I..\..\source\include\os_core -I..\..\source\include\os_core\schedu
le -I..\..\source\include\os_cpu -I..\..\source\include\os_cpu\bsp -I..\..\sour
ce\include\shell -I..\..\source\include\os_lib -I..\..\source\main -I..\..\sour
ce\src\CMSIS\startup -I..\..\source\src\CMSIS -I..\..\source\src\FWlib\inc -I..
\..\source\src\FWlib\src -I..\..\source\src\user\OS_CORE -I..\..\source\src\use
r\OS_CORE\schedule -I..\..\source\src\user\OS_CPU -I..\..\source\src\user\OS_CP
U\bsp -I..\..\source\src\user\OS_LIB -I..\..\source\src\user\shell -I..\..\sour
ce\include\os_core -IF:\ARM\RV31\INC -IF:\ARM\PACK\ARM\CMSIS\4.1.0\CMSIS\Includ
e -IF:\ARM\PACK\Keil\STM32F1xx_DFP\1.0.5\Device\Include --list=..\..\listing\cp
u_a.lst ..\..\source\src\user\OS_CPU\CPU_A.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 60 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      None
Comment: .text unused
CPU_CntLeadZeros 0000001E

Symbol: CPU_CntLeadZeros
   Definitions
      At line 197 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 50 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_CntLeadZeros used once
CPU_CntTrailZeros 00000024

Symbol: CPU_CntTrailZeros
   Definitions
      At line 245 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 51 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_CntTrailZeros used once
CPU_IntDis 00000000

Symbol: CPU_IntDis
   Definitions
      At line 76 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 40 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_IntDis used once
CPU_IntEn 00000004

Symbol: CPU_IntEn
   Definitions
      At line 81 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 41 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_IntEn used once
CPU_NonPrivileged 00000034

Symbol: CPU_NonPrivileged
   Definitions
      At line 286 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 54 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_NonPrivileged used once
CPU_RevBits 0000002E

Symbol: CPU_RevBits
   Definitions
      At line 281 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 52 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_RevBits used once
CPU_SR_Restore 00000010

Symbol: CPU_SR_Restore



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 118 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 44 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_SR_Restore used once
CPU_SR_Save 00000008

Symbol: CPU_SR_Save
   Definitions
      At line 112 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 43 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_SR_Save used once
CPU_WaitForExcept 0000001A

Symbol: CPU_WaitForExcept
   Definitions
      At line 149 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 47 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_WaitForExcept used once
CPU_WaitForInt 00000016

Symbol: CPU_WaitForInt
   Definitions
      At line 134 in file ..\..\source\src\user\OS_CPU\CPU_A.s
   Uses
      At line 46 in file ..\..\source\src\user\OS_CPU\CPU_A.s
Comment: CPU_WaitForInt used once
11 symbols
341 symbols in table
