// Seed: 37574497
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  assign id_3 = 1;
  tri0 id_5;
  assign id_5 = 1;
  assign module_1.id_5 = 0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_5;
  wire id_6;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 < id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_7
  );
endmodule
