#ifndef _STM32F10X_H_
#define _STM32F10X_H_

typedef unsigned int uint32_t;
typedef unsigned short uint16_t;

// å¯„å­˜å™¨åœ°å€
// #define RCC_APB2ENR *(unsigned int *)0x40021018
// #define GPIOC_CRH *(unsigned int *)0x40011004
// #define GPIOC_ODR *(unsigned int *)0x4001100C

// æ€»çº¿åŸºåœ°å€
#define PERIPH_BASE ((unsigned int)0x40000000)
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000)
#define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000)
/* ğŸ‘†AHB åŸºåœ°å€ä» 0x00020000å¼€å§‹
 * ä»åº“å‡½æ•°çš„ stm32f10x.h æŸ¥è¡¨å¯ä»¥çœ‹åˆ°ï¼ŒSDIO_BASE å•ç‹¬è®¾ç½®ä¸ºä» 0x00018000 å¼€å§‹
 */

// æ ¹æ®æ€»çº¿å¾—åˆ°çš„ GPIOC çš„å¯„å­˜å™¨åŸºåœ°å€
#define GPIOC_BASE (APB2PERIPH_BASE + 0x00001000)

// GPIOC å„ä¸ªå¯„å­˜å™¨ï¼ˆä»åœ°å€ä¸­å–å‡ºï¼‰
#define GPIOC_CRL *(unsigned int *)(GPIOC_BASE + 0x00)
#define GPIOC_CRH *(unsigned int *)(GPIOC_BASE + 0x04)
#define GPIOC_IDR *(unsigned int *)(GPIOC_BASE + 0x08)
#define GPIOC_ODR *(unsigned int *)(GPIOC_BASE + 0x0C)
#define GPIOC_BSRR *(unsigned int *)(GPIOC_BASE + 0x10)
#define GPIOC_BRR *(unsigned int *)(GPIOC_BASE + 0x14)
#define GPIOC_LCKR *(unsigned int *)(GPIOC_BASE + 0x18)

// RCC å¤ä½å’Œæ—¶é’Ÿæ§åˆ¶
#define RCC_BASE (AHBPERIPH_BASE + 0x1000)
#define RCC_APB2ENR *(unsigned int *)(RCC_BASE + 0x18)

/**
 * @brief GPIO å¯„å­˜å™¨å¯¹åº”çš„ç»“æ„ä½“
 *        ç»“æ„ä½“æˆå‘˜ä¸º GPIO ç›¸å…³çš„å„ç§å¯„å­˜å™¨
 *
 */
typedef struct
{
    uint32_t CRL;
    uint32_t CRH;
    uint32_t IDR;
    uint32_t ODR;
    uint32_t BSRR;
    uint32_t BRR;
    uint32_t LCKR;
} GPIO_TypeDef;

#define GPIOC ((GPIO_TypeDef *)GPIOC_BASE)

/**
 * @brief RCC å¤ä½å’Œæ—¶é’Ÿæ§åˆ¶å¯„å­˜å™¨å¯¹åº”çš„ç»“æ„ä½“
 *        ç»“æ„ä½“æˆå‘˜ä¸º RCC ç›¸å…³çš„å„ç§å¯„å­˜å™¨
 *
 */
typedef struct
{
    uint32_t CR;
    uint32_t CFGR;
    uint32_t CIR;
    uint32_t APB2RSTR;
    uint32_t APB1RSTR;
    uint32_t AHBENR;
    uint32_t APB2ENR;
    uint32_t APB1ENR;
    uint32_t BDCR;
    uint32_t CSR;
} RCC_TypeDef;

#define RCC ((RCC_TypeDef *)RCC_BASE)

#endif
