$date
	Sun Oct 23 00:31:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#888457
b1100 !
1"
#888458
b1100 &
b1100 %
1$
#888459
0"
#888462
b110 &
b110 %
#888466
b11 &
b11 %
#888470
b1010 &
b1010 %
#888474
b101 &
b101 %
#888478
b10000 &
b10000 %
#888482
b1000 &
b1000 %
#888486
b100 &
b100 %
#888490
b10 &
b10 %
#888494
b1 &
1#
b1 %
#888498
b0 &
b0 %
0#
0$
#1903277
b11010 !
1"
#1903278
b11010 &
b11010 %
1$
#1903279
0"
#1903282
b1101 &
b1101 %
#1903286
b101000 &
b101000 %
#1903290
b10100 &
b10100 %
#1903294
b1010 &
b1010 %
#1903298
b101 &
b101 %
#1903302
b10000 &
b10000 %
#1903306
b1000 &
b1000 %
#1903310
b100 &
b100 %
#1903314
b10 &
b10 %
#1903318
b1 &
1#
b1 %
#1903322
b0 &
b0 %
0#
0$
#2840395
b1011 !
1"
#2840398
b1011 &
b1011 %
1$
#2840399
0"
#2840402
b100010 &
b100010 %
#2840406
b10001 &
b10001 %
#2840410
b110100 &
b110100 %
#2840414
b11010 &
b11010 %
#2840418
b1101 &
b1101 %
#2840422
b101000 &
b101000 %
#2840426
b10100 &
b10100 %
#2840430
b1010 &
b1010 %
#2840434
b101 &
b101 %
#2840438
b10000 &
b10000 %
#2840442
b1000 &
b1000 %
#2840446
b100 &
b100 %
#2840450
b10 &
b10 %
#2840454
b1 &
1#
b1 %
#2840458
b0 &
b0 %
0#
0$
#4500012
