SIMLOG:: Cycle           4 PC: 00000000 I: 0000c101 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000000 I: 0000c202 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000000 I: 0000e94c R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000000 I: 00006304 R: 0   0 00000000 M: 0 0 00000001 00000000
SIMLOG:: Cycle           8 PC: 00000002 I: 00006304 R: 1   1 00000001 M: 0 0 00000002 00000000
SIMLOG:: Cycle           9 PC: 00000004 I: 00006304 R: 1   2 00000002 M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          10 PC: 0000ffff I: 00006304 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          11 PC: 0000ffff I: 00000800 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          12 PC: 0000ffff I: 00000800 R: 0   7 0000ffff M: 0 0 00000001 00000002
SIMLOG:: Cycle          13 PC: 00000006 I: 00000800 R: 1   3 00000001 M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          14 PC: 0000ffff I: 00000800 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          15 PC: 0000ffff I: 00000800 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          16 PC: 0000ffff I: 00000800 R: 0   7 0000ffff M: 0 0 00000000 00000000
SIMLOG:: Cycle          17 PC: 00000008 I: 00000800 R: 0   1 00000000 M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          18 PC: 00000008 I: 0000da30 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          19 PC: 00000008 I: 00000000 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          20 PC: 00000008 I: 00000000 R: 0   7 0000ffff M: 0 0 0000ffff 0000ffff
SIMLOG:: Cycle          21 PC: 00000008 I: 00000000 R: 0   7 0000ffff M: 0 0 00000003 00000001
SIMLOG:: Cycle          22 PC: 0000000a I: 00000000 R: 1   4 00000003 M: 0 0 00000000 00000000
SIMLOG:: Cycle          23 PC: 0000000c I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          23

SIMLOG:: inst_count           5

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

