digraph "CFG for '_Z14ScaleDownDensePfS_iiii' function" {
	label="CFG for '_Z14ScaleDownDensePfS_iiii' function";

	Node0x54a4d30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = shl i32 %9, 6\l  %11 = add i32 %10, %7\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = shl i32 %12, 4\l  %14 = add i32 %13, %8\l  %15 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 0), align 16, !tbaa\l... !5\l  %16 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 1), align 4, !tbaa !5\l  %17 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @d_ScaleDownKernel, i64 0, i64 2), align 8, !tbaa !5\l  %18 = add nsw i32 %2, 4\l  %19 = icmp slt i32 %11, %18\l  %20 = add nsw i32 %4, 4\l  %21 = icmp slt i32 %14, %20\l  %22 = select i1 %19, i1 %21, i1 false\l  br i1 %22, label %23, label %40\l|{<s0>T|<s1>F}}"];
	Node0x54a4d30:s0 -> Node0x54a7860;
	Node0x54a4d30:s1 -> Node0x54a78b0;
	Node0x54a7860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%23:\l23:                                               \l  %24 = add nsw i32 %4, -1\l  %25 = tail call i32 @llvm.smax.i32(i32 %14, i32 2)\l  %26 = add nsw i32 %25, -2\l  %27 = tail call i32 @llvm.smin.i32(i32 %24, i32 %26)\l  %28 = add nsw i32 %2, -1\l  %29 = tail call i32 @llvm.smax.i32(i32 %11, i32 2)\l  %30 = add nsw i32 %29, -2\l  %31 = tail call i32 @llvm.smin.i32(i32 %28, i32 %30)\l  %32 = mul nsw i32 %27, %3\l  %33 = add nsw i32 %32, %31\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %34\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %37 = mul nuw nsw i32 %8, 68\l  %38 = add nuw nsw i32 %37, %7\l  %39 = getelementptr inbounds [1360 x float], [1360 x float] addrspace(3)*\l... @_ZZ14ScaleDownDensePfS_iiiiE5irows, i32 0, i32 %38\l  store float %36, float addrspace(3)* %39, align 4, !tbaa !5\l  br label %40\l}"];
	Node0x54a7860 -> Node0x54a78b0;
	Node0x54a78b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %41 = icmp ult i32 %7, 32\l  %42 = select i1 %21, i1 %41, i1 false\l  br i1 %42, label %43, label %67\l|{<s0>T|<s1>F}}"];
	Node0x54a78b0:s0 -> Node0x54a8ff0;
	Node0x54a78b0:s1 -> Node0x54a9040;
	Node0x54a8ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%43:\l43:                                               \l  %44 = mul nuw nsw i32 %8, 68\l  %45 = shl nuw nsw i32 %7, 1\l  %46 = add nuw nsw i32 %44, %45\l  %47 = getelementptr inbounds [1360 x float], [1360 x float] addrspace(3)*\l... @_ZZ14ScaleDownDensePfS_iiiiE5irows, i32 0, i32 %46\l  %48 = load float, float addrspace(3)* %47, align 8, !tbaa !5\l  %49 = getelementptr inbounds float, float addrspace(3)* %47, i32 4\l  %50 = load float, float addrspace(3)* %49, align 8, !tbaa !5\l  %51 = fadd contract float %48, %50\l  %52 = fmul contract float %15, %51\l  %53 = getelementptr inbounds float, float addrspace(3)* %47, i32 1\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !5\l  %55 = getelementptr inbounds float, float addrspace(3)* %47, i32 3\l  %56 = load float, float addrspace(3)* %55, align 4, !tbaa !5\l  %57 = fadd contract float %54, %56\l  %58 = fmul contract float %16, %57\l  %59 = fadd contract float %52, %58\l  %60 = getelementptr inbounds float, float addrspace(3)* %47, i32 2\l  %61 = load float, float addrspace(3)* %60, align 8, !tbaa !5\l  %62 = fmul contract float %17, %61\l  %63 = fadd contract float %62, %59\l  %64 = shl nuw nsw i32 %8, 5\l  %65 = add nuw nsw i32 %64, %7\l  %66 = getelementptr inbounds [640 x float], [640 x float] addrspace(3)*\l... @_ZZ14ScaleDownDensePfS_iiiiE5brows, i32 0, i32 %65\l  store float %63, float addrspace(3)* %66, align 4, !tbaa !5\l  br label %67\l}"];
	Node0x54a8ff0 -> Node0x54a9040;
	Node0x54a9040 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%67:\l67:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %68 = shl i32 %9, 5\l  %69 = add i32 %68, %7\l  %70 = shl i32 %12, 3\l  %71 = add i32 %70, %8\l  %72 = icmp ult i32 %8, 8\l  %73 = select i1 %41, i1 %72, i1 false\l  %74 = sdiv i32 %2, 2\l  %75 = icmp slt i32 %69, %74\l  %76 = select i1 %73, i1 %75, i1 false\l  %77 = sdiv i32 %4, 2\l  %78 = icmp slt i32 %71, %77\l  %79 = select i1 %76, i1 %78, i1 false\l  br i1 %79, label %80, label %104\l|{<s0>T|<s1>F}}"];
	Node0x54a9040:s0 -> Node0x54aaae0;
	Node0x54a9040:s1 -> Node0x54aab30;
	Node0x54aaae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%80:\l80:                                               \l  %81 = shl nuw nsw i32 %8, 6\l  %82 = add nuw nsw i32 %81, %7\l  %83 = getelementptr inbounds [640 x float], [640 x float] addrspace(3)*\l... @_ZZ14ScaleDownDensePfS_iiiiE5brows, i32 0, i32 %82\l  %84 = load float, float addrspace(3)* %83, align 4, !tbaa !5\l  %85 = getelementptr inbounds float, float addrspace(3)* %83, i32 128\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !5\l  %87 = fadd contract float %84, %86\l  %88 = fmul contract float %15, %87\l  %89 = getelementptr inbounds float, float addrspace(3)* %83, i32 32\l  %90 = load float, float addrspace(3)* %89, align 4, !tbaa !5\l  %91 = getelementptr inbounds float, float addrspace(3)* %83, i32 96\l  %92 = load float, float addrspace(3)* %91, align 4, !tbaa !5\l  %93 = fadd contract float %90, %92\l  %94 = fmul contract float %16, %93\l  %95 = fadd contract float %88, %94\l  %96 = getelementptr inbounds float, float addrspace(3)* %83, i32 64\l  %97 = load float, float addrspace(3)* %96, align 4, !tbaa !5\l  %98 = fmul contract float %17, %97\l  %99 = fadd contract float %98, %95\l  %100 = mul nsw i32 %71, %5\l  %101 = add nsw i32 %100, %69\l  %102 = sext i32 %101 to i64\l  %103 = getelementptr inbounds float, float addrspace(1)* %0, i64 %102\l  store float %99, float addrspace(1)* %103, align 4, !tbaa !5\l  br label %104\l}"];
	Node0x54aaae0 -> Node0x54aab30;
	Node0x54aab30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%104:\l104:                                              \l  ret void\l}"];
}
