<stg><name>accelerator<1437>_Pipeline_VITIS_LOOP_235_1</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln235 = store i4 0, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_237_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i:0 %i = load i4 %i_41

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i:1 %icmp_ln235 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i:2 %add_ln235 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i:3 %br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i.split, void %_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:0 %zext_ln235 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:4 %update_temp_mat_78_addr = getelementptr i25 %update_temp_mat_78, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:5 %update_temp_mat_78_load = load i4 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:8 %weights_l3_0_addr = getelementptr i25 %weights_l3_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_0_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:14 %update_temp_mat_79_addr = getelementptr i25 %update_temp_mat_79, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:15 %weights_l3_1_addr = getelementptr i25 %weights_l3_1, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:16 %update_temp_mat_80_addr = getelementptr i25 %update_temp_mat_80, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:17 %weights_l3_2_addr = getelementptr i25 %weights_l3_2, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:18 %update_temp_mat_81_addr = getelementptr i25 %update_temp_mat_81, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:19 %update_temp_mat_79_load = load i4 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:23 %update_temp_mat_80_load = load i4 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:27 %update_temp_mat_81_load = load i4 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:30 %weights_l3_3_addr = getelementptr i25 %weights_l3_3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="weights_l3_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:48 %final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="final_error_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:49 %final_error_0_load = load i4 %final_error_0_addr

]]></Node>
<StgValue><ssdm name="final_error_0_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:52 %biases_l3_addr = getelementptr i25 %biases_l3, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="biases_l3_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:59 %store_ln235 = store i4 %add_ln235, i4 %i_41

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:5 %update_temp_mat_78_load = load i4 %update_temp_mat_78_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_78_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:6 %sext_ln241 = sext i25 %update_temp_mat_78_load

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:19 %update_temp_mat_79_load = load i4 %update_temp_mat_79_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_79_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:20 %sext_ln241_17 = sext i25 %update_temp_mat_79_load

]]></Node>
<StgValue><ssdm name="sext_ln241_17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:23 %update_temp_mat_80_load = load i4 %update_temp_mat_80_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_80_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:24 %sext_ln241_19 = sext i25 %update_temp_mat_80_load

]]></Node>
<StgValue><ssdm name="sext_ln241_19"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:27 %update_temp_mat_81_load = load i4 %update_temp_mat_81_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_81_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:28 %sext_ln241_21 = sext i25 %update_temp_mat_81_load

]]></Node>
<StgValue><ssdm name="sext_ln241_21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:49 %final_error_0_load = load i4 %final_error_0_addr

]]></Node>
<StgValue><ssdm name="final_error_0_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="34" op_0_bw="25">
<![CDATA[
VITIS_LOOP_237_2.i.split:50 %sext_ln248 = sext i25 %final_error_0_load

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:9 %weights_l3_0_load = load i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="weights_l3_0_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:32 %weights_l3_1_load = load i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="weights_l3_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:36 %weights_l3_2_load = load i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="weights_l3_2_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:40 %weights_l3_3_load = load i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_3_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:53 %biases_l3_load = load i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="biases_l3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:7 %mul_ln241 = mul i34 %sext_ln241, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:9 %weights_l3_0_load = load i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="weights_l3_0_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:10 %shl_ln7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_0_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:11 %sext_ln241_16 = sext i34 %mul_ln241

]]></Node>
<StgValue><ssdm name="sext_ln241_16"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:12 %sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:21 %mul_ln241_8 = mul i34 %sext_ln241_17, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_8"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:22 %sext_ln241_18 = sext i34 %mul_ln241_8

]]></Node>
<StgValue><ssdm name="sext_ln241_18"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:25 %mul_ln241_9 = mul i34 %sext_ln241_19, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:26 %sext_ln241_20 = sext i34 %mul_ln241_9

]]></Node>
<StgValue><ssdm name="sext_ln241_20"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:29 %mul_ln241_10 = mul i34 %sext_ln241_21, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln241_10"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:31 %sext_ln241_22 = sext i34 %mul_ln241_10

]]></Node>
<StgValue><ssdm name="sext_ln241_22"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:32 %weights_l3_1_load = load i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="weights_l3_1_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:33 %shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_1_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:34 %sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:36 %weights_l3_2_load = load i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="weights_l3_2_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:37 %shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_2_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:38 %sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:40 %weights_l3_3_load = load i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="weights_l3_3_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:41 %shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln241_s"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:42 %sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:51 %mul_ln248 = mul i34 %sext_ln248, i34 131

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="4">
<![CDATA[
VITIS_LOOP_237_2.i.split:53 %biases_l3_load = load i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="biases_l3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
VITIS_LOOP_237_2.i.split:54 %shl_ln8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l3_load, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="42" op_0_bw="34">
<![CDATA[
VITIS_LOOP_237_2.i.split:55 %sext_ln248_2 = sext i34 %mul_ln248

]]></Node>
<StgValue><ssdm name="sext_ln248_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:56 %sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:1 %specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln235"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_237_2.i.split:2 %speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln235"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:3 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:12 %sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16

]]></Node>
<StgValue><ssdm name="sub_ln241"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:13 %trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:34 %sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18

]]></Node>
<StgValue><ssdm name="sub_ln241_8"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:35 %trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_8"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:38 %sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20

]]></Node>
<StgValue><ssdm name="sub_ln241_9"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:39 %trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_9"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:42 %sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22

]]></Node>
<StgValue><ssdm name="sub_ln241_10"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:43 %trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln241_s"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:44 %store_ln241 = store i25 %trunc_ln, i4 %weights_l3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:45 %store_ln241 = store i25 %trunc_ln241_8, i4 %weights_l3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:46 %store_ln241 = store i25 %trunc_ln241_9, i4 %weights_l3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:47 %store_ln241 = store i25 %trunc_ln241_s, i4 %weights_l3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_237_2.i.split:56 %sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_237_2.i.split:57 %trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="25" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:58 %store_ln248 = store i25 %trunc_ln1, i4 %biases_l3_addr

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_237_2.i.split:60 %br_ln235 = br void %VITIS_LOOP_237_2.i

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
