# MASH 1-1 with 2nd Order DSM Bit Reduction

Based on the research paper:

> **Title:** [A 21-GS/s Single-Bit Second-Order Delta–Sigma Modulator for FPGAs](https://ieeexplore.ieee.org/document/8421247)  
> **Authors:** Haolin Li, Laurens Breyne, Joris Van Kerrebrouck, Michiel Verplaetse, Chia-Yi Wu, Piet Demeester, Guy Torfs  
> **Journal:** IEEE Transactions on Circuits and Systems II: Express Briefs  
> **Year:** 2019  
> **Volume:** 66  
> **Number:** 3  
> **Pages:** 482-486  
> **Keywords:** Clocks, Modulation, Topology, Feedback loop, Field programmable gate arrays, Multi-stage noise shaping, Radio transmitters, Delta–sigma modulator, multi-stage noise shaping (MASH), software-defined radio, quantization noise, FPGA  
> **DOI:** [10.1109/TCSII.2018.2855962](https://doi.org/10.1109/TCSII.2018.2855962)

So far, have only implemented the MASH 1-1 with a 2nd Order DSM reducing the 2 bit output of the MASH 1-1. Up next, implement their bit reduction algorithm.

Copyright (c) 2023, <Edwin Firmansyah>
All rights reserved.

This source code is licensed under the BSD-style license found in the
LICENSE file in the root directory of this source tree. 