<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.18.21:37:16"
 outputDirectory="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_pll_areset_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_pll_areset_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="alt_pll_c1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="alt_pll_c1_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="alt_pll_c3" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="40000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="alt_pll_c3_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="alt_pll_locked_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_pll_locked_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="alt_pll_phasedone_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_pll_phasedone_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="background_mem_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="9600" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="9600" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="background_mem_s2_address"
       direction="input"
       role="address"
       width="13" />
   <port
       name="background_mem_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="background_mem_s2_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="background_mem_s2_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="background_mem_s2_readdata"
       direction="output"
       role="readdata"
       width="16" />
   <port
       name="background_mem_s2_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="background_mem_s2_byteenable"
       direction="input"
       role="byteenable"
       width="2" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="epcs_flash_controller_0_external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="epcs_flash_controller_0_external_dclk"
       direction="output"
       role="dclk"
       width="1" />
   <port
       name="epcs_flash_controller_0_external_sce"
       direction="output"
       role="sce"
       width="1" />
   <port
       name="epcs_flash_controller_0_external_sdo"
       direction="output"
       role="sdo"
       width="1" />
   <port
       name="epcs_flash_controller_0_external_data0"
       direction="input"
       role="data0"
       width="1" />
  </interface>
  <interface name="from_key" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="from_key_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="lt24_buffer_flag_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lt24_buffer_flag_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lt24_conduit_cs" direction="output" role="cs" width="1" />
   <port name="lt24_conduit_rs" direction="output" role="rs" width="1" />
   <port name="lt24_conduit_rd" direction="output" role="rd" width="1" />
   <port name="lt24_conduit_wr" direction="output" role="wr" width="1" />
   <port name="lt24_conduit_data" direction="output" role="data" width="16" />
  </interface>
  <interface name="lt24_lcd_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lt24_lcd_rstn_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_touch_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lt24_touch_busy_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_touch_penirq_n" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lt24_touch_penirq_n_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="lt24_touch_spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lt24_touch_spi_MISO" direction="input" role="MISO" width="1" />
   <port name="lt24_touch_spi_MOSI" direction="output" role="MOSI" width="1" />
   <port name="lt24_touch_spi_SCLK" direction="output" role="SCLK" width="1" />
   <port name="lt24_touch_spi_SS_n" direction="output" role="SS_n" width="1" />
  </interface>
  <interface name="pic_mem_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="8192" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="8192" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="pic_mem_s2_address" direction="input" role="address" width="12" />
   <port
       name="pic_mem_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port name="pic_mem_s2_clken" direction="input" role="clken" width="1" />
   <port name="pic_mem_s2_write" direction="input" role="write" width="1" />
   <port
       name="pic_mem_s2_readdata"
       direction="output"
       role="readdata"
       width="16" />
   <port
       name="pic_mem_s2_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="pic_mem_s2_byteenable"
       direction="input"
       role="byteenable"
       width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="signal_out_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="signal_out_external_connection_export"
       direction="output"
       role="export"
       width="16" />
  </interface>
  <interface name="to_led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="to_led_export" direction="output" role="export" width="8" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="DE0_LT24_SOPC:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1461008204,AUTO_UNIQUE_ID=(altpll:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=-5000,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=4,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=25,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 25 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -5000 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 4 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 2.00000000 PT#OUTPUT_FREQ3 40.00000000 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -90.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 2.000000 PT#EFF_OUTPUT_FREQ_VALUE3 40.000000 PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1425484329154849.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_USED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=67135520,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;background_mem.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x4002580&apos; /&gt;&lt;slave name=&apos;pic_mem.s1&apos; start=&apos;0x4004000&apos; end=&apos;0x4006000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;slave name=&apos;LED_CTRL.avalon_slave_0&apos; start=&apos;0x4007000&apos; end=&apos;0x4007400&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_SPI.spi_control_port&apos; start=&apos;0x4007400&apos; end=&apos;0x4007420&apos; /&gt;&lt;slave name=&apos;TIMER.s1&apos; start=&apos;0x4007420&apos; end=&apos;0x4007440&apos; /&gt;&lt;slave name=&apos;signal_out.s1&apos; start=&apos;0x4007440&apos; end=&apos;0x4007450&apos; /&gt;&lt;slave name=&apos;LT24_buffer_flag.s1&apos; start=&apos;0x4007450&apos; end=&apos;0x4007460&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_BUSY.s1&apos; start=&apos;0x4007460&apos; end=&apos;0x4007470&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_PENIRQ_N.s1&apos; start=&apos;0x4007470&apos; end=&apos;0x4007480&apos; /&gt;&lt;slave name=&apos;LT24_LCD_RSTN.s1&apos; start=&apos;0x4007480&apos; end=&apos;0x4007490&apos; /&gt;&lt;slave name=&apos;KEY.s1&apos; start=&apos;0x4007490&apos; end=&apos;0x40074A0&apos; /&gt;&lt;slave name=&apos;ALT_PLL.pll_slave&apos; start=&apos;0x40074A0&apos; end=&apos;0x40074B0&apos; /&gt;&lt;slave name=&apos;LT24_CTRL.avalon_slave_0&apos; start=&apos;0x40074B0&apos; end=&apos;0x40074B8&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x40074B8&apos; end=&apos;0x40074C0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=33554464,exceptionOffset=32,exceptionSlave=SDRAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=epcs_flash_controller_0.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=10000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(LED_Controller:1.1:)(LT24_Controller:1.0:)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_spi:15.0:actualClockRate=31969.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=32000,targetSlaveSelectToSClkDelay=0.0)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=DE0_LT24_SOPC_SDRAM,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_timer:15.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=19999,mult=0,period=2,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=10000000,ticksPerSec=500,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2)(altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE0_LT24_SOPC_background_mem,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=.\myBackground.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=.\myBackground.hex,instanceID=NONE,memorySize=9600,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(altera_avalon_epcs_flash_controller:15.0:autoInitializationFileName=DE0_LT24_SOPC_epcs_flash_controller_0,autoSelectASMIAtom=true,clockRate=50000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false)(altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE0_LT24_SOPC_pic_mem,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=.\myCharac.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_data_width=16,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=.\myCharac.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(avalon:15.0:arbitrationPriority=1,baseAddress=0x040074b8,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x040074b0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04006800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x040074a0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007490,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007420,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007480,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007470,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007460,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04004000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007450,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007440,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04007400,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04006800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(interrupt:15.0:irqNumber=0)(interrupt:15.0:irqNumber=2)(interrupt:15.0:irqNumber=1)(interrupt:15.0:irqNumber=3)(interrupt:15.0:irqNumber=4)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="DE0_LT24_SOPC"
   kind="DE0_LT24_SOPC"
   version="1.0"
   name="DE0_LT24_SOPC">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1461008204" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_epcs_flash_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_epcs_flash_controller_0_boot_rom.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_signal_out.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="D:/Documents/Github/robinsun-fpga/ip/LED_Controller/LED_Controller_hw.tcl" />
   <file
       path="D:/Documents/Github/robinsun-fpga/ip/LT24_Controller/LT24_Controller_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 0 starting:DE0_LT24_SOPC "DE0_LT24_SOPC"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>18</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>37</b> modules, <b>143</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.data_master and CPU_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU.instruction_master and CPU_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0 and JTAG_UART.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_CTRL_avalon_slave_0_translator.avalon_anti_slave_0 and LT24_CTRL.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LED_CTRL_avalon_slave_0_translator.avalon_anti_slave_0 and LED_CTRL.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces epcs_flash_controller_0_epcs_control_port_translator.avalon_anti_slave_0 and epcs_flash_controller_0.epcs_control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CPU_jtag_debug_module_translator.avalon_anti_slave_0 and CPU.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ALT_PLL_pll_slave_translator.avalon_anti_slave_0 and ALT_PLL.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces SDRAM_s1_translator.avalon_anti_slave_0 and SDRAM.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces KEY_s1_translator.avalon_anti_slave_0 and KEY.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces TIMER_s1_translator.avalon_anti_slave_0 and TIMER.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_LCD_RSTN_s1_translator.avalon_anti_slave_0 and LT24_LCD_RSTN.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_TOUCH_PENIRQ_N_s1_translator.avalon_anti_slave_0 and LT24_TOUCH_PENIRQ_N.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_TOUCH_BUSY_s1_translator.avalon_anti_slave_0 and LT24_TOUCH_BUSY.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pic_mem_s1_translator.avalon_anti_slave_0 and pic_mem.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_buffer_flag_s1_translator.avalon_anti_slave_0 and LT24_buffer_flag.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces background_mem_s1_translator.avalon_anti_slave_0 and background_mem.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces signal_out_s1_translator.avalon_anti_slave_0 and signal_out.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces LT24_TOUCH_SPI_spi_control_port_translator.avalon_anti_slave_0 and LT24_TOUCH_SPI.spi_control_port</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>84</b> modules, <b>428</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>103</b> modules, <b>502</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>105</b> modules, <b>512</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>108</b> modules, <b>524</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>145</b> modules, <b>619</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>151</b> modules, <b>643</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_003.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>171</b> modules, <b>779</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>171</b> modules, <b>781</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>178</b> modules, <b>978</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>89</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>19</b> modules, <b>89</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>20</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>22</b> modules, <b>107</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>28</b> modules, <b>109</b> connections]]></message>
   <message level="Warning" culprit="DE0_LT24_SOPC">"No matching role found for epcs_flash_controller_0:epcs_control_port:dataavailable (dataavailable)"</message>
   <message level="Warning" culprit="DE0_LT24_SOPC">"No matching role found for epcs_flash_controller_0:epcs_control_port:endofpacket (endofpacket)"</message>
   <message level="Warning" culprit="DE0_LT24_SOPC">"No matching role found for epcs_flash_controller_0:epcs_control_port:readyfordata (readyfordata)"</message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altpll</b> "<b>submodules/DE0_LT24_SOPC_ALT_PLL</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/DE0_LT24_SOPC_CPU</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/DE0_LT24_SOPC_JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_KEY</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>LED_Controller</b> "<b>submodules/LED_Controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>LT24_Controller</b> "<b>submodules/LT24_Controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_LT24_LCD_RSTN</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_spi</b> "<b>submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_LT24_LCD_RSTN</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/DE0_LT24_SOPC_SDRAM</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/DE0_LT24_SOPC_TIMER</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/DE0_LT24_SOPC_background_mem</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_epcs_flash_controller</b> "<b>submodules/DE0_LT24_SOPC_epcs_flash_controller_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/DE0_LT24_SOPC_pic_mem</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/DE0_LT24_SOPC_signal_out</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/DE0_LT24_SOPC_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC"><![CDATA["<b>DE0_LT24_SOPC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 24 starting:altpll "submodules/DE0_LT24_SOPC_ALT_PLL"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0001_sopcgen/DE0_LT24_SOPC_ALT_PLL.v --source=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0001_sopcgen/DE0_LT24_SOPC_ALT_PLL.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 3.205s</message>
   <message level="Info" culprit="ALT_PLL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altpll</b> "<b>ALT_PLL</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 23 starting:altera_nios2_qsys "submodules/DE0_LT24_SOPC_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'DE0_LT24_SOPC_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_LT24_SOPC_CPU --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0003_CPU_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0003_CPU_gen//DE0_LT24_SOPC_CPU_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:56 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:56 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)     Testbench</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)     Instruction decoding</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)       Instruction fields</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)       Instruction decodes</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)       Instruction controls</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)     Pipeline backend</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:03 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:05 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:06 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'DE0_LT24_SOPC_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 22 starting:altera_avalon_jtag_uart "submodules/DE0_LT24_SOPC_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_LT24_SOPC_JTAG_UART --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0004_JTAG_UART_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0004_JTAG_UART_gen//DE0_LT24_SOPC_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 21 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_KEY"</message>
   <message level="Info" culprit="KEY">Starting RTL generation for module 'DE0_LT24_SOPC_KEY'</message>
   <message level="Info" culprit="KEY">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_KEY --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0005_KEY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0005_KEY_gen//DE0_LT24_SOPC_KEY_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="KEY">Done RTL generation for module 'DE0_LT24_SOPC_KEY'</message>
   <message level="Info" culprit="KEY"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>KEY</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 20 starting:LED_Controller "submodules/LED_Controller"</message>
   <message level="Info" culprit="LED_CTRL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>LED_Controller</b> "<b>LED_CTRL</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 19 starting:LT24_Controller "submodules/LT24_Controller"</message>
   <message level="Info" culprit="LT24_CTRL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>LT24_Controller</b> "<b>LT24_CTRL</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 18 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_LCD_RSTN"</message>
   <message level="Info" culprit="LT24_LCD_RSTN">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'</message>
   <message level="Info" culprit="LT24_LCD_RSTN">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_LCD_RSTN --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0008_LT24_LCD_RSTN_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0008_LT24_LCD_RSTN_gen//DE0_LT24_SOPC_LT24_LCD_RSTN_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_LCD_RSTN">Done RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'</message>
   <message level="Info" culprit="LT24_LCD_RSTN"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_LCD_RSTN</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 17 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY"</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_BUSY --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0009_LT24_TOUCH_BUSY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0009_LT24_TOUCH_BUSY_gen//DE0_LT24_SOPC_LT24_TOUCH_BUSY_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_TOUCH_BUSY</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 16 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N"</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0010_LT24_TOUCH_PENIRQ_N_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0010_LT24_TOUCH_PENIRQ_N_gen//DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_TOUCH_PENIRQ_N</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 15 starting:altera_avalon_spi "submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI"</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_SPI --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0011_LT24_TOUCH_SPI_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0011_LT24_TOUCH_SPI_gen//DE0_LT24_SOPC_LT24_TOUCH_SPI_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'</message>
   <message level="Info" culprit="LT24_TOUCH_SPI"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_spi</b> "<b>LT24_TOUCH_SPI</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 13 starting:altera_avalon_new_sdram_controller "submodules/DE0_LT24_SOPC_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'DE0_LT24_SOPC_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_LT24_SOPC_SDRAM --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0012_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0012_SDRAM_gen//DE0_LT24_SOPC_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'DE0_LT24_SOPC_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 12 starting:altera_avalon_timer "submodules/DE0_LT24_SOPC_TIMER"</message>
   <message level="Info" culprit="TIMER">Starting RTL generation for module 'DE0_LT24_SOPC_TIMER'</message>
   <message level="Info" culprit="TIMER">  Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_LT24_SOPC_TIMER --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0013_TIMER_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0013_TIMER_gen//DE0_LT24_SOPC_TIMER_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="TIMER">Done RTL generation for module 'DE0_LT24_SOPC_TIMER'</message>
   <message level="Info" culprit="TIMER"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_timer</b> "<b>TIMER</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 11 starting:altera_avalon_onchip_memory2 "submodules/DE0_LT24_SOPC_background_mem"</message>
   <message level="Info" culprit="background_mem">Starting RTL generation for module 'DE0_LT24_SOPC_background_mem'</message>
   <message level="Info" culprit="background_mem">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_background_mem --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0014_background_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0014_background_mem_gen//DE0_LT24_SOPC_background_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="background_mem">Done RTL generation for module 'DE0_LT24_SOPC_background_mem'</message>
   <message level="Info" culprit="background_mem"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>background_mem</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 10 starting:altera_avalon_epcs_flash_controller "submodules/DE0_LT24_SOPC_epcs_flash_controller_0"</message>
   <message level="Info" culprit="epcs_flash_controller_0">Starting RTL generation for module 'DE0_LT24_SOPC_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_LT24_SOPC_epcs_flash_controller_0 --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0015_epcs_flash_controller_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0015_epcs_flash_controller_0_gen//DE0_LT24_SOPC_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs_flash_controller_0">Done RTL generation for module 'DE0_LT24_SOPC_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs_flash_controller_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 9 starting:altera_avalon_onchip_memory2 "submodules/DE0_LT24_SOPC_pic_mem"</message>
   <message level="Info" culprit="pic_mem">Starting RTL generation for module 'DE0_LT24_SOPC_pic_mem'</message>
   <message level="Info" culprit="pic_mem">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_pic_mem --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0016_pic_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0016_pic_mem_gen//DE0_LT24_SOPC_pic_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pic_mem">Done RTL generation for module 'DE0_LT24_SOPC_pic_mem'</message>
   <message level="Info" culprit="pic_mem"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>pic_mem</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 8 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_signal_out"</message>
   <message level="Info" culprit="signal_out">Starting RTL generation for module 'DE0_LT24_SOPC_signal_out'</message>
   <message level="Info" culprit="signal_out">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_signal_out --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0017_signal_out_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0017_signal_out_gen//DE0_LT24_SOPC_signal_out_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="signal_out">Done RTL generation for module 'DE0_LT24_SOPC_signal_out'</message>
   <message level="Info" culprit="signal_out"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>signal_out</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 7 starting:altera_mm_interconnect "submodules/DE0_LT24_SOPC_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.030s/0.043s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.026s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.012s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.014s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>177</b> modules, <b>613</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 169 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 167 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>JTAG_UART_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 150 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="CPU_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 148 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>JTAG_UART_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 147 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>JTAG_UART_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 104 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 103 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 102 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 99 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 96 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 90 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 85 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="CPU_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>CPU_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 83 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 80 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 75 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 61 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 58 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 44 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 43 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 42 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SDRAM_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 36 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 16 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 1 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 0 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 176 starting:altera_irq_mapper "submodules/DE0_LT24_SOPC_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 175 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 173 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=-5000,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=4,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=25,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 25 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -5000 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 4 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 2.00000000 PT#OUTPUT_FREQ3 40.00000000 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -90.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 2.000000 PT#EFF_OUTPUT_FREQ_VALUE3 40.000000 PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1425484329154849.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_USED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="DE0_LT24_SOPC:.:ALT_PLL"
   kind="altpll"
   version="15.0"
   name="DE0_LT24_SOPC_ALT_PLL">
  <parameter name="CLK3_PHASE_SHIFT" value="0" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="-5000" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_USED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_USED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="5" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="25" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 0 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 2.00000000 PT#OUTPUT_FREQ3 40.00000000 PT#OUTPUT_FREQ2 10.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 6 PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 -90.00000000 PT#DIV_FACTOR2 5 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 2.000000 PT#EFF_OUTPUT_FREQ_VALUE3 40.000000 PT#EFF_OUTPUT_FREQ_VALUE2 10.000000 PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1425484329154849.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="4" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK4_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="50" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 25 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT -5000 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#CLK3_MULTIPLY_BY 4 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="ALT_PLL" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 24 starting:altpll "submodules/DE0_LT24_SOPC_ALT_PLL"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/altera/15.0/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0001_sopcgen/DE0_LT24_SOPC_ALT_PLL.v --source=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0001_sopcgen/DE0_LT24_SOPC_ALT_PLL.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 3.205s</message>
   <message level="Info" culprit="ALT_PLL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altpll</b> "<b>ALT_PLL</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=67135520,breakOffset=32,breakSlave=CPU.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;background_mem.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x4002580&apos; /&gt;&lt;slave name=&apos;pic_mem.s1&apos; start=&apos;0x4004000&apos; end=&apos;0x4006000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;slave name=&apos;LED_CTRL.avalon_slave_0&apos; start=&apos;0x4007000&apos; end=&apos;0x4007400&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_SPI.spi_control_port&apos; start=&apos;0x4007400&apos; end=&apos;0x4007420&apos; /&gt;&lt;slave name=&apos;TIMER.s1&apos; start=&apos;0x4007420&apos; end=&apos;0x4007440&apos; /&gt;&lt;slave name=&apos;signal_out.s1&apos; start=&apos;0x4007440&apos; end=&apos;0x4007450&apos; /&gt;&lt;slave name=&apos;LT24_buffer_flag.s1&apos; start=&apos;0x4007450&apos; end=&apos;0x4007460&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_BUSY.s1&apos; start=&apos;0x4007460&apos; end=&apos;0x4007470&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_PENIRQ_N.s1&apos; start=&apos;0x4007470&apos; end=&apos;0x4007480&apos; /&gt;&lt;slave name=&apos;LT24_LCD_RSTN.s1&apos; start=&apos;0x4007480&apos; end=&apos;0x4007490&apos; /&gt;&lt;slave name=&apos;KEY.s1&apos; start=&apos;0x4007490&apos; end=&apos;0x40074A0&apos; /&gt;&lt;slave name=&apos;ALT_PLL.pll_slave&apos; start=&apos;0x40074A0&apos; end=&apos;0x40074B0&apos; /&gt;&lt;slave name=&apos;LT24_CTRL.avalon_slave_0&apos; start=&apos;0x40074B0&apos; end=&apos;0x40074B8&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x40074B8&apos; end=&apos;0x40074C0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=33554464,exceptionOffset=32,exceptionSlave=SDRAM.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=0,resetOffset=0,resetSlave=epcs_flash_controller_0.epcs_control_port,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="DE0_LT24_SOPC:.:CPU"
   kind="altera_nios2_qsys"
   version="15.0"
   name="DE0_LT24_SOPC_CPU">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="CPU.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="67135520" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="33554464" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;background_mem.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x4002580&apos; /&gt;&lt;slave name=&apos;pic_mem.s1&apos; start=&apos;0x4004000&apos; end=&apos;0x4006000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;slave name=&apos;LED_CTRL.avalon_slave_0&apos; start=&apos;0x4007000&apos; end=&apos;0x4007400&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_SPI.spi_control_port&apos; start=&apos;0x4007400&apos; end=&apos;0x4007420&apos; /&gt;&lt;slave name=&apos;TIMER.s1&apos; start=&apos;0x4007420&apos; end=&apos;0x4007440&apos; /&gt;&lt;slave name=&apos;signal_out.s1&apos; start=&apos;0x4007440&apos; end=&apos;0x4007450&apos; /&gt;&lt;slave name=&apos;LT24_buffer_flag.s1&apos; start=&apos;0x4007450&apos; end=&apos;0x4007460&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_BUSY.s1&apos; start=&apos;0x4007460&apos; end=&apos;0x4007470&apos; /&gt;&lt;slave name=&apos;LT24_TOUCH_PENIRQ_N.s1&apos; start=&apos;0x4007470&apos; end=&apos;0x4007480&apos; /&gt;&lt;slave name=&apos;LT24_LCD_RSTN.s1&apos; start=&apos;0x4007480&apos; end=&apos;0x4007490&apos; /&gt;&lt;slave name=&apos;KEY.s1&apos; start=&apos;0x4007490&apos; end=&apos;0x40074A0&apos; /&gt;&lt;slave name=&apos;ALT_PLL.pll_slave&apos; start=&apos;0x40074A0&apos; end=&apos;0x40074B0&apos; /&gt;&lt;slave name=&apos;LT24_CTRL.avalon_slave_0&apos; start=&apos;0x40074B0&apos; end=&apos;0x40074B8&apos; /&gt;&lt;slave name=&apos;JTAG_UART.avalon_jtag_slave&apos; start=&apos;0x40074B8&apos; end=&apos;0x40074C0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="exceptionSlave" value="SDRAM.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="epcs_flash_controller_0.epcs_control_port" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;epcs_flash_controller_0.epcs_control_port&apos; start=&apos;0x0&apos; end=&apos;0x800&apos; /&gt;&lt;slave name=&apos;SDRAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x4000000&apos; /&gt;&lt;slave name=&apos;CPU.jtag_debug_module&apos; start=&apos;0x4006800&apos; end=&apos;0x4007000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="CPU" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 23 starting:altera_nios2_qsys "submodules/DE0_LT24_SOPC_CPU"</message>
   <message level="Info" culprit="CPU">Starting RTL generation for module 'DE0_LT24_SOPC_CPU'</message>
   <message level="Info" culprit="CPU">  Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_LT24_SOPC_CPU --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0003_CPU_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0003_CPU_gen//DE0_LT24_SOPC_CPU_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:56 (*) Starting Nios II generation</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:56 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:57 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)     Testbench</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)     Instruction decoding</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)       Instruction fields</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:36:59 (*)       Instruction decodes</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)       Instruction controls</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:00 (*)     Pipeline backend</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:03 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:05 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="CPU"># 2016.04.18 21:37:06 (*) Done Nios II generation</message>
   <message level="Info" culprit="CPU">Done RTL generation for module 'DE0_LT24_SOPC_CPU'</message>
   <message level="Info" culprit="CPU"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_nios2_qsys</b> "<b>CPU</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="DE0_LT24_SOPC:.:JTAG_UART"
   kind="altera_avalon_jtag_uart"
   version="15.0"
   name="DE0_LT24_SOPC_JTAG_UART">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="JTAG_UART" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 22 starting:altera_avalon_jtag_uart "submodules/DE0_LT24_SOPC_JTAG_UART"</message>
   <message level="Info" culprit="JTAG_UART">Starting RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_LT24_SOPC_JTAG_UART --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0004_JTAG_UART_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0004_JTAG_UART_gen//DE0_LT24_SOPC_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="JTAG_UART">Done RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'</message>
   <message level="Info" culprit="JTAG_UART"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>JTAG_UART</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=10000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE0_LT24_SOPC:.:KEY"
   kind="altera_avalon_pio"
   version="15.0"
   name="DE0_LT24_SOPC_KEY">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="10000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="KEY" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 21 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_KEY"</message>
   <message level="Info" culprit="KEY">Starting RTL generation for module 'DE0_LT24_SOPC_KEY'</message>
   <message level="Info" culprit="KEY">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_KEY --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0005_KEY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0005_KEY_gen//DE0_LT24_SOPC_KEY_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="KEY">Done RTL generation for module 'DE0_LT24_SOPC_KEY'</message>
   <message level="Info" culprit="KEY"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>KEY</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LED_Controller:1.1:"
   instancePathKey="DE0_LT24_SOPC:.:LED_CTRL"
   kind="LED_Controller"
   version="1.1"
   name="LED_Controller">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/ip/LED_Controller/LED_Controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LED_CTRL" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 20 starting:LED_Controller "submodules/LED_Controller"</message>
   <message level="Info" culprit="LED_CTRL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>LED_Controller</b> "<b>LED_CTRL</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="LT24_Controller:1.0:"
   instancePathKey="DE0_LT24_SOPC:.:LT24_CTRL"
   kind="LT24_Controller"
   version="1.0"
   name="LT24_Controller">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/ip/LT24_Controller/LT24_Controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LT24_CTRL" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 19 starting:LT24_Controller "submodules/LT24_Controller"</message>
   <message level="Info" culprit="LT24_CTRL"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>LT24_Controller</b> "<b>LT24_CTRL</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE0_LT24_SOPC:.:LT24_LCD_RSTN"
   kind="altera_avalon_pio"
   version="15.0"
   name="DE0_LT24_SOPC_LT24_LCD_RSTN">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LT24_LCD_RSTN,LT24_buffer_flag" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 18 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_LCD_RSTN"</message>
   <message level="Info" culprit="LT24_LCD_RSTN">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'</message>
   <message level="Info" culprit="LT24_LCD_RSTN">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_LCD_RSTN --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0008_LT24_LCD_RSTN_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0008_LT24_LCD_RSTN_gen//DE0_LT24_SOPC_LT24_LCD_RSTN_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_LCD_RSTN">Done RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'</message>
   <message level="Info" culprit="LT24_LCD_RSTN"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_LCD_RSTN</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE0_LT24_SOPC:.:LT24_TOUCH_BUSY"
   kind="altera_avalon_pio"
   version="15.0"
   name="DE0_LT24_SOPC_LT24_TOUCH_BUSY">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LT24_TOUCH_BUSY" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 17 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY"</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_BUSY --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0009_LT24_TOUCH_BUSY_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0009_LT24_TOUCH_BUSY_gen//DE0_LT24_SOPC_LT24_TOUCH_BUSY_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'</message>
   <message level="Info" culprit="LT24_TOUCH_BUSY"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_TOUCH_BUSY</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="DE0_LT24_SOPC:.:LT24_TOUCH_PENIRQ_N"
   kind="altera_avalon_pio"
   version="15.0"
   name="DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LT24_TOUCH_PENIRQ_N" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 16 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N"</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0010_LT24_TOUCH_PENIRQ_N_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0010_LT24_TOUCH_PENIRQ_N_gen//DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'</message>
   <message level="Info" culprit="LT24_TOUCH_PENIRQ_N"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>LT24_TOUCH_PENIRQ_N</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_spi:15.0:actualClockRate=31969.0,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=50000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=32000,targetSlaveSelectToSClkDelay=0.0"
   instancePathKey="DE0_LT24_SOPC:.:LT24_TOUCH_SPI"
   kind="altera_avalon_spi"
   version="15.0"
   name="DE0_LT24_SOPC_LT24_TOUCH_SPI">
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetClockRate" value="32000" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="actualClockRate" value="31969.0" />
  <parameter name="clockPhase" value="0" />
  <parameter name="masterSPI" value="true" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="inputClockRate" value="50000000" />
  <parameter name="dataWidth" value="8" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="lsbOrderedFirst" value="false" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="LT24_TOUCH_SPI" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 15 starting:altera_avalon_spi "submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI"</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_SPI --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0011_LT24_TOUCH_SPI_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0011_LT24_TOUCH_SPI_gen//DE0_LT24_SOPC_LT24_TOUCH_SPI_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LT24_TOUCH_SPI">Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'</message>
   <message level="Info" culprit="LT24_TOUCH_SPI"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_spi</b> "<b>LT24_TOUCH_SPI</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=DE0_LT24_SOPC_SDRAM,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="DE0_LT24_SOPC:.:SDRAM"
   kind="altera_avalon_new_sdram_controller"
   version="15.0"
   name="DE0_LT24_SOPC_SDRAM">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="DE0_LT24_SOPC_SDRAM" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="SDRAM" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 13 starting:altera_avalon_new_sdram_controller "submodules/DE0_LT24_SOPC_SDRAM"</message>
   <message level="Info" culprit="SDRAM">Starting RTL generation for module 'DE0_LT24_SOPC_SDRAM'</message>
   <message level="Info" culprit="SDRAM">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_LT24_SOPC_SDRAM --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0012_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0012_SDRAM_gen//DE0_LT24_SOPC_SDRAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="SDRAM">Done RTL generation for module 'DE0_LT24_SOPC_SDRAM'</message>
   <message level="Info" culprit="SDRAM"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>SDRAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=19999,mult=0,period=2,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=10000000,ticksPerSec=500,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2"
   instancePathKey="DE0_LT24_SOPC:.:TIMER"
   kind="altera_avalon_timer"
   version="15.0"
   name="DE0_LT24_SOPC_TIMER">
  <parameter name="loadValue" value="19999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="2" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0" />
  <parameter name="ticksPerSec" value="500" />
  <parameter name="systemFrequency" value="10000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="TIMER" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 12 starting:altera_avalon_timer "submodules/DE0_LT24_SOPC_TIMER"</message>
   <message level="Info" culprit="TIMER">Starting RTL generation for module 'DE0_LT24_SOPC_TIMER'</message>
   <message level="Info" culprit="TIMER">  Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_LT24_SOPC_TIMER --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0013_TIMER_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0013_TIMER_gen//DE0_LT24_SOPC_TIMER_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="TIMER">Done RTL generation for module 'DE0_LT24_SOPC_TIMER'</message>
   <message level="Info" culprit="TIMER"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_timer</b> "<b>TIMER</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE0_LT24_SOPC_background_mem,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=.\myBackground.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_data_width=16,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=.\myBackground.hex,instanceID=NONE,memorySize=9600,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="DE0_LT24_SOPC:.:background_mem"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   name="DE0_LT24_SOPC_background_mem">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="DE0_LT24_SOPC_background_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value=".\myBackground.hex" />
  <parameter name="initializationFileName" value=".\myBackground.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="16" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="9600" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="background_mem" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 11 starting:altera_avalon_onchip_memory2 "submodules/DE0_LT24_SOPC_background_mem"</message>
   <message level="Info" culprit="background_mem">Starting RTL generation for module 'DE0_LT24_SOPC_background_mem'</message>
   <message level="Info" culprit="background_mem">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_background_mem --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0014_background_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0014_background_mem_gen//DE0_LT24_SOPC_background_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="background_mem">Done RTL generation for module 'DE0_LT24_SOPC_background_mem'</message>
   <message level="Info" culprit="background_mem"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>background_mem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_epcs_flash_controller:15.0:autoInitializationFileName=DE0_LT24_SOPC_epcs_flash_controller_0,autoSelectASMIAtom=true,clockRate=50000000,deviceFamilyString=Cyclone IV E,iuseASMIAtom=false,register_offset=1024,resetrequest_enabled=true,useASMIAtom=false"
   instancePathKey="DE0_LT24_SOPC:.:epcs_flash_controller_0"
   kind="altera_avalon_epcs_flash_controller"
   version="15.0"
   name="DE0_LT24_SOPC_epcs_flash_controller_0">
  <parameter name="autoSelectASMIAtom" value="true" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="register_offset" value="1024" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter
     name="autoInitializationFileName"
     value="DE0_LT24_SOPC_epcs_flash_controller_0" />
  <parameter name="iuseASMIAtom" value="false" />
  <parameter name="useASMIAtom" value="false" />
  <parameter name="clockRate" value="50000000" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_epcs_flash_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_epcs_flash_controller_0_boot_rom.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/altera_avalon_epcs_flash_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="epcs_flash_controller_0" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 10 starting:altera_avalon_epcs_flash_controller "submodules/DE0_LT24_SOPC_epcs_flash_controller_0"</message>
   <message level="Info" culprit="epcs_flash_controller_0">Starting RTL generation for module 'DE0_LT24_SOPC_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_LT24_SOPC_epcs_flash_controller_0 --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0015_epcs_flash_controller_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0015_epcs_flash_controller_0_gen//DE0_LT24_SOPC_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="epcs_flash_controller_0">Done RTL generation for module 'DE0_LT24_SOPC_epcs_flash_controller_0'</message>
   <message level="Info" culprit="epcs_flash_controller_0"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_epcs_flash_controller</b> "<b>epcs_flash_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=DE0_LT24_SOPC_pic_mem,blockType=AUTO,copyInitFile=false,dataWidth=16,derived_gui_ram_block_type=Automatic,derived_init_file_name=.\myCharac.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_data_width=16,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=.\myCharac.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="DE0_LT24_SOPC:.:pic_mem"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   name="DE0_LT24_SOPC_pic_mem">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="DE0_LT24_SOPC_pic_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter name="derived_init_file_name" value=".\myCharac.hex" />
  <parameter name="initializationFileName" value=".\myCharac.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="16" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="pic_mem" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 9 starting:altera_avalon_onchip_memory2 "submodules/DE0_LT24_SOPC_pic_mem"</message>
   <message level="Info" culprit="pic_mem">Starting RTL generation for module 'DE0_LT24_SOPC_pic_mem'</message>
   <message level="Info" culprit="pic_mem">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_pic_mem --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0016_pic_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0016_pic_mem_gen//DE0_LT24_SOPC_pic_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pic_mem">Done RTL generation for module 'DE0_LT24_SOPC_pic_mem'</message>
   <message level="Info" culprit="pic_mem"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>pic_mem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16"
   instancePathKey="DE0_LT24_SOPC:.:signal_out"
   kind="altera_avalon_pio"
   version="15.0"
   name="DE0_LT24_SOPC_signal_out">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_signal_out.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="signal_out" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 8 starting:altera_avalon_pio "submodules/DE0_LT24_SOPC_signal_out"</message>
   <message level="Info" culprit="signal_out">Starting RTL generation for module 'DE0_LT24_SOPC_signal_out'</message>
   <message level="Info" culprit="signal_out">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_signal_out --dir=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0017_signal_out_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/phil_/AppData/Local/Temp/alt6909_5506914728882403620.dir/0017_signal_out_gen//DE0_LT24_SOPC_signal_out_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="signal_out">Done RTL generation for module 'DE0_LT24_SOPC_signal_out'</message>
   <message level="Info" culprit="signal_out"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_avalon_pio</b> "<b>signal_out</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {CPU_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {CPU_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_READ} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {CPU_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {CPU_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_CTRL_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_DATA_HOLD} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READDATA} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LED_CTRL_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_flash_controller_0_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CPU_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ALT_PLL_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KEY_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {KEY_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {KEY_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KEY_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {KEY_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KEY_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {KEY_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KEY_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KEY_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KEY_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KEY_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KEY_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KEY_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KEY_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {KEY_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READ} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KEY_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KEY_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {KEY_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KEY_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KEY_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KEY_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KEY_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KEY_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KEY_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KEY_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KEY_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KEY_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KEY_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TIMER_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TIMER_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TIMER_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TIMER_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TIMER_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {TIMER_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TIMER_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_READ} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TIMER_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TIMER_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TIMER_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TIMER_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_LCD_RSTN_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_BUSY_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pic_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pic_mem_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {pic_mem_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pic_mem_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pic_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pic_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pic_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pic_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_buffer_flag_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {background_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {background_mem_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {background_mem_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {background_mem_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {background_mem_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {background_mem_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {background_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {background_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {background_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {background_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {background_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {signal_out_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {signal_out_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {signal_out_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {signal_out_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {signal_out_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {signal_out_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {signal_out_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_READ} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {signal_out_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {signal_out_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {signal_out_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {signal_out_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CPU_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {CPU_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_data_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {CPU_data_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {CPU_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {CPU_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {CPU_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_data_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_data_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_data_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_data_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_data_master_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {CPU_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b8&quot;
   end=&quot;0x000000000040074c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b0&quot;
   end=&quot;0x000000000040074b8&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007000&quot;
   end=&quot;0x00000000004007400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ALT_PLL_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074a0&quot;
   end=&quot;0x000000000040074b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KEY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007490&quot;
   end=&quot;0x000000000040074a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;TIMER_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007420&quot;
   end=&quot;0x00000000004007440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007480&quot;
   end=&quot;0x00000000004007490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007470&quot;
   end=&quot;0x00000000004007480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007460&quot;
   end=&quot;0x00000000004007470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pic_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004004000&quot;
   end=&quot;0x00000000004006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;LT24_buffer_flag_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007450&quot;
   end=&quot;0x00000000004007460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;background_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000004004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;signal_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007440&quot;
   end=&quot;0x00000000004007450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007400&quot;
   end=&quot;0x00000000004007420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {CPU_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {CPU_data_master_agent} {ID} {0};set_instance_parameter_value {CPU_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {CPU_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {CPU_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {CPU_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {CPU_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_instruction_master_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {CPU_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {CPU_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {CPU_instruction_master_agent} {ID} {1};set_instance_parameter_value {CPU_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {CPU_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {CPU_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {CPU_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_CTRL_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ID} {5};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LED_CTRL_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ST_DATA_W} {107};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ID} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ID} {14};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ECC_ENABLE} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CPU_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ID} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ECC_ENABLE} {0};add_instance {CPU_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ALT_PLL_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ID} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ECC_ENABLE} {0};add_instance {ALT_PLL_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ALT_PLL_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {11};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KEY_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KEY_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {KEY_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {KEY_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {KEY_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {KEY_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {KEY_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {KEY_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {KEY_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {KEY_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {KEY_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {KEY_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {KEY_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {KEY_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {KEY_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KEY_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KEY_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {KEY_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {KEY_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {KEY_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {KEY_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KEY_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {KEY_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {KEY_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KEY_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KEY_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KEY_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KEY_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KEY_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KEY_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {KEY_s1_agent} {ID} {3};set_instance_parameter_value {KEY_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KEY_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KEY_s1_agent} {ECC_ENABLE} {0};add_instance {KEY_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KEY_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TIMER_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TIMER_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {TIMER_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {TIMER_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {TIMER_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {TIMER_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {TIMER_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {TIMER_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {TIMER_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {TIMER_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {TIMER_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TIMER_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TIMER_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {TIMER_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {TIMER_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {TIMER_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {TIMER_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TIMER_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {TIMER_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {TIMER_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TIMER_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TIMER_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TIMER_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TIMER_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TIMER_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TIMER_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {TIMER_s1_agent} {ID} {12};set_instance_parameter_value {TIMER_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TIMER_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TIMER_s1_agent} {ECC_ENABLE} {0};add_instance {TIMER_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TIMER_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_LCD_RSTN_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ID} {6};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_LCD_RSTN_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ID} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_BUSY_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ID} {7};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pic_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {pic_mem_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {pic_mem_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pic_mem_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {pic_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pic_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pic_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pic_mem_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {pic_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pic_mem_s1_agent} {ID} {15};set_instance_parameter_value {pic_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pic_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pic_mem_s1_agent} {ECC_ENABLE} {0};add_instance {pic_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pic_mem_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_buffer_flag_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ID} {10};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_buffer_flag_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_buffer_flag_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {background_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {background_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {background_mem_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {background_mem_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {background_mem_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {background_mem_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {background_mem_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {background_mem_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {background_mem_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {background_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {background_mem_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {background_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {background_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {background_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {background_mem_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {background_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {background_mem_s1_agent} {ID} {13};set_instance_parameter_value {background_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {background_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {background_mem_s1_agent} {ECC_ENABLE} {0};add_instance {background_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {background_mem_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {signal_out_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {signal_out_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {signal_out_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {signal_out_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {signal_out_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {signal_out_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {signal_out_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {signal_out_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {signal_out_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {signal_out_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {signal_out_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {signal_out_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {signal_out_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {signal_out_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {signal_out_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {signal_out_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {signal_out_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {signal_out_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {signal_out_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {signal_out_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {signal_out_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {signal_out_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {signal_out_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {signal_out_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {signal_out_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {signal_out_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {signal_out_s1_agent} {ID} {16};set_instance_parameter_value {signal_out_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {signal_out_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {signal_out_s1_agent} {ECC_ENABLE} {0};add_instance {signal_out_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {signal_out_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ID} {9};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {14 11 13 15 1 4 9 12 16 10 7 8 6 3 0 5 2 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000000001000 00000000001000000 00100000000000000 00001000000000000 00000000000010000 00000000000000100 10000000000000000 00000000100000000 01000000000000000 00010000000000000 00000100000000000 00000010000000000 00000001000000000 00000000010000000 00000000000100000 00000000000000010 00000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read both both read both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000000 0x4000000 0x4004000 0x4006800 0x4007000 0x4007400 0x4007420 0x4007440 0x4007450 0x4007460 0x4007470 0x4007480 0x4007490 0x40074a0 0x40074b0 0x40074b8 };set_instance_parameter_value {router} {END_ADDRESS} {0x800 0x4000000 0x4004000 0x4006000 0x4007000 0x4007400 0x4007420 0x4007440 0x4007450 0x4007460 0x4007470 0x4007480 0x4007490 0x40074a0 0x40074b0 0x40074b8 0x40074c0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {17};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {11};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {14 11 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {001 100 010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x2000000 0x4006800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x800 0x4000000 0x4007000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {107};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {107};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {44};set_instance_parameter_value {router_008} {PKT_ADDR_L} {18};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_008} {ST_DATA_W} {89};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {62};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {62};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_012} {ST_DATA_W} {107};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {62};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_013} {ST_DATA_W} {107};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {44};set_instance_parameter_value {router_014} {PKT_ADDR_L} {18};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_014} {ST_DATA_W} {89};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {62};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_015} {ST_DATA_W} {107};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {44};set_instance_parameter_value {router_016} {PKT_ADDR_L} {18};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_016} {ST_DATA_W} {89};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {62};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_017} {ST_DATA_W} {107};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {62};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_018} {ST_DATA_W} {107};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {CPU_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {CPU_data_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_data_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_data_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_data_master_limiter} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_data_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_data_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {CPU_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {CPU_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {CPU_data_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {CPU_data_master_limiter} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_data_master_limiter} {VALID_WIDTH} {17};set_instance_parameter_value {CPU_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {CPU_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {CPU_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {CPU_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {CPU_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_data_master_limiter} {REORDER} {0};add_instance {CPU_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {CPU_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {CPU_instruction_master_limiter} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_instruction_master_limiter} {VALID_WIDTH} {17};set_instance_parameter_value {CPU_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_instruction_master_limiter} {REORDER} {0};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pic_mem_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {background_mem_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {background_mem_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {background_mem_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {background_mem_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {17};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {17};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {17};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {17};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {SDRAM_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pic_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {background_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pic_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {background_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_008} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_008} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_008} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_008} {USE_PACKETS} {1};set_instance_parameter_value {crosser_008} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_008} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_008} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_008} {USE_ERROR} {0};set_instance_parameter_value {crosser_008} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_008} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_009} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_009} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_009} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_009} {USE_PACKETS} {1};set_instance_parameter_value {crosser_009} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_009} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_009} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_009} {USE_ERROR} {0};set_instance_parameter_value {crosser_009} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_009} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_010} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_010} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_010} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_010} {USE_PACKETS} {1};set_instance_parameter_value {crosser_010} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_010} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_010} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_010} {USE_ERROR} {0};set_instance_parameter_value {crosser_010} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_010} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_011} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_011} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_011} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_011} {USE_PACKETS} {1};set_instance_parameter_value {crosser_011} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_011} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_011} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_011} {USE_ERROR} {0};set_instance_parameter_value {crosser_011} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_011} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_012} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_012} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_012} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_012} {USE_PACKETS} {1};set_instance_parameter_value {crosser_012} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_012} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_012} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_012} {USE_ERROR} {0};set_instance_parameter_value {crosser_012} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_012} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_013} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_013} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_013} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_013} {USE_PACKETS} {1};set_instance_parameter_value {crosser_013} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_013} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_013} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_013} {USE_ERROR} {0};set_instance_parameter_value {crosser_013} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_013} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_014} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_014} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_014} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_014} {USE_PACKETS} {1};set_instance_parameter_value {crosser_014} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_014} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_014} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_014} {USE_ERROR} {0};set_instance_parameter_value {crosser_014} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_014} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_014} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_014} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_015} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_015} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_015} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_015} {USE_PACKETS} {1};set_instance_parameter_value {crosser_015} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_015} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_015} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_015} {USE_ERROR} {0};set_instance_parameter_value {crosser_015} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_015} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_015} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_015} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_016} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_016} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_016} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_016} {USE_PACKETS} {1};set_instance_parameter_value {crosser_016} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_016} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_016} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_016} {USE_ERROR} {0};set_instance_parameter_value {crosser_016} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_016} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_016} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_016} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_017} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_017} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_017} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_017} {USE_PACKETS} {1};set_instance_parameter_value {crosser_017} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_017} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_017} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_017} {USE_ERROR} {0};set_instance_parameter_value {crosser_017} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_017} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_017} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_017} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_018} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_018} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_018} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_018} {USE_PACKETS} {1};set_instance_parameter_value {crosser_018} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_018} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_018} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_018} {USE_ERROR} {0};set_instance_parameter_value {crosser_018} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_018} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_018} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_018} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_019} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_019} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_019} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_019} {USE_PACKETS} {1};set_instance_parameter_value {crosser_019} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_019} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_019} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_019} {USE_ERROR} {0};set_instance_parameter_value {crosser_019} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_019} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_019} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_019} {USE_OUTPUT_PIPELINE} {0};add_instance {CPU_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {CPU_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {CPU_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {CPU_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {CPU_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ALT_PLL_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LED_CTRL_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LT24_buffer_flag_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ALT_PLL_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ALT_PLL_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {ALT_PLL_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ALT_PLL_c2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ALT_PLL_c2_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {ALT_PLL_c2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {CLK_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CLK_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {CLK_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {CPU_data_master_translator.avalon_universal_master_0} {CPU_data_master_agent.av} {avalon};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {defaultConnection} {false};add_connection {CPU_instruction_master_translator.avalon_universal_master_0} {CPU_instruction_master_agent.av} {avalon};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {LT24_CTRL_avalon_slave_0_agent.m0} {LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_CTRL_avalon_slave_0_agent.rf_source} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.out} {LT24_CTRL_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LT24_CTRL_avalon_slave_0_agent.rdata_fifo_src} {LT24_CTRL_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {LT24_CTRL_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/LT24_CTRL_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {LED_CTRL_avalon_slave_0_agent.m0} {LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LED_CTRL_avalon_slave_0_agent.rf_source} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent_rsp_fifo.out} {LED_CTRL_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent.rdata_fifo_src} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent_rdata_fifo.out} {LED_CTRL_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {LED_CTRL_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/LED_CTRL_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {epcs_flash_controller_0_epcs_control_port_agent.m0} {epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rf_source} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.out} {epcs_flash_controller_0_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rdata_fifo_src} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.out} {epcs_flash_controller_0_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {epcs_flash_controller_0_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/epcs_flash_controller_0_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {CPU_jtag_debug_module_agent.m0} {CPU_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CPU_jtag_debug_module_agent.rf_source} {CPU_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {CPU_jtag_debug_module_agent_rsp_fifo.out} {CPU_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {CPU_jtag_debug_module_agent.rdata_fifo_src} {CPU_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {CPU_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/CPU_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {ALT_PLL_pll_slave_agent.m0} {ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ALT_PLL_pll_slave_agent.rf_source} {ALT_PLL_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent_rsp_fifo.out} {ALT_PLL_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent.rdata_fifo_src} {ALT_PLL_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent_rdata_fifo.out} {ALT_PLL_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {ALT_PLL_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/ALT_PLL_pll_slave_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {KEY_s1_agent.m0} {KEY_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KEY_s1_agent.rf_source} {KEY_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {KEY_s1_agent_rsp_fifo.out} {KEY_s1_agent.rf_sink} {avalon_streaming};add_connection {KEY_s1_agent.rdata_fifo_src} {KEY_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {KEY_s1_agent_rdata_fifo.out} {KEY_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {KEY_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/KEY_s1_agent.cp} {qsys_mm.command};add_connection {TIMER_s1_agent.m0} {TIMER_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TIMER_s1_agent.rf_source} {TIMER_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TIMER_s1_agent_rsp_fifo.out} {TIMER_s1_agent.rf_sink} {avalon_streaming};add_connection {TIMER_s1_agent.rdata_fifo_src} {TIMER_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {TIMER_s1_agent_rdata_fifo.out} {TIMER_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {TIMER_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/TIMER_s1_agent.cp} {qsys_mm.command};add_connection {LT24_LCD_RSTN_s1_agent.m0} {LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_LCD_RSTN_s1_agent.rf_source} {LT24_LCD_RSTN_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_LCD_RSTN_s1_agent_rsp_fifo.out} {LT24_LCD_RSTN_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_LCD_RSTN_s1_agent.rdata_fifo_src} {LT24_LCD_RSTN_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {LT24_LCD_RSTN_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/LT24_LCD_RSTN_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.m0} {LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rf_source} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.out} {LT24_TOUCH_PENIRQ_N_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rdata_fifo_src} {LT24_TOUCH_PENIRQ_N_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {LT24_TOUCH_PENIRQ_N_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/LT24_TOUCH_PENIRQ_N_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_BUSY_s1_agent.m0} {LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_BUSY_s1_agent.rf_source} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.out} {LT24_TOUCH_BUSY_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_BUSY_s1_agent.rdata_fifo_src} {LT24_TOUCH_BUSY_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {LT24_TOUCH_BUSY_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/LT24_TOUCH_BUSY_s1_agent.cp} {qsys_mm.command};add_connection {pic_mem_s1_agent.m0} {pic_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pic_mem_s1_agent.rf_source} {pic_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pic_mem_s1_agent_rsp_fifo.out} {pic_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {pic_mem_s1_agent.rdata_fifo_src} {pic_mem_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pic_mem_s1_agent_rdata_fifo.out} {pic_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent.m0} {LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_buffer_flag_s1_agent.rf_source} {LT24_buffer_flag_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent_rsp_fifo.out} {LT24_buffer_flag_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent.rdata_fifo_src} {LT24_buffer_flag_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent_rdata_fifo.out} {LT24_buffer_flag_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {LT24_buffer_flag_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/LT24_buffer_flag_s1_agent.cp} {qsys_mm.command};add_connection {background_mem_s1_agent.m0} {background_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {background_mem_s1_agent.rf_source} {background_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {background_mem_s1_agent_rsp_fifo.out} {background_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {background_mem_s1_agent.rdata_fifo_src} {background_mem_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {background_mem_s1_agent_rdata_fifo.out} {background_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {signal_out_s1_agent.m0} {signal_out_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {signal_out_s1_agent.rf_source} {signal_out_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {signal_out_s1_agent_rsp_fifo.out} {signal_out_s1_agent.rf_sink} {avalon_streaming};add_connection {signal_out_s1_agent.rdata_fifo_src} {signal_out_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {signal_out_s1_agent_rdata_fifo.out} {signal_out_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {signal_out_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/signal_out_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.m0} {LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rf_source} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.out} {LT24_TOUCH_SPI_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rdata_fifo_src} {LT24_TOUCH_SPI_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {LT24_TOUCH_SPI_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LT24_TOUCH_SPI_spi_control_port_agent.cp} {qsys_mm.command};add_connection {CPU_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {CPU_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {CPU_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {LT24_CTRL_avalon_slave_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_avalon_slave_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {LED_CTRL_avalon_slave_0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {LED_CTRL_avalon_slave_0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {epcs_flash_controller_0_epcs_control_port_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {CPU_jtag_debug_module_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {CPU_jtag_debug_module_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {ALT_PLL_pll_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {ALT_PLL_pll_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {KEY_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {KEY_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {TIMER_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {TIMER_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {LT24_LCD_RSTN_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {LT24_LCD_RSTN_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_PENIRQ_N_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {LT24_TOUCH_BUSY_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_BUSY_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {pic_mem_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {LT24_buffer_flag_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {LT24_buffer_flag_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {background_mem_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {background_mem_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {signal_out_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {signal_out_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_SPI_spi_control_port_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router.src} {CPU_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/CPU_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {CPU_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {CPU_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {CPU_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/CPU_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {CPU_data_master_limiter.rsp_src} {CPU_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {CPU_data_master_limiter.rsp_src/CPU_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {CPU_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/CPU_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {CPU_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {CPU_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/CPU_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {CPU_instruction_master_limiter.rsp_src} {CPU_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_limiter.rsp_src/CPU_instruction_master_agent.rp} {qsys_mm.response};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {pic_mem_s1_burst_adapter.source0} {pic_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_burst_adapter.source0/pic_mem_s1_agent.cp} {qsys_mm.command};add_connection {background_mem_s1_burst_adapter.source0} {background_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {background_mem_s1_burst_adapter.source0/background_mem_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {router_008.src} {SDRAM_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/SDRAM_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_014.src} {pic_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/pic_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pic_mem_s1_rsp_width_adapter.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_rsp_width_adapter.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_016.src} {background_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/background_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {background_mem_s1_rsp_width_adapter.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {background_mem_s1_rsp_width_adapter.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {SDRAM_s1_cmd_width_adapter.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_cmd_width_adapter.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_012.src} {pic_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/pic_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pic_mem_s1_cmd_width_adapter.src} {pic_mem_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_cmd_width_adapter.src/pic_mem_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_014.src} {background_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/background_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {background_mem_s1_cmd_width_adapter.src} {background_mem_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {background_mem_s1_cmd_width_adapter.src/background_mem_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/crosser_005.in} {qsys_mm.command};add_connection {crosser_005.out} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/crosser_007.in} {qsys_mm.command};add_connection {crosser_007.out} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {crosser_008.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/crosser_008.in} {qsys_mm.command};add_connection {crosser_008.out} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {crosser_008.out/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_009.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_009.in} {qsys_mm.command};add_connection {crosser_009.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_009.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {crosser_010.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_010.in} {qsys_mm.response};add_connection {crosser_010.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_010.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_011.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_011.in} {qsys_mm.response};add_connection {crosser_011.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_011.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_012.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_012.in} {qsys_mm.response};add_connection {crosser_012.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_012.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {crosser_013.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_013.in} {qsys_mm.response};add_connection {crosser_013.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_013.out/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src0} {crosser_014.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/crosser_014.in} {qsys_mm.response};add_connection {crosser_014.out} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {crosser_014.out/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {crosser_015.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/crosser_015.in} {qsys_mm.response};add_connection {crosser_015.out} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {crosser_015.out/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_012.src0} {crosser_016.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/crosser_016.in} {qsys_mm.response};add_connection {crosser_016.out} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {crosser_016.out/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {crosser_017.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/crosser_017.in} {qsys_mm.response};add_connection {crosser_017.out} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {crosser_017.out/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {crosser_018.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/crosser_018.in} {qsys_mm.response};add_connection {crosser_018.out} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {crosser_018.out/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {crosser_019.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/crosser_019.in} {qsys_mm.response};add_connection {crosser_019.out} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {crosser_019.out/rsp_mux.sink15} {qsys_mm.response};add_connection {CPU_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {CPU_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_limiter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_limiter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_rsp_width_adapter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_008.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_009.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_010.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_011.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_012.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_013.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_014.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_015.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_016.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_017.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_018.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_019.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_burst_adapter.cr0_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_burst_adapter.cr0_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_009.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_011.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_012.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_013.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_016.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_018.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_010.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_014.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_015.in_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_translator.reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_translator.reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_008.out_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_017.in_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_019.in_clk_reset} {reset};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_limiter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_limiter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_rsp_width_adapter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_008.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_009.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_010.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_011.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_012.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_013.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_014.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_015.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_016.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_017.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_018.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_019.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_reset_n_reset_bridge.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_010.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_014.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_015.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_reset_sink_reset_bridge.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_burst_adapter.cr0} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_burst_adapter.cr0} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_rsp_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_rsp_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_cmd_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_cmd_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_008.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_009.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_011.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_012.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_013.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_016.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_017.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_018.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_019.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_inclk_interface_reset_reset_bridge.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_reset_reset_bridge.clk} {clock};add_interface {ALT_PLL_c0} {clock} {slave};set_interface_property {ALT_PLL_c0} {EXPORT_OF} {ALT_PLL_c0_clock_bridge.in_clk};add_interface {ALT_PLL_c2} {clock} {slave};set_interface_property {ALT_PLL_c2} {EXPORT_OF} {ALT_PLL_c2_clock_bridge.in_clk};add_interface {CLK_50_clk} {clock} {slave};set_interface_property {CLK_50_clk} {EXPORT_OF} {CLK_50_clk_clock_bridge.in_clk};add_interface {ALT_PLL_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ALT_PLL_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {ALT_PLL_inclk_interface_reset_reset_bridge.in_reset};add_interface {CPU_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {CPU_reset_n_reset_bridge_in_reset} {EXPORT_OF} {CPU_reset_n_reset_bridge.in_reset};add_interface {LED_CTRL_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LED_CTRL_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LED_CTRL_reset_sink_reset_bridge.in_reset};add_interface {LT24_buffer_flag_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {LT24_buffer_flag_reset_reset_bridge_in_reset} {EXPORT_OF} {LT24_buffer_flag_reset_reset_bridge.in_reset};add_interface {CPU_data_master} {avalon} {slave};set_interface_property {CPU_data_master} {EXPORT_OF} {CPU_data_master_translator.avalon_anti_master_0};add_interface {CPU_instruction_master} {avalon} {slave};set_interface_property {CPU_instruction_master} {EXPORT_OF} {CPU_instruction_master_translator.avalon_anti_master_0};add_interface {ALT_PLL_pll_slave} {avalon} {master};set_interface_property {ALT_PLL_pll_slave} {EXPORT_OF} {ALT_PLL_pll_slave_translator.avalon_anti_slave_0};add_interface {background_mem_s1} {avalon} {master};set_interface_property {background_mem_s1} {EXPORT_OF} {background_mem_s1_translator.avalon_anti_slave_0};add_interface {CPU_jtag_debug_module} {avalon} {master};set_interface_property {CPU_jtag_debug_module} {EXPORT_OF} {CPU_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {epcs_flash_controller_0_epcs_control_port} {avalon} {master};set_interface_property {epcs_flash_controller_0_epcs_control_port} {EXPORT_OF} {epcs_flash_controller_0_epcs_control_port_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {KEY_s1} {avalon} {master};set_interface_property {KEY_s1} {EXPORT_OF} {KEY_s1_translator.avalon_anti_slave_0};add_interface {LED_CTRL_avalon_slave_0} {avalon} {master};set_interface_property {LED_CTRL_avalon_slave_0} {EXPORT_OF} {LED_CTRL_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {LT24_buffer_flag_s1} {avalon} {master};set_interface_property {LT24_buffer_flag_s1} {EXPORT_OF} {LT24_buffer_flag_s1_translator.avalon_anti_slave_0};add_interface {LT24_CTRL_avalon_slave_0} {avalon} {master};set_interface_property {LT24_CTRL_avalon_slave_0} {EXPORT_OF} {LT24_CTRL_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {LT24_LCD_RSTN_s1} {avalon} {master};set_interface_property {LT24_LCD_RSTN_s1} {EXPORT_OF} {LT24_LCD_RSTN_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_BUSY_s1} {avalon} {master};set_interface_property {LT24_TOUCH_BUSY_s1} {EXPORT_OF} {LT24_TOUCH_BUSY_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_PENIRQ_N_s1} {avalon} {master};set_interface_property {LT24_TOUCH_PENIRQ_N_s1} {EXPORT_OF} {LT24_TOUCH_PENIRQ_N_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_SPI_spi_control_port} {avalon} {master};set_interface_property {LT24_TOUCH_SPI_spi_control_port} {EXPORT_OF} {LT24_TOUCH_SPI_spi_control_port_translator.avalon_anti_slave_0};add_interface {pic_mem_s1} {avalon} {master};set_interface_property {pic_mem_s1} {EXPORT_OF} {pic_mem_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {signal_out_s1} {avalon} {master};set_interface_property {signal_out_s1} {EXPORT_OF} {signal_out_s1_translator.avalon_anti_slave_0};add_interface {TIMER_s1} {avalon} {master};set_interface_property {TIMER_s1} {EXPORT_OF} {TIMER_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ALT_PLL.pll_slave} {0};set_module_assignment {interconnect_id.CPU.data_master} {0};set_module_assignment {interconnect_id.CPU.instruction_master} {1};set_module_assignment {interconnect_id.CPU.jtag_debug_module} {1};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {2};set_module_assignment {interconnect_id.KEY.s1} {3};set_module_assignment {interconnect_id.LED_CTRL.avalon_slave_0} {4};set_module_assignment {interconnect_id.LT24_CTRL.avalon_slave_0} {5};set_module_assignment {interconnect_id.LT24_LCD_RSTN.s1} {6};set_module_assignment {interconnect_id.LT24_TOUCH_BUSY.s1} {7};set_module_assignment {interconnect_id.LT24_TOUCH_PENIRQ_N.s1} {8};set_module_assignment {interconnect_id.LT24_TOUCH_SPI.spi_control_port} {9};set_module_assignment {interconnect_id.LT24_buffer_flag.s1} {10};set_module_assignment {interconnect_id.SDRAM.s1} {11};set_module_assignment {interconnect_id.TIMER.s1} {12};set_module_assignment {interconnect_id.background_mem.s1} {13};set_module_assignment {interconnect_id.epcs_flash_controller_0.epcs_control_port} {14};set_module_assignment {interconnect_id.pic_mem.s1} {15};set_module_assignment {interconnect_id.signal_out.s1} {16};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=1,AV_DATA_HOLD_CYCLES=1,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b8&quot;
   end=&quot;0x000000000040074c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b0&quot;
   end=&quot;0x000000000040074b8&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007000&quot;
   end=&quot;0x00000000004007400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ALT_PLL_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074a0&quot;
   end=&quot;0x000000000040074b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KEY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007490&quot;
   end=&quot;0x000000000040074a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;TIMER_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007420&quot;
   end=&quot;0x00000000004007440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007480&quot;
   end=&quot;0x00000000004007490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007470&quot;
   end=&quot;0x00000000004007480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007460&quot;
   end=&quot;0x00000000004007470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pic_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004004000&quot;
   end=&quot;0x00000000004006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;LT24_buffer_flag_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007450&quot;
   end=&quot;0x00000000004007460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;background_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000004004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;signal_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007440&quot;
   end=&quot;0x00000000004007450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007400&quot;
   end=&quot;0x00000000004007420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=80,PKT_ADDR_SIDEBAND_L=80,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BURST_TYPE_H=79,PKT_BURST_TYPE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=81,PKT_DATA_SIDEBAND_L=81,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=83,PKT_QOS_L=83,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=80,PKT_ADDR_SIDEBAND_L=80,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BURST_TYPE_H=79,PKT_BURST_TYPE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=81,PKT_DATA_SIDEBAND_L=81,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=83,PKT_QOS_L=83,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=70,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_LOCK=49,PKT_TRANS_POSTED=46,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=70,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_LOCK=49,PKT_TRANS_POSTED=46,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=70,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_LOCK=49,PKT_TRANS_POSTED=46,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=00000000000001000,00000000001000000,00100000000000000,00001000000000000,00000000000010000,00000000000000100,10000000000000000,00000000100000000,01000000000000000,00010000000000000,00000100000000000,00000010000000000,00000001000000000,00000000010000000,00000000000100000,00000000000000010,00000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,13,15,1,4,9,12,16,10,7,8,6,3,0,5,2,END_ADDRESS=0x800,0x4000000,0x4004000,0x4006000,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8,0x40074c0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:00000000000001000:0x0:0x800:both:1:0:0:1,11:00000000001000000:0x2000000:0x4000000:both:1:0:0:1,13:00100000000000000:0x4000000:0x4004000:both:1:0:0:1,15:00001000000000000:0x4004000:0x4006000:both:1:0:0:1,1:00000000000010000:0x4006800:0x4007000:both:1:0:0:1,4:00000000000000100:0x4007000:0x4007400:both:1:0:0:1,9:10000000000000000:0x4007400:0x4007420:both:1:0:0:1,12:00000000100000000:0x4007420:0x4007440:both:1:0:0:1,16:01000000000000000:0x4007440:0x4007450:both:1:0:0:1,10:00010000000000000:0x4007450:0x4007460:both:1:0:0:1,7:00000100000000000:0x4007460:0x4007470:read:1:0:0:1,8:00000010000000000:0x4007470:0x4007480:both:1:0:0:1,6:00000001000000000:0x4007480:0x4007490:both:1:0:0:1,3:00000000010000000:0x4007490:0x40074a0:read:1:0:0:1,0:00000000000100000:0x40074a0:0x40074b0:both:1:0:0:1,5:00000000000000010:0x40074b0:0x40074b8:write:1:0:0:1,2:00000000000000001:0x40074b8:0x40074c0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x4000000,0x4004000,0x4006800,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,both,both,read,both,write,both)(altera_merlin_router:15.0:CHANNEL_ID=001,100,010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,1,END_ADDRESS=0x800,0x4000000,0x4007000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=14:001:0x0:0x800:both:1:0:0:1,11:100:0x2000000:0x4000000:both:1:0:0:1,1:010:0x4006800:0x4007000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x4006800,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=17)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=17)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=56,OUT_BYTE_CNT_H=52,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BURST_TYPE_H=61,PKT_BURST_TYPE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,ST_CHANNEL_W=17,ST_DATA_W=89)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=56,OUT_BYTE_CNT_H=52,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BURST_TYPE_H=61,PKT_BURST_TYPE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,ST_CHANNEL_W=17,ST_DATA_W=89)(altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=56,OUT_BYTE_CNT_H=52,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BURST_TYPE_H=61,PKT_BURST_TYPE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,ST_CHANNEL_W=17,ST_DATA_W=89)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=17,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=17)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=17)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=17,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=56,IN_PKT_BURSTWRAP_L=54,IN_PKT_BURST_SIZE_H=59,IN_PKT_BURST_SIZE_L=57,IN_PKT_BURST_TYPE_H=61,IN_PKT_BURST_TYPE_L=60,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=53,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=77,OUT_PKT_BURST_SIZE_L=75,OUT_PKT_BURST_TYPE_H=79,OUT_PKT_BURST_TYPE_L=78,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=71,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=17)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=56,IN_PKT_BURSTWRAP_L=54,IN_PKT_BURST_SIZE_H=59,IN_PKT_BURST_SIZE_L=57,IN_PKT_BURST_TYPE_H=61,IN_PKT_BURST_TYPE_L=60,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=53,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=77,OUT_PKT_BURST_SIZE_L=75,OUT_PKT_BURST_TYPE_H=79,OUT_PKT_BURST_TYPE_L=78,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=71,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=17)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=56,IN_PKT_BURSTWRAP_L=54,IN_PKT_BURST_SIZE_H=59,IN_PKT_BURST_SIZE_L=57,IN_PKT_BURST_TYPE_H=61,IN_PKT_BURST_TYPE_L=60,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=53,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=77,OUT_PKT_BURST_SIZE_L=75,OUT_PKT_BURST_TYPE_H=79,OUT_PKT_BURST_TYPE_L=78,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=71,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=17)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=62,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=74,IN_PKT_BURSTWRAP_L=72,IN_PKT_BURST_SIZE_H=77,IN_PKT_BURST_SIZE_L=75,IN_PKT_BURST_TYPE_H=79,IN_PKT_BURST_TYPE_L=78,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=71,IN_PKT_BYTE_CNT_L=69,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=63,IN_PKT_TRANS_EXCLUSIVE=68,IN_PKT_TRANS_WRITE=65,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=44,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=59,OUT_PKT_BURST_SIZE_L=57,OUT_PKT_BURST_TYPE_H=61,OUT_PKT_BURST_TYPE_L=60,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=53,OUT_PKT_BYTE_CNT_L=51,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=45,OUT_PKT_TRANS_EXCLUSIVE=50,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=17)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=62,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=74,IN_PKT_BURSTWRAP_L=72,IN_PKT_BURST_SIZE_H=77,IN_PKT_BURST_SIZE_L=75,IN_PKT_BURST_TYPE_H=79,IN_PKT_BURST_TYPE_L=78,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=71,IN_PKT_BYTE_CNT_L=69,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=63,IN_PKT_TRANS_EXCLUSIVE=68,IN_PKT_TRANS_WRITE=65,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=44,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=59,OUT_PKT_BURST_SIZE_L=57,OUT_PKT_BURST_TYPE_H=61,OUT_PKT_BURST_TYPE_L=60,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=53,OUT_PKT_BYTE_CNT_L=51,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=45,OUT_PKT_TRANS_EXCLUSIVE=50,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=17)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=62,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=74,IN_PKT_BURSTWRAP_L=72,IN_PKT_BURST_SIZE_H=77,IN_PKT_BURST_SIZE_L=75,IN_PKT_BURST_TYPE_H=79,IN_PKT_BURST_TYPE_L=78,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=71,IN_PKT_BYTE_CNT_L=69,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=63,IN_PKT_TRANS_EXCLUSIVE=68,IN_PKT_TRANS_WRITE=65,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=44,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=59,OUT_PKT_BURST_SIZE_L=57,OUT_PKT_BURST_TYPE_H=61,OUT_PKT_BURST_TYPE_L=60,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=53,OUT_PKT_BYTE_CNT_L=51,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=45,OUT_PKT_TRANS_EXCLUSIVE=50,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=17)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=10000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {CPU_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {CPU_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_READ} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CPU_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {CPU_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CPU_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {CPU_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {CPU_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {CPU_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CPU_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {JTAG_UART_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_CTRL_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_DATA_HOLD} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READDATA} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LED_CTRL_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {epcs_flash_controller_0_epcs_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READ} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CPU_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {CPU_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CPU_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ALT_PLL_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ALT_PLL_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {SDRAM_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {SDRAM_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {SDRAM_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_READ} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {SDRAM_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {SDRAM_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {SDRAM_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {SDRAM_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {KEY_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {KEY_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {KEY_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {KEY_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {KEY_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {KEY_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {KEY_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {KEY_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {KEY_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {KEY_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {KEY_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {KEY_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {KEY_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {KEY_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {KEY_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READ} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {KEY_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {KEY_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {KEY_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {KEY_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {KEY_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {KEY_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {KEY_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {KEY_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KEY_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KEY_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {KEY_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {KEY_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {KEY_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {KEY_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {KEY_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {KEY_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {KEY_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {KEY_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TIMER_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TIMER_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TIMER_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TIMER_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TIMER_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {TIMER_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TIMER_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_READ} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TIMER_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TIMER_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TIMER_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TIMER_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TIMER_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TIMER_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TIMER_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TIMER_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_LCD_RSTN_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_BUSY_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pic_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pic_mem_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {pic_mem_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pic_mem_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {pic_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {pic_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pic_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pic_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pic_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pic_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pic_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pic_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pic_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_buffer_flag_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READ} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_buffer_flag_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {background_mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {background_mem_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {background_mem_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {background_mem_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {background_mem_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {background_mem_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {background_mem_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {background_mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {background_mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {background_mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {background_mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {background_mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {background_mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {background_mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {background_mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {signal_out_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {signal_out_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {signal_out_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {signal_out_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {signal_out_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {signal_out_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {signal_out_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_READ} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {signal_out_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {signal_out_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {signal_out_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {signal_out_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {signal_out_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {signal_out_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {signal_out_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {signal_out_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CPU_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {CPU_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_data_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {CPU_data_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {CPU_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {CPU_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {CPU_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_data_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_data_master_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_data_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_data_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_data_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_data_master_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {CPU_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b8&quot;
   end=&quot;0x000000000040074c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b0&quot;
   end=&quot;0x000000000040074b8&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007000&quot;
   end=&quot;0x00000000004007400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ALT_PLL_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074a0&quot;
   end=&quot;0x000000000040074b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KEY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007490&quot;
   end=&quot;0x000000000040074a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;TIMER_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007420&quot;
   end=&quot;0x00000000004007440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007480&quot;
   end=&quot;0x00000000004007490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007470&quot;
   end=&quot;0x00000000004007480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007460&quot;
   end=&quot;0x00000000004007470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pic_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004004000&quot;
   end=&quot;0x00000000004006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;LT24_buffer_flag_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007450&quot;
   end=&quot;0x00000000004007460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;background_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000004004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;signal_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007440&quot;
   end=&quot;0x00000000004007450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007400&quot;
   end=&quot;0x00000000004007420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {CPU_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {CPU_data_master_agent} {ID} {0};set_instance_parameter_value {CPU_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {CPU_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {CPU_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {CPU_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {CPU_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_instruction_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_instruction_master_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {CPU_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CPU_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {CPU_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {CPU_instruction_master_agent} {ID} {1};set_instance_parameter_value {CPU_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {CPU_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {CPU_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {CPU_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ID} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_CTRL_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ID} {5};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_CTRL_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LED_CTRL_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ST_DATA_W} {107};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ID} {4};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LED_CTRL_avalon_slave_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ID} {14};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent} {ECC_ENABLE} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CPU_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ST_DATA_W} {107};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CPU_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CPU_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ID} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent} {ECC_ENABLE} {0};add_instance {CPU_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CPU_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ALT_PLL_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ID} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent} {ECC_ENABLE} {0};add_instance {ALT_PLL_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ALT_PLL_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ALT_PLL_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {SDRAM_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {SDRAM_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {SDRAM_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {SDRAM_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {SDRAM_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {SDRAM_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {SDRAM_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {SDRAM_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {SDRAM_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {SDRAM_s1_agent} {ID} {11};set_instance_parameter_value {SDRAM_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {SDRAM_s1_agent} {ECC_ENABLE} {0};add_instance {SDRAM_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {SDRAM_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {SDRAM_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KEY_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {KEY_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {KEY_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {KEY_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {KEY_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {KEY_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {KEY_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {KEY_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {KEY_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {KEY_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {KEY_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {KEY_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {KEY_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {KEY_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {KEY_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {KEY_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {KEY_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {KEY_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {KEY_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {KEY_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {KEY_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {KEY_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {KEY_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {KEY_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {KEY_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {KEY_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {KEY_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {KEY_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {KEY_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {KEY_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {KEY_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {KEY_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {KEY_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {KEY_s1_agent} {ID} {3};set_instance_parameter_value {KEY_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {KEY_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {KEY_s1_agent} {ECC_ENABLE} {0};add_instance {KEY_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KEY_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {KEY_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {KEY_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TIMER_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TIMER_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {TIMER_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {TIMER_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {TIMER_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {TIMER_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {TIMER_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {TIMER_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {TIMER_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {TIMER_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {TIMER_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {TIMER_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {TIMER_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TIMER_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TIMER_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TIMER_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {TIMER_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {TIMER_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {TIMER_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {TIMER_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TIMER_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {TIMER_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {TIMER_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TIMER_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TIMER_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TIMER_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TIMER_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TIMER_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TIMER_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TIMER_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {TIMER_s1_agent} {ID} {12};set_instance_parameter_value {TIMER_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TIMER_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TIMER_s1_agent} {ECC_ENABLE} {0};add_instance {TIMER_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TIMER_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TIMER_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TIMER_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_LCD_RSTN_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ID} {6};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_LCD_RSTN_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_LCD_RSTN_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ID} {8};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_BUSY_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ID} {7};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_BUSY_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pic_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {pic_mem_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {pic_mem_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {pic_mem_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pic_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pic_mem_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pic_mem_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {pic_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pic_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pic_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pic_mem_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {pic_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pic_mem_s1_agent} {ID} {15};set_instance_parameter_value {pic_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pic_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pic_mem_s1_agent} {ECC_ENABLE} {0};add_instance {pic_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pic_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pic_mem_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pic_mem_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_buffer_flag_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ID} {10};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent} {ECC_ENABLE} {0};add_instance {LT24_buffer_flag_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_buffer_flag_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_buffer_flag_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {background_mem_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {background_mem_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {background_mem_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {background_mem_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {background_mem_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {background_mem_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {background_mem_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {background_mem_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {background_mem_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {background_mem_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {background_mem_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {background_mem_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {background_mem_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {background_mem_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {background_mem_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {background_mem_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {background_mem_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {background_mem_s1_agent} {ID} {13};set_instance_parameter_value {background_mem_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {background_mem_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {background_mem_s1_agent} {ECC_ENABLE} {0};add_instance {background_mem_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {background_mem_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {background_mem_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {background_mem_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {signal_out_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {signal_out_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {signal_out_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {signal_out_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {signal_out_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {signal_out_s1_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {signal_out_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {signal_out_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {signal_out_s1_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {signal_out_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {signal_out_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {signal_out_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {signal_out_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {signal_out_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {signal_out_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {signal_out_s1_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {signal_out_s1_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {signal_out_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {signal_out_s1_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {signal_out_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {signal_out_s1_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {signal_out_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {signal_out_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {signal_out_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {signal_out_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {signal_out_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {signal_out_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {signal_out_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {signal_out_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {signal_out_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {signal_out_s1_agent} {ID} {16};set_instance_parameter_value {signal_out_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {signal_out_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {signal_out_s1_agent} {ECC_ENABLE} {0};add_instance {signal_out_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {signal_out_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {signal_out_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {signal_out_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BURSTWRAP_L} {72};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ST_CHANNEL_W} {17};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ST_DATA_W} {107};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ID} {9};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {14 11 13 15 1 4 9 12 16 10 7 8 6 3 0 5 2 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000000001000 00000000001000000 00100000000000000 00001000000000000 00000000000010000 00000000000000100 10000000000000000 00000000100000000 01000000000000000 00010000000000000 00000100000000000 00000010000000000 00000001000000000 00000000010000000 00000000000100000 00000000000000010 00000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read both both read both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000000 0x4000000 0x4004000 0x4006800 0x4007000 0x4007400 0x4007420 0x4007440 0x4007450 0x4007460 0x4007470 0x4007480 0x4007490 0x40074a0 0x40074b0 0x40074b8 };set_instance_parameter_value {router} {END_ADDRESS} {0x800 0x4000000 0x4004000 0x4006000 0x4007000 0x4007400 0x4007420 0x4007440 0x4007450 0x4007460 0x4007470 0x4007480 0x4007490 0x40074a0 0x40074b0 0x40074b8 0x40074c0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {17};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {11};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {14 11 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {001 100 010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x2000000 0x4006800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x800 0x4000000 0x4007000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {107};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {107};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {44};set_instance_parameter_value {router_008} {PKT_ADDR_L} {18};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_008} {ST_DATA_W} {89};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {62};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {62};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_012} {ST_DATA_W} {107};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {62};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_013} {ST_DATA_W} {107};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {44};set_instance_parameter_value {router_014} {PKT_ADDR_L} {18};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_014} {ST_DATA_W} {89};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {62};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_015} {ST_DATA_W} {107};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {44};set_instance_parameter_value {router_016} {PKT_ADDR_L} {18};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_016} {ST_DATA_W} {89};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {62};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_017} {ST_DATA_W} {107};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {62};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_018} {ST_DATA_W} {107};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {17};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {CPU_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {CPU_data_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_data_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_data_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_data_master_limiter} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_data_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_data_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {CPU_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {CPU_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {CPU_data_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {CPU_data_master_limiter} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_data_master_limiter} {VALID_WIDTH} {17};set_instance_parameter_value {CPU_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {CPU_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {CPU_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {CPU_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {CPU_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_data_master_limiter} {REORDER} {0};add_instance {CPU_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_DEST_ID_L} {89};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_SRC_ID_H} {88};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_SRC_ID_L} {84};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTE_CNT_H} {71};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {CPU_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {CPU_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {CPU_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {CPU_instruction_master_limiter} {ST_CHANNEL_W} {17};set_instance_parameter_value {CPU_instruction_master_limiter} {VALID_WIDTH} {17};set_instance_parameter_value {CPU_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {CPU_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {CPU_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CPU_instruction_master_limiter} {REORDER} {0};add_instance {SDRAM_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {SDRAM_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {SDRAM_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {SDRAM_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {pic_mem_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {pic_mem_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pic_mem_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {pic_mem_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {pic_mem_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {background_mem_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_burst_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {background_mem_s1_burst_adapter} {OUT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {background_mem_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {background_mem_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {background_mem_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {background_mem_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {17};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {17};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {17};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {17};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {17};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {SDRAM_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pic_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pic_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {background_mem_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {background_mem_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {SDRAM_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {SDRAM_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pic_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pic_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {background_mem_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {71};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {74};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {72};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {77};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {75};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {79};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {78};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {ST_CHANNEL_W} {17};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {background_mem_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_008} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_008} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_008} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_008} {USE_PACKETS} {1};set_instance_parameter_value {crosser_008} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_008} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_008} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_008} {USE_ERROR} {0};set_instance_parameter_value {crosser_008} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_008} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_009} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_009} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_009} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_009} {USE_PACKETS} {1};set_instance_parameter_value {crosser_009} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_009} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_009} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_009} {USE_ERROR} {0};set_instance_parameter_value {crosser_009} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_009} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_010} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_010} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_010} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_010} {USE_PACKETS} {1};set_instance_parameter_value {crosser_010} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_010} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_010} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_010} {USE_ERROR} {0};set_instance_parameter_value {crosser_010} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_010} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_011} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_011} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_011} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_011} {USE_PACKETS} {1};set_instance_parameter_value {crosser_011} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_011} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_011} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_011} {USE_ERROR} {0};set_instance_parameter_value {crosser_011} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_011} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_012} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_012} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_012} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_012} {USE_PACKETS} {1};set_instance_parameter_value {crosser_012} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_012} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_012} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_012} {USE_ERROR} {0};set_instance_parameter_value {crosser_012} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_012} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_013} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_013} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_013} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_013} {USE_PACKETS} {1};set_instance_parameter_value {crosser_013} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_013} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_013} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_013} {USE_ERROR} {0};set_instance_parameter_value {crosser_013} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_013} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_014} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_014} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_014} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_014} {USE_PACKETS} {1};set_instance_parameter_value {crosser_014} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_014} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_014} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_014} {USE_ERROR} {0};set_instance_parameter_value {crosser_014} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_014} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_014} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_014} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_015} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_015} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_015} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_015} {USE_PACKETS} {1};set_instance_parameter_value {crosser_015} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_015} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_015} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_015} {USE_ERROR} {0};set_instance_parameter_value {crosser_015} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_015} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_015} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_015} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_016} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_016} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_016} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_016} {USE_PACKETS} {1};set_instance_parameter_value {crosser_016} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_016} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_016} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_016} {USE_ERROR} {0};set_instance_parameter_value {crosser_016} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_016} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_016} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_016} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_017} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_017} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_017} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_017} {USE_PACKETS} {1};set_instance_parameter_value {crosser_017} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_017} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_017} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_017} {USE_ERROR} {0};set_instance_parameter_value {crosser_017} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_017} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_017} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_017} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_018} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_018} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_018} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_018} {USE_PACKETS} {1};set_instance_parameter_value {crosser_018} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_018} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_018} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_018} {USE_ERROR} {0};set_instance_parameter_value {crosser_018} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_018} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_018} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_018} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_019} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_019} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_019} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_019} {USE_PACKETS} {1};set_instance_parameter_value {crosser_019} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_019} {CHANNEL_WIDTH} {17};set_instance_parameter_value {crosser_019} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_019} {USE_ERROR} {0};set_instance_parameter_value {crosser_019} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_019} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_019} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_019} {USE_OUTPUT_PIPELINE} {0};add_instance {CPU_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {CPU_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {CPU_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {CPU_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {CPU_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ALT_PLL_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ALT_PLL_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LED_CTRL_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LED_CTRL_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {LT24_buffer_flag_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {LT24_buffer_flag_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ALT_PLL_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ALT_PLL_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {ALT_PLL_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ALT_PLL_c2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ALT_PLL_c2_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {ALT_PLL_c2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {CLK_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CLK_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {CLK_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {CPU_data_master_translator.avalon_universal_master_0} {CPU_data_master_agent.av} {avalon};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {CPU_data_master_translator.avalon_universal_master_0/CPU_data_master_agent.av} {defaultConnection} {false};add_connection {CPU_instruction_master_translator.avalon_universal_master_0} {CPU_instruction_master_agent.av} {avalon};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {CPU_instruction_master_translator.avalon_universal_master_0/CPU_instruction_master_agent.av} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.m0} {JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_UART_avalon_jtag_slave_agent.m0/JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {JTAG_UART_avalon_jtag_slave_agent.rf_source} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.out} {JTAG_UART_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_src} {JTAG_UART_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {JTAG_UART_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/JTAG_UART_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {LT24_CTRL_avalon_slave_0_agent.m0} {LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_CTRL_avalon_slave_0_agent.m0/LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_CTRL_avalon_slave_0_agent.rf_source} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.out} {LT24_CTRL_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LT24_CTRL_avalon_slave_0_agent.rdata_fifo_src} {LT24_CTRL_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {LT24_CTRL_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/LT24_CTRL_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {LED_CTRL_avalon_slave_0_agent.m0} {LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LED_CTRL_avalon_slave_0_agent.m0/LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LED_CTRL_avalon_slave_0_agent.rf_source} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent_rsp_fifo.out} {LED_CTRL_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent.rdata_fifo_src} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {LED_CTRL_avalon_slave_0_agent_rdata_fifo.out} {LED_CTRL_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {LED_CTRL_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/LED_CTRL_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {epcs_flash_controller_0_epcs_control_port_agent.m0} {epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {epcs_flash_controller_0_epcs_control_port_agent.m0/epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rf_source} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.out} {epcs_flash_controller_0_epcs_control_port_agent.rf_sink} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rdata_fifo_src} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.in} {avalon_streaming};add_connection {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.out} {epcs_flash_controller_0_epcs_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {epcs_flash_controller_0_epcs_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/epcs_flash_controller_0_epcs_control_port_agent.cp} {qsys_mm.command};add_connection {CPU_jtag_debug_module_agent.m0} {CPU_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CPU_jtag_debug_module_agent.m0/CPU_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CPU_jtag_debug_module_agent.rf_source} {CPU_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {CPU_jtag_debug_module_agent_rsp_fifo.out} {CPU_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {CPU_jtag_debug_module_agent.rdata_fifo_src} {CPU_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {CPU_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/CPU_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {ALT_PLL_pll_slave_agent.m0} {ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ALT_PLL_pll_slave_agent.m0/ALT_PLL_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ALT_PLL_pll_slave_agent.rf_source} {ALT_PLL_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent_rsp_fifo.out} {ALT_PLL_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent.rdata_fifo_src} {ALT_PLL_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {ALT_PLL_pll_slave_agent_rdata_fifo.out} {ALT_PLL_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {ALT_PLL_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/ALT_PLL_pll_slave_agent.cp} {qsys_mm.command};add_connection {SDRAM_s1_agent.m0} {SDRAM_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {SDRAM_s1_agent.m0/SDRAM_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {SDRAM_s1_agent.rf_source} {SDRAM_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rsp_fifo.out} {SDRAM_s1_agent.rf_sink} {avalon_streaming};add_connection {SDRAM_s1_agent.rdata_fifo_src} {SDRAM_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {SDRAM_s1_agent_rdata_fifo.out} {SDRAM_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {KEY_s1_agent.m0} {KEY_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {KEY_s1_agent.m0/KEY_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {KEY_s1_agent.rf_source} {KEY_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {KEY_s1_agent_rsp_fifo.out} {KEY_s1_agent.rf_sink} {avalon_streaming};add_connection {KEY_s1_agent.rdata_fifo_src} {KEY_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {KEY_s1_agent_rdata_fifo.out} {KEY_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {KEY_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/KEY_s1_agent.cp} {qsys_mm.command};add_connection {TIMER_s1_agent.m0} {TIMER_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TIMER_s1_agent.m0/TIMER_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TIMER_s1_agent.rf_source} {TIMER_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TIMER_s1_agent_rsp_fifo.out} {TIMER_s1_agent.rf_sink} {avalon_streaming};add_connection {TIMER_s1_agent.rdata_fifo_src} {TIMER_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {TIMER_s1_agent_rdata_fifo.out} {TIMER_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {TIMER_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/TIMER_s1_agent.cp} {qsys_mm.command};add_connection {LT24_LCD_RSTN_s1_agent.m0} {LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_LCD_RSTN_s1_agent.m0/LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_LCD_RSTN_s1_agent.rf_source} {LT24_LCD_RSTN_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_LCD_RSTN_s1_agent_rsp_fifo.out} {LT24_LCD_RSTN_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_LCD_RSTN_s1_agent.rdata_fifo_src} {LT24_LCD_RSTN_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {LT24_LCD_RSTN_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/LT24_LCD_RSTN_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.m0} {LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_PENIRQ_N_s1_agent.m0/LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rf_source} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.out} {LT24_TOUCH_PENIRQ_N_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rdata_fifo_src} {LT24_TOUCH_PENIRQ_N_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {LT24_TOUCH_PENIRQ_N_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/LT24_TOUCH_PENIRQ_N_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_BUSY_s1_agent.m0} {LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_BUSY_s1_agent.m0/LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_BUSY_s1_agent.rf_source} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.out} {LT24_TOUCH_BUSY_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_BUSY_s1_agent.rdata_fifo_src} {LT24_TOUCH_BUSY_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {LT24_TOUCH_BUSY_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/LT24_TOUCH_BUSY_s1_agent.cp} {qsys_mm.command};add_connection {pic_mem_s1_agent.m0} {pic_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pic_mem_s1_agent.m0/pic_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pic_mem_s1_agent.rf_source} {pic_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pic_mem_s1_agent_rsp_fifo.out} {pic_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {pic_mem_s1_agent.rdata_fifo_src} {pic_mem_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pic_mem_s1_agent_rdata_fifo.out} {pic_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent.m0} {LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_buffer_flag_s1_agent.m0/LT24_buffer_flag_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_buffer_flag_s1_agent.rf_source} {LT24_buffer_flag_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent_rsp_fifo.out} {LT24_buffer_flag_s1_agent.rf_sink} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent.rdata_fifo_src} {LT24_buffer_flag_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {LT24_buffer_flag_s1_agent_rdata_fifo.out} {LT24_buffer_flag_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {LT24_buffer_flag_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/LT24_buffer_flag_s1_agent.cp} {qsys_mm.command};add_connection {background_mem_s1_agent.m0} {background_mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {background_mem_s1_agent.m0/background_mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {background_mem_s1_agent.rf_source} {background_mem_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {background_mem_s1_agent_rsp_fifo.out} {background_mem_s1_agent.rf_sink} {avalon_streaming};add_connection {background_mem_s1_agent.rdata_fifo_src} {background_mem_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {background_mem_s1_agent_rdata_fifo.out} {background_mem_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {signal_out_s1_agent.m0} {signal_out_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {signal_out_s1_agent.m0/signal_out_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {signal_out_s1_agent.rf_source} {signal_out_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {signal_out_s1_agent_rsp_fifo.out} {signal_out_s1_agent.rf_sink} {avalon_streaming};add_connection {signal_out_s1_agent.rdata_fifo_src} {signal_out_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {signal_out_s1_agent_rdata_fifo.out} {signal_out_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {signal_out_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/signal_out_s1_agent.cp} {qsys_mm.command};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.m0} {LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {LT24_TOUCH_SPI_spi_control_port_agent.m0/LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rf_source} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.out} {LT24_TOUCH_SPI_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rdata_fifo_src} {LT24_TOUCH_SPI_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {LT24_TOUCH_SPI_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/LT24_TOUCH_SPI_spi_control_port_agent.cp} {qsys_mm.command};add_connection {CPU_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {CPU_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {CPU_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {JTAG_UART_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {JTAG_UART_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {LT24_CTRL_avalon_slave_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {LT24_CTRL_avalon_slave_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {LED_CTRL_avalon_slave_0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {LED_CTRL_avalon_slave_0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {epcs_flash_controller_0_epcs_control_port_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {epcs_flash_controller_0_epcs_control_port_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {CPU_jtag_debug_module_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {CPU_jtag_debug_module_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {ALT_PLL_pll_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {ALT_PLL_pll_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {SDRAM_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {KEY_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {KEY_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {TIMER_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {TIMER_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {LT24_LCD_RSTN_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {LT24_LCD_RSTN_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {LT24_TOUCH_PENIRQ_N_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_PENIRQ_N_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {LT24_TOUCH_BUSY_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_BUSY_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {pic_mem_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {LT24_buffer_flag_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {LT24_buffer_flag_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {background_mem_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {background_mem_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {signal_out_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {signal_out_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {LT24_TOUCH_SPI_spi_control_port_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {LT24_TOUCH_SPI_spi_control_port_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router.src} {CPU_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/CPU_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {CPU_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {CPU_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {CPU_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/CPU_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {CPU_data_master_limiter.rsp_src} {CPU_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {CPU_data_master_limiter.rsp_src/CPU_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {CPU_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/CPU_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {CPU_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {CPU_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/CPU_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {CPU_instruction_master_limiter.rsp_src} {CPU_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {CPU_instruction_master_limiter.rsp_src/CPU_instruction_master_agent.rp} {qsys_mm.response};add_connection {SDRAM_s1_burst_adapter.source0} {SDRAM_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_burst_adapter.source0/SDRAM_s1_agent.cp} {qsys_mm.command};add_connection {pic_mem_s1_burst_adapter.source0} {pic_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_burst_adapter.source0/pic_mem_s1_agent.cp} {qsys_mm.command};add_connection {background_mem_s1_burst_adapter.source0} {background_mem_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {background_mem_s1_burst_adapter.source0/background_mem_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {router_008.src} {SDRAM_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/SDRAM_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {SDRAM_s1_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_014.src} {pic_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/pic_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pic_mem_s1_rsp_width_adapter.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_rsp_width_adapter.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_016.src} {background_mem_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/background_mem_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {background_mem_s1_rsp_width_adapter.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {background_mem_s1_rsp_width_adapter.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {SDRAM_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/SDRAM_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {SDRAM_s1_cmd_width_adapter.src} {SDRAM_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {SDRAM_s1_cmd_width_adapter.src/SDRAM_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_012.src} {pic_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/pic_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pic_mem_s1_cmd_width_adapter.src} {pic_mem_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pic_mem_s1_cmd_width_adapter.src/pic_mem_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_014.src} {background_mem_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/background_mem_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {background_mem_s1_cmd_width_adapter.src} {background_mem_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {background_mem_s1_cmd_width_adapter.src/background_mem_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/crosser_005.in} {qsys_mm.command};add_connection {crosser_005.out} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/crosser_007.in} {qsys_mm.command};add_connection {crosser_007.out} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {crosser_008.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/crosser_008.in} {qsys_mm.command};add_connection {crosser_008.out} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {crosser_008.out/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_009.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_009.in} {qsys_mm.command};add_connection {crosser_009.out} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {crosser_009.out/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {crosser_010.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_010.in} {qsys_mm.response};add_connection {crosser_010.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_010.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_011.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_011.in} {qsys_mm.response};add_connection {crosser_011.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_011.out/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {crosser_012.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/crosser_012.in} {qsys_mm.response};add_connection {crosser_012.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_012.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {crosser_013.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_013.in} {qsys_mm.response};add_connection {crosser_013.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_013.out/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_007.src0} {crosser_014.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/crosser_014.in} {qsys_mm.response};add_connection {crosser_014.out} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {crosser_014.out/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {crosser_015.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/crosser_015.in} {qsys_mm.response};add_connection {crosser_015.out} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {crosser_015.out/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_012.src0} {crosser_016.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/crosser_016.in} {qsys_mm.response};add_connection {crosser_016.out} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {crosser_016.out/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {crosser_017.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/crosser_017.in} {qsys_mm.response};add_connection {crosser_017.out} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {crosser_017.out/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {crosser_018.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/crosser_018.in} {qsys_mm.response};add_connection {crosser_018.out} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {crosser_018.out/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {crosser_019.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/crosser_019.in} {qsys_mm.response};add_connection {crosser_019.out} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {crosser_019.out/rsp_mux.sink15} {qsys_mm.response};add_connection {CPU_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {CPU_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_translator.reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_LCD_RSTN_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_agent.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_data_master_limiter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {CPU_instruction_master_limiter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_burst_adapter.cr0_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_rsp_width_adapter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {SDRAM_s1_cmd_width_adapter.clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_008.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_009.in_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_010.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_011.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_012.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_013.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_014.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_015.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_016.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_017.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_018.out_clk_reset} {reset};add_connection {CPU_reset_n_reset_bridge.out_reset} {crosser_019.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_translator.reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {ALT_PLL_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_burst_adapter.cr0_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_burst_adapter.cr0_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_rsp_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {pic_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {background_mem_s1_cmd_width_adapter.clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_009.out_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_011.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_012.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_013.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_016.in_clk_reset} {reset};add_connection {ALT_PLL_inclk_interface_reset_reset_bridge.out_reset} {crosser_018.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_translator.reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {KEY_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {TIMER_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_010.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_014.in_clk_reset} {reset};add_connection {LED_CTRL_reset_sink_reset_bridge.out_reset} {crosser_015.in_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_translator.reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_translator.reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {LT24_buffer_flag_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {signal_out_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_008.out_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_017.in_clk_reset} {reset};add_connection {LT24_buffer_flag_reset_reset_bridge.out_reset} {crosser_019.in_clk_reset} {reset};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_translator.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {JTAG_UART_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_CTRL_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_LCD_RSTN_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_BUSY_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_agent.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_data_master_limiter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_instruction_master_limiter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_burst_adapter.cr0} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_rsp_width_adapter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {SDRAM_s1_cmd_width_adapter.clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_008.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_009.in_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_010.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_011.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_012.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_013.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_014.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_015.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_016.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_017.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_018.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {crosser_019.out_clk} {clock};add_connection {ALT_PLL_c0_clock_bridge.out_clk} {CPU_reset_n_reset_bridge.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_translator.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_avalon_slave_0_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {KEY_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent_rsp_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {TIMER_s1_agent_rdata_fifo.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_010.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_014.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {crosser_015.in_clk} {clock};add_connection {ALT_PLL_c2_clock_bridge.out_clk} {LED_CTRL_reset_sink_reset_bridge.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_translator.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent_rsp_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {signal_out_s1_agent_rdata_fifo.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_burst_adapter.cr0} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_burst_adapter.cr0} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_rsp_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_rsp_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {pic_mem_s1_cmd_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {background_mem_s1_cmd_width_adapter.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_008.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_009.out_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_011.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_012.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_013.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_016.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_017.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_018.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {crosser_019.in_clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {ALT_PLL_inclk_interface_reset_reset_bridge.clk} {clock};add_connection {CLK_50_clk_clock_bridge.out_clk} {LT24_buffer_flag_reset_reset_bridge.clk} {clock};add_interface {ALT_PLL_c0} {clock} {slave};set_interface_property {ALT_PLL_c0} {EXPORT_OF} {ALT_PLL_c0_clock_bridge.in_clk};add_interface {ALT_PLL_c2} {clock} {slave};set_interface_property {ALT_PLL_c2} {EXPORT_OF} {ALT_PLL_c2_clock_bridge.in_clk};add_interface {CLK_50_clk} {clock} {slave};set_interface_property {CLK_50_clk} {EXPORT_OF} {CLK_50_clk_clock_bridge.in_clk};add_interface {ALT_PLL_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ALT_PLL_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {ALT_PLL_inclk_interface_reset_reset_bridge.in_reset};add_interface {CPU_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {CPU_reset_n_reset_bridge_in_reset} {EXPORT_OF} {CPU_reset_n_reset_bridge.in_reset};add_interface {LED_CTRL_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {LED_CTRL_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {LED_CTRL_reset_sink_reset_bridge.in_reset};add_interface {LT24_buffer_flag_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {LT24_buffer_flag_reset_reset_bridge_in_reset} {EXPORT_OF} {LT24_buffer_flag_reset_reset_bridge.in_reset};add_interface {CPU_data_master} {avalon} {slave};set_interface_property {CPU_data_master} {EXPORT_OF} {CPU_data_master_translator.avalon_anti_master_0};add_interface {CPU_instruction_master} {avalon} {slave};set_interface_property {CPU_instruction_master} {EXPORT_OF} {CPU_instruction_master_translator.avalon_anti_master_0};add_interface {ALT_PLL_pll_slave} {avalon} {master};set_interface_property {ALT_PLL_pll_slave} {EXPORT_OF} {ALT_PLL_pll_slave_translator.avalon_anti_slave_0};add_interface {background_mem_s1} {avalon} {master};set_interface_property {background_mem_s1} {EXPORT_OF} {background_mem_s1_translator.avalon_anti_slave_0};add_interface {CPU_jtag_debug_module} {avalon} {master};set_interface_property {CPU_jtag_debug_module} {EXPORT_OF} {CPU_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {epcs_flash_controller_0_epcs_control_port} {avalon} {master};set_interface_property {epcs_flash_controller_0_epcs_control_port} {EXPORT_OF} {epcs_flash_controller_0_epcs_control_port_translator.avalon_anti_slave_0};add_interface {JTAG_UART_avalon_jtag_slave} {avalon} {master};set_interface_property {JTAG_UART_avalon_jtag_slave} {EXPORT_OF} {JTAG_UART_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {KEY_s1} {avalon} {master};set_interface_property {KEY_s1} {EXPORT_OF} {KEY_s1_translator.avalon_anti_slave_0};add_interface {LED_CTRL_avalon_slave_0} {avalon} {master};set_interface_property {LED_CTRL_avalon_slave_0} {EXPORT_OF} {LED_CTRL_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {LT24_buffer_flag_s1} {avalon} {master};set_interface_property {LT24_buffer_flag_s1} {EXPORT_OF} {LT24_buffer_flag_s1_translator.avalon_anti_slave_0};add_interface {LT24_CTRL_avalon_slave_0} {avalon} {master};set_interface_property {LT24_CTRL_avalon_slave_0} {EXPORT_OF} {LT24_CTRL_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {LT24_LCD_RSTN_s1} {avalon} {master};set_interface_property {LT24_LCD_RSTN_s1} {EXPORT_OF} {LT24_LCD_RSTN_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_BUSY_s1} {avalon} {master};set_interface_property {LT24_TOUCH_BUSY_s1} {EXPORT_OF} {LT24_TOUCH_BUSY_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_PENIRQ_N_s1} {avalon} {master};set_interface_property {LT24_TOUCH_PENIRQ_N_s1} {EXPORT_OF} {LT24_TOUCH_PENIRQ_N_s1_translator.avalon_anti_slave_0};add_interface {LT24_TOUCH_SPI_spi_control_port} {avalon} {master};set_interface_property {LT24_TOUCH_SPI_spi_control_port} {EXPORT_OF} {LT24_TOUCH_SPI_spi_control_port_translator.avalon_anti_slave_0};add_interface {pic_mem_s1} {avalon} {master};set_interface_property {pic_mem_s1} {EXPORT_OF} {pic_mem_s1_translator.avalon_anti_slave_0};add_interface {SDRAM_s1} {avalon} {master};set_interface_property {SDRAM_s1} {EXPORT_OF} {SDRAM_s1_translator.avalon_anti_slave_0};add_interface {signal_out_s1} {avalon} {master};set_interface_property {signal_out_s1} {EXPORT_OF} {signal_out_s1_translator.avalon_anti_slave_0};add_interface {TIMER_s1} {avalon} {master};set_interface_property {TIMER_s1} {EXPORT_OF} {TIMER_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ALT_PLL.pll_slave} {0};set_module_assignment {interconnect_id.CPU.data_master} {0};set_module_assignment {interconnect_id.CPU.instruction_master} {1};set_module_assignment {interconnect_id.CPU.jtag_debug_module} {1};set_module_assignment {interconnect_id.JTAG_UART.avalon_jtag_slave} {2};set_module_assignment {interconnect_id.KEY.s1} {3};set_module_assignment {interconnect_id.LED_CTRL.avalon_slave_0} {4};set_module_assignment {interconnect_id.LT24_CTRL.avalon_slave_0} {5};set_module_assignment {interconnect_id.LT24_LCD_RSTN.s1} {6};set_module_assignment {interconnect_id.LT24_TOUCH_BUSY.s1} {7};set_module_assignment {interconnect_id.LT24_TOUCH_PENIRQ_N.s1} {8};set_module_assignment {interconnect_id.LT24_TOUCH_SPI.spi_control_port} {9};set_module_assignment {interconnect_id.LT24_buffer_flag.s1} {10};set_module_assignment {interconnect_id.SDRAM.s1} {11};set_module_assignment {interconnect_id.TIMER.s1} {12};set_module_assignment {interconnect_id.background_mem.s1} {13};set_module_assignment {interconnect_id.epcs_flash_controller_0.epcs_control_port} {14};set_module_assignment {interconnect_id.pic_mem.s1} {15};set_module_assignment {interconnect_id.signal_out.s1} {16};" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DE0_LT24_SOPC" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 7 starting:altera_mm_interconnect "submodules/DE0_LT24_SOPC_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>562</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.030s/0.043s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.026s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.012s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.014s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>177</b> modules, <b>613</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 169 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 167 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>JTAG_UART_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 150 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="CPU_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 148 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>JTAG_UART_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 147 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>JTAG_UART_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 104 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 103 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 102 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 99 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 96 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 90 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 85 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="CPU_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>CPU_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 83 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 80 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 75 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 61 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 58 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 44 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 43 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 42 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SDRAM_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 36 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 16 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 1 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 0 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,1:2,2:1,3:3,4:4,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="DE0_LT24_SOPC:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.0"
   name="DE0_LT24_SOPC_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:0,1:2,2:1,3:3,4:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 176 starting:altera_irq_mapper "submodules/DE0_LT24_SOPC_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:15.0:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="DE0_LT24_SOPC:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="15.0"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC"
     as="irq_synchronizer,irq_synchronizer_001" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 175 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="DE0_LT24_SOPC:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 173 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DE0_LT24_SOPC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:CPU_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.0"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="CPU_data_master_translator,CPU_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 169 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CPU_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CPU_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:JTAG_UART_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="JTAG_UART_avalon_jtag_slave_translator,LT24_CTRL_avalon_slave_0_translator,LED_CTRL_avalon_slave_0_translator,epcs_flash_controller_0_epcs_control_port_translator,CPU_jtag_debug_module_translator,ALT_PLL_pll_slave_translator,SDRAM_s1_translator,KEY_s1_translator,TIMER_s1_translator,LT24_LCD_RSTN_s1_translator,LT24_TOUCH_PENIRQ_N_s1_translator,LT24_TOUCH_BUSY_s1_translator,pic_mem_s1_translator,LT24_buffer_flag_s1_translator,background_mem_s1_translator,signal_out_s1_translator,LT24_TOUCH_SPI_spi_control_port_translator" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 167 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>JTAG_UART_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;JTAG_UART_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b8&quot;
   end=&quot;0x000000000040074c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;LT24_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074b0&quot;
   end=&quot;0x000000000040074b8&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;LED_CTRL_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007000&quot;
   end=&quot;0x00000000004007400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;epcs_flash_controller_0_epcs_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CPU_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004006800&quot;
   end=&quot;0x00000000004007000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ALT_PLL_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000040074a0&quot;
   end=&quot;0x000000000040074b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;SDRAM_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;KEY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007490&quot;
   end=&quot;0x000000000040074a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;TIMER_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007420&quot;
   end=&quot;0x00000000004007440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;LT24_LCD_RSTN_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007480&quot;
   end=&quot;0x00000000004007490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;LT24_TOUCH_PENIRQ_N_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007470&quot;
   end=&quot;0x00000000004007480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;LT24_TOUCH_BUSY_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007460&quot;
   end=&quot;0x00000000004007470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pic_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004004000&quot;
   end=&quot;0x00000000004006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;LT24_buffer_flag_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007450&quot;
   end=&quot;0x00000000004007460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;background_mem_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000004004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;signal_out_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007440&quot;
   end=&quot;0x00000000004007450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;LT24_TOUCH_SPI_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004007400&quot;
   end=&quot;0x00000000004007420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=80,PKT_ADDR_SIDEBAND_L=80,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BURST_TYPE_H=79,PKT_BURST_TYPE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=81,PKT_DATA_SIDEBAND_L=81,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=83,PKT_QOS_L=83,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:CPU_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="CPU_data_master_agent,CPU_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 150 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="CPU_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>CPU_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=72,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:JTAG_UART_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="JTAG_UART_avalon_jtag_slave_agent,LT24_CTRL_avalon_slave_0_agent,LED_CTRL_avalon_slave_0_agent,epcs_flash_controller_0_epcs_control_port_agent,CPU_jtag_debug_module_agent,ALT_PLL_pll_slave_agent,SDRAM_s1_agent,KEY_s1_agent,TIMER_s1_agent,LT24_LCD_RSTN_s1_agent,LT24_TOUCH_PENIRQ_N_s1_agent,LT24_TOUCH_BUSY_s1_agent,pic_mem_s1_agent,LT24_buffer_flag_s1_agent,background_mem_s1_agent,signal_out_s1_agent,LT24_TOUCH_SPI_spi_control_port_agent" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 148 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>JTAG_UART_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,LT24_CTRL_avalon_slave_0_agent_rsp_fifo,LED_CTRL_avalon_slave_0_agent_rsp_fifo,LED_CTRL_avalon_slave_0_agent_rdata_fifo,epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo,epcs_flash_controller_0_epcs_control_port_agent_rdata_fifo,CPU_jtag_debug_module_agent_rsp_fifo,ALT_PLL_pll_slave_agent_rsp_fifo,ALT_PLL_pll_slave_agent_rdata_fifo,SDRAM_s1_agent_rsp_fifo,SDRAM_s1_agent_rdata_fifo,KEY_s1_agent_rsp_fifo,KEY_s1_agent_rdata_fifo,TIMER_s1_agent_rsp_fifo,TIMER_s1_agent_rdata_fifo,LT24_LCD_RSTN_s1_agent_rsp_fifo,LT24_TOUCH_PENIRQ_N_s1_agent_rsp_fifo,LT24_TOUCH_BUSY_s1_agent_rsp_fifo,pic_mem_s1_agent_rsp_fifo,pic_mem_s1_agent_rdata_fifo,LT24_buffer_flag_s1_agent_rsp_fifo,LT24_buffer_flag_s1_agent_rdata_fifo,background_mem_s1_agent_rsp_fifo,background_mem_s1_agent_rdata_fifo,signal_out_s1_agent_rsp_fifo,signal_out_s1_agent_rdata_fifo,LT24_TOUCH_SPI_spi_control_port_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 147 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>JTAG_UART_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=00000000000001000,00000000001000000,00100000000000000,00001000000000000,00000000000010000,00000000000000100,10000000000000000,00000000100000000,01000000000000000,00010000000000000,00000100000000000,00000010000000000,00000001000000000,00000000010000000,00000000000100000,00000000000000010,00000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,13,15,1,4,9,12,16,10,7,8,6,3,0,5,2,END_ADDRESS=0x800,0x4000000,0x4004000,0x4006000,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8,0x40074c0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=14:00000000000001000:0x0:0x800:both:1:0:0:1,11:00000000001000000:0x2000000:0x4000000:both:1:0:0:1,13:00100000000000000:0x4000000:0x4004000:both:1:0:0:1,15:00001000000000000:0x4004000:0x4006000:both:1:0:0:1,1:00000000000010000:0x4006800:0x4007000:both:1:0:0:1,4:00000000000000100:0x4007000:0x4007400:both:1:0:0:1,9:10000000000000000:0x4007400:0x4007420:both:1:0:0:1,12:00000000100000000:0x4007420:0x4007440:both:1:0:0:1,16:01000000000000000:0x4007440:0x4007450:both:1:0:0:1,10:00010000000000000:0x4007450:0x4007460:both:1:0:0:1,7:00000100000000000:0x4007460:0x4007470:read:1:0:0:1,8:00000010000000000:0x4007470:0x4007480:both:1:0:0:1,6:00000001000000000:0x4007480:0x4007490:both:1:0:0:1,3:00000000010000000:0x4007490:0x40074a0:read:1:0:0:1,0:00000000000100000:0x40074a0:0x40074b0:both:1:0:0:1,5:00000000000000010:0x40074b0:0x40074b8:write:1:0:0:1,2:00000000000000001:0x40074b8:0x40074c0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x4000000,0x4004000,0x4006800,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,both,both,read,both,write,both"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x2000000,0x4000000,0x4004000,0x4006800,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:00000000000001000:0x0:0x800:both:1:0:0:1,11:00000000001000000:0x2000000:0x4000000:both:1:0:0:1,13:00100000000000000:0x4000000:0x4004000:both:1:0:0:1,15:00001000000000000:0x4004000:0x4006000:both:1:0:0:1,1:00000000000010000:0x4006800:0x4007000:both:1:0:0:1,4:00000000000000100:0x4007000:0x4007400:both:1:0:0:1,9:10000000000000000:0x4007400:0x4007420:both:1:0:0:1,12:00000000100000000:0x4007420:0x4007440:both:1:0:0:1,16:01000000000000000:0x4007440:0x4007450:both:1:0:0:1,10:00010000000000000:0x4007450:0x4007460:both:1:0:0:1,7:00000100000000000:0x4007460:0x4007470:read:1:0:0:1,8:00000010000000000:0x4007470:0x4007480:both:1:0:0:1,6:00000001000000000:0x4007480:0x4007490:both:1:0:0:1,3:00000000010000000:0x4007490:0x40074a0:read:1:0:0:1,0:00000000000100000:0x40074a0:0x40074b0:both:1:0:0:1,5:00000000000000010:0x40074b0:0x40074b8:write:1:0:0:1,2:00000000000000001:0x40074b8:0x40074c0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000000000001000,00000000001000000,00100000000000000,00001000000000000,00000000000010000,00000000000000100,10000000000000000,00000000100000000,01000000000000000,00010000000000000,00000100000000000,00000010000000000,00000001000000000,00000000010000000,00000000000100000,00000000000000010,00000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,read,both,both,read,both,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter
     name="END_ADDRESS"
     value="0x800,0x4000000,0x4004000,0x4006000,0x4007000,0x4007400,0x4007420,0x4007440,0x4007450,0x4007460,0x4007470,0x4007480,0x4007490,0x40074a0,0x40074b0,0x40074b8,0x40074c0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="11" />
  <parameter
     name="DESTINATION_ID"
     value="14,11,13,15,1,4,9,12,16,10,7,8,6,3,0,5,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 104 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=001,100,010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=14,11,1,END_ADDRESS=0x800,0x4000000,0x4007000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=14:001:0x0:0x800:both:1:0:0:1,11:100:0x2000000:0x4000000:both:1:0:0:1,1:010:0x4006800:0x4007000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000000,0x4006800,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x2000000,0x4006800" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="14:001:0x0:0x800:both:1:0:0:1,11:100:0x2000000:0x4000000:both:1:0:0:1,1:010:0x4006800:0x4007000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,100,010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x800,0x4000000,0x4007000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="11" />
  <parameter name="DESTINATION_ID" value="14,11,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 103 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="router_002,router_003,router_004,router_007,router_009,router_010,router_011,router_012,router_013,router_015,router_017,router_018" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 102 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="router_005,router_006" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 99 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=17,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="48" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="44" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="47" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 96 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=71,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=17,ST_DATA_W=89,TYPE_OF_TRANSACTION=both"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:router_014"
   kind="altera_merlin_router"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_router_014">
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="48" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="44" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="47" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="router_014,router_016" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 90 starting:altera_merlin_router "submodules/DE0_LT24_SOPC_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=71,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=93,PKT_DEST_ID_L=89,PKT_SRC_ID_H=88,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=17,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=17"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:CPU_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="CPU_data_master_limiter,CPU_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 85 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="CPU_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>CPU_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.0:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=56,OUT_BYTE_CNT_H=52,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=54,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BURST_TYPE_H=61,PKT_BURST_TYPE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=53,PKT_BYTE_CNT_L=51,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,ST_CHANNEL_W=17,ST_DATA_W=89"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:SDRAM_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.0"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="45" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="SDRAM_s1_burst_adapter,pic_mem_s1_burst_adapter,background_mem_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 83 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>SDRAM_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=17,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=17"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="17" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="17" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 80 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=17"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="17" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 79 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_005,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 78 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:cmd_mux_003"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="cmd_mux_003,cmd_mux_004,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 75 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_005,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 61 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_007,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 59 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=17,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_004,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 58 starting:altera_merlin_demultiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=17,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="17" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 44 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=17,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="17" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DE0_LT24_SOPC_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 43 starting:altera_merlin_multiplexer "submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=56,IN_PKT_BURSTWRAP_L=54,IN_PKT_BURST_SIZE_H=59,IN_PKT_BURST_SIZE_L=57,IN_PKT_BURST_TYPE_H=61,IN_PKT_BURST_TYPE_L=60,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=53,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=77,OUT_PKT_BURST_SIZE_L=75,OUT_PKT_BURST_TYPE_H=79,OUT_PKT_BURST_TYPE_L=78,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=71,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=17"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:SDRAM_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="104" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:89) src_id(88:84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74:72) byte_cnt(71:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:71) src_id(70:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56:54) byte_cnt(53:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="86" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="SDRAM_s1_rsp_width_adapter,pic_mem_s1_rsp_width_adapter,background_mem_s1_rsp_width_adapter,SDRAM_s1_cmd_width_adapter,pic_mem_s1_cmd_width_adapter,background_mem_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 42 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="SDRAM_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>SDRAM_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=17,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="107" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="17" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007,crosser_008,crosser_009,crosser_010,crosser_011,crosser_012,crosser_013,crosser_014,crosser_015,crosser_016,crosser_017,crosser_018,crosser_019" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 36 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_013,avalon_st_adapter_015,avalon_st_adapter_016" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 16 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 1 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:avalon_st_adapter_006"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0"
     as="avalon_st_adapter_006,avalon_st_adapter_012,avalon_st_adapter_014" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 11 starting:altera_avalon_st_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 0 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 1 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DE0_LT24_SOPC:.:mm_interconnect_0:.:avalon_st_adapter_006:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/Documents/Github/robinsun-fpga/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DE0_LT24_SOPC">queue size: 0 starting:error_adapter "submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
