============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Wed Sep  5 17:02:39 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project demo.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/../../src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "import_device ef2_4.db -package EF2M45LG48B"
CMD-005 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.183283s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (104.2%)

CMD-006 : used memory is 134 MB, reserved memory is 90 MB, peak memory is 134 MB
CMD-004 : start command "import_db demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-022 ERROR: cannot find port qspi_oen on this module in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(48)
VLG-322 : mcu is declared here in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-022 ERROR: cannot find port qspi_rxd on this module in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(49)
VLG-322 : mcu is declared here in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-022 ERROR: cannot find port qspi_txd on this module in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(50)
VLG-322 : mcu is declared here in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-022 ERROR: cannot find port qspi_sclk on this module in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(51)
VLG-322 : mcu is declared here in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-022 ERROR: cannot find port qspi_ss on this module in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(52)
VLG-322 : mcu is declared here in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-939 WARNING: port gpio_h2_out remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-939 WARNING: port gpio_h2_out remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
VLG-004 : elaborate module top in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(2)
VLG-004 : elaborate module pll in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=12,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module mcu in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module EF2_PHY_INTFLASH in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2508)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
VIN-1013 WARNING: input port gpio_h2_in is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h2_in"
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h3_in"
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(74)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(75)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 97/7 useful/useless nets, 58/1 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 10 better
OPT-300 : Optimize round 2
RTL-100 : 96/1 useful/useless nets, 57/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file demo_rtl.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Gate Statistics
#Basic gates           34
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 24
  #LATCH                2
#MACRO_ADD              1
#MACRO_EQ               2

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 20 -waveform 0 10 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 20000, rise: 0, fall 10000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P24;  "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P19;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P18;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P16;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P15;   "
CMD-004 : start command "export_db demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
GAT-100 : EF2_PHY_INTFLASH instance xintflash.
