{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 357,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:22.000000Z",
            "updated_at": "2025-11-16T14:10:22.000000Z",
            "question_paper_name": "IIT M ES DIPLOMA AN EXAM QED4 26 Oct",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QED4",
            "uuid": "7b47e1df-630",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6IjVyanVmT3RZbUd2ZlAvVnFXQ2UvSnc9PSIsInZhbHVlIjoiSVNOcXBIU3ZpUEs1a1BHWklkeFE3UT09IiwibWFjIjoiODQ2YjZhZTJmOThhYjU3Y2QxMzRmMTA5YzBkYjYxZmY4N2U0NTk0MTg4MWYyODkzYmRlZGY4MWQ0YTU1NmVjNCIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 111867,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 166,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530696,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "fbd63ec2fe5bb7712309932d7a1bbb25",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a3e38570-11f0-4248-b2d4-3071da189655",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292528,
                            "question_id": 111867,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123712,
                            "option_image_url": null
                        },
                        {
                            "id": 292529,
                            "question_id": 111867,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123713,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111868,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 167,
                    "question_text_1": null,
                    "question_image_1": "wXn62CDYKp2NtBprOGjrQJ7Rvryn6RYbChpnnezZG6if6dJbUk.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530697,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "da0c4862246097cc022b00e243d77cab",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a43d2ba8-e472-47ec-bdfc-7b8b8db74b4b",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/wXn62CDYKp2NtBprOGjrQJ7Rvryn6RYbChpnnezZG6if6dJbUk.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292530,
                            "question_id": 111868,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123714,
                            "option_image_url": null
                        },
                        {
                            "id": 292531,
                            "question_id": 111868,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123715,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111869,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 168,
                    "question_text_1": null,
                    "question_image_1": "KsqyGtPzPPxPtsStVB2Ih0l7XfNqNfJlMBB35tOH0qG2WeJ9n9.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530698,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "62cb9f095146b4de1e85822eef284286",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "39bc3cdb-81e5-4cf8-9c86-41b1eb2e4d1d",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/KsqyGtPzPPxPtsStVB2Ih0l7XfNqNfJlMBB35tOH0qG2WeJ9n9.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292532,
                            "question_id": 111869,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123716,
                            "option_image_url": null
                        },
                        {
                            "id": 292533,
                            "question_id": 111869,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123717,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111870,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 169,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530699,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "8f5f626a0f65223e84505373df84357a",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0ab75683-2082-4cb2-9abe-3c62bfc29d6a",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292534,
                            "question_id": 111870,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123718,
                            "option_image_url": null
                        },
                        {
                            "id": 292535,
                            "question_id": 111870,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123719,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111871,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 170,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "egoPm5VuGX9FsfyVf3vuJgjC6KwRDdRIGJmh5UDDmtNWEyAnAX.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530700,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "d2b9bbc5e6dcc7d7adb31218b1f37ddd",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "58ba680d-2a6d-43cf-a0f5-869dcc101547",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/egoPm5VuGX9FsfyVf3vuJgjC6KwRDdRIGJmh5UDDmtNWEyAnAX.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292536,
                            "question_id": 111871,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123720,
                            "option_image_url": null
                        },
                        {
                            "id": 292537,
                            "question_id": 111871,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123721,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111872,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 171,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530701,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b16f277b29fdd9deb8c451045dd737ad",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "0fb420d1-02c0-4bc7-827f-4289d5b83eb5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292538,
                            "question_id": 111872,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123722,
                            "option_image_url": null
                        },
                        {
                            "id": 292539,
                            "question_id": 111872,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123723,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111873,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 172,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530702,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4f271184534e6430db326a40853c308f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "ae4b68ad-c0ae-4903-9cbb-fc1b7eb226e4",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292540,
                            "question_id": 111873,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123724,
                            "option_image_url": null
                        },
                        {
                            "id": 292541,
                            "question_id": 111873,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123725,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111874,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 173,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530703,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9ffb526eef77460185e6388f8ee640a2",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c032551c-0f1e-499c-bccd-00539966e4fa",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292542,
                            "question_id": 111874,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123726,
                            "option_image_url": null
                        },
                        {
                            "id": 292543,
                            "question_id": 111874,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123727,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111875,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 174,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530704,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "fcfc28f1b9e7112db0220f6069b60f97",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a2792eae-541b-4ab1-9057-4849c9d44568",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292544,
                            "question_id": 111875,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123728,
                            "option_image_url": null
                        },
                        {
                            "id": 292545,
                            "question_id": 111875,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123729,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111876,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 175,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530705,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b4b85e3d1f09b21595f8aab10eac80d6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5680466a-468d-40e3-a7aa-a27d79adaca5",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292546,
                            "question_id": 111876,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123730,
                            "option_image_url": null
                        },
                        {
                            "id": 292547,
                            "question_id": 111876,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123731,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111877,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 176,
                    "question_text_1": null,
                    "question_image_1": "Gw1w7yDky8di7046bjEoA69zefI9PCTC7Cp9kTZcvpWC45tUk2.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530706,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "592a08e7e1c461205e2344e12f9f5807",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f2d161ab-6d4c-490e-aa3b-7b10808826ea",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/Gw1w7yDky8di7046bjEoA69zefI9PCTC7Cp9kTZcvpWC45tUk2.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292548,
                            "question_id": 111877,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123732,
                            "option_image_url": null
                        },
                        {
                            "id": 292549,
                            "question_id": 111877,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123733,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111878,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 177,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530707,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c62adfe07a0ec00a355bf679dcb66e6d",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "84164af4-e691-4b26-a868-542fb6a38ff9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292550,
                            "question_id": 111878,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123734,
                            "option_image_url": null
                        },
                        {
                            "id": 292551,
                            "question_id": 111878,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123735,
                            "option_image_url": null
                        },
                        {
                            "id": 292552,
                            "question_id": 111878,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123736,
                            "option_image_url": null
                        },
                        {
                            "id": 292553,
                            "question_id": 111878,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123737,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111879,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 178,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530708,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ba30a84ff21e8bc3326f6a7c3b363e76",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "80fbe1e6-0bc8-4617-8323-4c2324b1b693",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292554,
                            "question_id": 111879,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123738,
                            "option_image_url": null
                        },
                        {
                            "id": 292555,
                            "question_id": 111879,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123739,
                            "option_image_url": null
                        },
                        {
                            "id": 292556,
                            "question_id": 111879,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123740,
                            "option_image_url": null
                        },
                        {
                            "id": 292557,
                            "question_id": 111879,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123741,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111880,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 179,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530709,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b153480590ae5115bc1fbd6407b8e401",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "cb9f34ec-c961-4de6-95d0-80a4d6caa4b2",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292558,
                            "question_id": 111880,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123742,
                            "option_image_url": null
                        },
                        {
                            "id": 292559,
                            "question_id": 111880,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123743,
                            "option_image_url": null
                        },
                        {
                            "id": 292560,
                            "question_id": 111880,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123744,
                            "option_image_url": null
                        },
                        {
                            "id": 292561,
                            "question_id": 111880,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123745,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111881,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 180,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530710,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "78d4dcc591274cbf8edb94c99c028a0f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "d1a15803-16e3-4521-b80f-ec7b875123bf",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292562,
                            "question_id": 111881,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123746,
                            "option_image_url": null
                        },
                        {
                            "id": 292563,
                            "question_id": 111881,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123747,
                            "option_image_url": null
                        },
                        {
                            "id": 292564,
                            "question_id": 111881,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123748,
                            "option_image_url": null
                        },
                        {
                            "id": 292565,
                            "question_id": 111881,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123749,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111882,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 181,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530711,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1972a36bc29f7f9688ad6a6145163e69",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "db873262-dd2e-433e-aa98-ec29fdf6feb3",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292566,
                            "question_id": 111882,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123750,
                            "option_image_url": null
                        },
                        {
                            "id": 292567,
                            "question_id": 111882,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123751,
                            "option_image_url": null
                        },
                        {
                            "id": 292568,
                            "question_id": 111882,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123752,
                            "option_image_url": null
                        },
                        {
                            "id": 292569,
                            "question_id": 111882,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123753,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111883,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530712,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111884,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 182,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530713,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a5214ca806d06a571c2f160f1b7ca733",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111883,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f28abf81-7efb-49a5-8903-c53988b5f8a9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292570,
                            "question_id": 111884,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123754,
                            "option_image_url": null
                        },
                        {
                            "id": 292571,
                            "question_id": 111884,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123755,
                            "option_image_url": null
                        },
                        {
                            "id": 292572,
                            "question_id": 111884,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123756,
                            "option_image_url": null
                        },
                        {
                            "id": 292573,
                            "question_id": 111884,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123757,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111883,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530712,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111885,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 183,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530714,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "7b58b0a8ba40fb4c7988d84760790fea",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111883,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c7ed4af7-a70d-4eb9-94b6-8b727a8904b3",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292574,
                            "question_id": 111885,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123758,
                            "option_image_url": null
                        },
                        {
                            "id": 292575,
                            "question_id": 111885,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123759,
                            "option_image_url": null
                        },
                        {
                            "id": 292576,
                            "question_id": 111885,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123760,
                            "option_image_url": null
                        },
                        {
                            "id": 292577,
                            "question_id": 111885,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123761,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111883,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530712,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111886,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 184,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530715,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c154d35713fe016ba73c9c85fc02fa2b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111883,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "1a581cb4-fa90-463b-8df8-6515959c4745",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292578,
                            "question_id": 111886,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123762,
                            "option_image_url": null
                        },
                        {
                            "id": 292579,
                            "question_id": 111886,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123763,
                            "option_image_url": null
                        },
                        {
                            "id": 292580,
                            "question_id": 111886,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123764,
                            "option_image_url": null
                        },
                        {
                            "id": 292581,
                            "question_id": 111886,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123765,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111883,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530712,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111887,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 185,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530716,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b5c8d1821227eaa425bde0fcafa83ddc",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111883,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f47afef0-15fa-443f-93ea-3a0085b62766",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292582,
                            "question_id": 111887,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123766,
                            "option_image_url": null
                        },
                        {
                            "id": 292583,
                            "question_id": 111887,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123767,
                            "option_image_url": null
                        },
                        {
                            "id": 292584,
                            "question_id": 111887,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123768,
                            "option_image_url": null
                        },
                        {
                            "id": 292585,
                            "question_id": 111887,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123769,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111883,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530712,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111888,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 186,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530717,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "1d7613048c9003ae2a1ecb43baa8d8dc",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111883,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "3bfe2f39-7952-4e68-adcd-cc0f422d5079",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292586,
                            "question_id": 111888,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123770,
                            "option_image_url": null
                        },
                        {
                            "id": 292587,
                            "question_id": 111888,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123771,
                            "option_image_url": null
                        },
                        {
                            "id": 292588,
                            "question_id": 111888,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123772,
                            "option_image_url": null
                        },
                        {
                            "id": 292589,
                            "question_id": 111888,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123773,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111883,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530712,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "244140a1-ffb1-4b54-86ae-d519ba64fd3e",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111889,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530718,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111890,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 187,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530719,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b3f4405359560c42332db644323cb8ba",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111889,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "27b2dd22-9b81-4eb2-8707-4a287315ab9e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292590,
                            "question_id": 111890,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123774,
                            "option_image_url": null
                        },
                        {
                            "id": 292591,
                            "question_id": 111890,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123775,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111889,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530718,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                        "question_image_url": [
                            "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111891,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 188,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530720,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "bf5298d8d4815f5aa8c06bc33623dcf8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111889,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5ff79111-059a-4985-944b-76e93fe4a902",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292592,
                            "question_id": 111891,
                            "option_text": "",
                            "option_image": "7VpwvbxwFGAc5udku9ogNywRKNUNtqU8A4OACI6bIQVbCgjpTW.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123776,
                            "option_image_url": "app/option_images/7VpwvbxwFGAc5udku9ogNywRKNUNtqU8A4OACI6bIQVbCgjpTW.png"
                        },
                        {
                            "id": 292593,
                            "question_id": 111891,
                            "option_text": "",
                            "option_image": "Wfpmtdy7pP4rz7D8VKmI73Fs4Fwy0Lhz320QBDitzfqYKiS96h.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123777,
                            "option_image_url": "app/option_images/Wfpmtdy7pP4rz7D8VKmI73Fs4Fwy0Lhz320QBDitzfqYKiS96h.png"
                        },
                        {
                            "id": 292594,
                            "question_id": 111891,
                            "option_text": "",
                            "option_image": "qDEdWN6kjdKUBUKnyltz24n0YVAf6X3PdLmJA1xMbBdVqRjnsS.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123778,
                            "option_image_url": "app/option_images/qDEdWN6kjdKUBUKnyltz24n0YVAf6X3PdLmJA1xMbBdVqRjnsS.png"
                        },
                        {
                            "id": 292595,
                            "question_id": 111891,
                            "option_text": "",
                            "option_image": "QkT3979vKk3MkiodOQRgQYw4FmoCg2F8Ch30jJIsZAaac2VLFW.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123779,
                            "option_image_url": "app/option_images/QkT3979vKk3MkiodOQRgQYw4FmoCg2F8Ch30jJIsZAaac2VLFW.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111889,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530718,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                        "question_image_url": [
                            "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111892,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 189,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530721,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c5f98245c47aa12877dafcdf12cd467b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111889,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "245fbfd8-c569-4f5e-99c8-a6b74b8550c4",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292596,
                            "question_id": 111892,
                            "option_text": "",
                            "option_image": "emvGNuZHOapmFedMTnR3QMHLUIQNcNXMroall2VQJBfqMEO3bo.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123780,
                            "option_image_url": "app/option_images/emvGNuZHOapmFedMTnR3QMHLUIQNcNXMroall2VQJBfqMEO3bo.png"
                        },
                        {
                            "id": 292597,
                            "question_id": 111892,
                            "option_text": "",
                            "option_image": "6XAkQusfm72y5ygtoBDasywyzXA8MgsYNhWbmv5JonJ54ZimCn.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123781,
                            "option_image_url": "app/option_images/6XAkQusfm72y5ygtoBDasywyzXA8MgsYNhWbmv5JonJ54ZimCn.png"
                        },
                        {
                            "id": 292598,
                            "question_id": 111892,
                            "option_text": "",
                            "option_image": "RRyY2CkO4j5YQNXFv8BDnphGeOFuL6jRsviwj01pDGhoEF5ran.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123782,
                            "option_image_url": "app/option_images/RRyY2CkO4j5YQNXFv8BDnphGeOFuL6jRsviwj01pDGhoEF5ran.png"
                        },
                        {
                            "id": 292599,
                            "question_id": 111892,
                            "option_text": "",
                            "option_image": "kdhQsHYc8nAQyyUy266rInRD5Yhi1SVToWtsokB3kNNTLvuIOW.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123783,
                            "option_image_url": "app/option_images/kdhQsHYc8nAQyyUy266rInRD5Yhi1SVToWtsokB3kNNTLvuIOW.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111889,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530718,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                        "question_image_url": [
                            "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111893,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 190,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530722,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ddf7f20a6300c7278df45d72f8767934",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111889,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "90df9921-fa73-4816-a10d-aa4fffe872a6",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292600,
                            "question_id": 111893,
                            "option_text": "",
                            "option_image": "svE8pxEQDBN11xXdYqG3ANVH0ONq9J6PlIUe1xKH2uxweY1nUx.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123784,
                            "option_image_url": "app/option_images/svE8pxEQDBN11xXdYqG3ANVH0ONq9J6PlIUe1xKH2uxweY1nUx.png"
                        },
                        {
                            "id": 292601,
                            "question_id": 111893,
                            "option_text": "",
                            "option_image": "AOUFDwRRr3x8hzjIQ6TLQaoQzVjFdB7Se49MnRlmycainF791B.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123785,
                            "option_image_url": "app/option_images/AOUFDwRRr3x8hzjIQ6TLQaoQzVjFdB7Se49MnRlmycainF791B.png"
                        },
                        {
                            "id": 292602,
                            "question_id": 111893,
                            "option_text": "",
                            "option_image": "yahCBQUaMMFrC4DId8hcxoXsQNKY8p8JTlwdzgYfj7LW5kNrRe.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123786,
                            "option_image_url": "app/option_images/yahCBQUaMMFrC4DId8hcxoXsQNKY8p8JTlwdzgYfj7LW5kNrRe.png"
                        },
                        {
                            "id": 292603,
                            "question_id": 111893,
                            "option_text": "",
                            "option_image": "Qvl9II4xfM2CvSC6LgrB6R7lhbIlLTUcoqB8DdXijEcLcbNOei.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123787,
                            "option_image_url": "app/option_images/Qvl9II4xfM2CvSC6LgrB6R7lhbIlLTUcoqB8DdXijEcLcbNOei.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111889,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530718,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                        "question_image_url": [
                            "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111894,
                    "exam_id": 1,
                    "question_paper_id": 357,
                    "question_number": 191,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "ZmCvyS6KgAB7sczXHVwNbu8YoR8lqSLuHMzeV9rCm8wHzWQ0JV.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:23.000000Z",
                    "updated_at": "2025-11-16T14:10:23.000000Z",
                    "question_num_long": 6406531530723,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ffaae9e69a3dccc67bf6c333f0846d9b",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111889,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "959a29d5-56e3-43e9-b787-cce50677ca98",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/ZmCvyS6KgAB7sczXHVwNbu8YoR8lqSLuHMzeV9rCm8wHzWQ0JV.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 292604,
                            "question_id": 111894,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123788,
                            "option_image_url": null
                        },
                        {
                            "id": 292605,
                            "question_id": 111894,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123789,
                            "option_image_url": null
                        },
                        {
                            "id": 292606,
                            "question_id": 111894,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123790,
                            "option_image_url": null
                        },
                        {
                            "id": 292607,
                            "question_id": 111894,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:23.000000Z",
                            "updated_at": "2025-11-16T14:10:23.000000Z",
                            "option_number": 6406535123791,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111889,
                        "exam_id": 1,
                        "question_paper_id": 357,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:23.000000Z",
                        "updated_at": "2025-11-16T14:10:23.000000Z",
                        "question_num_long": 6406531530718,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "a5a12ea0-4f74-46e4-ae07-f7cef71da3c9",
                        "question_image_url": [
                            "/question_images/DTCJBMw5CPsBmHKHFa5i1TpIbqHdAkxtfc6EkLK7GO5zi4DL1d.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/7b47e1df-630",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}