{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704448777433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704448777433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  5 15:29:37 2024 " "Processing started: Fri Jan  5 15:29:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704448777433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448777433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_folowing1 -c Line_folowing1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_folowing1 -c Line_folowing1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448777433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704448777682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704448777682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(40) " "Verilog HDL information at pwm_generator1.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/pwm_generator1.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704448785815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file Fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fault_detection " "Found entity 1: Fault_detection" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux_1.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "adc_controller.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448785821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704448785876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst\"" {  } { { "line_follower.v" "b2v_inst" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst2 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst2\"" {  } { { "line_follower.v" "b2v_inst2" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785901 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_a Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"m1_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785903 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_b Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"m1_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785903 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_a Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"m2_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785903 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_b Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"m2_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785903 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_left Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"dutycyc_left\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785904 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_right Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"dutycyc_right\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785904 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node_flag Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"node_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785904 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nodes Line_Following.v(43) " "Verilog HDL Always Construct warning at Line_Following.v(43): inferring latch(es) for variable \"nodes\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704448785904 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node_flag Line_Following.v(43) " "Inferred latch for \"node_flag\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[0\] Line_Following.v(43) " "Inferred latch for \"dutycyc_right\[0\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[1\] Line_Following.v(43) " "Inferred latch for \"dutycyc_right\[1\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[2\] Line_Following.v(43) " "Inferred latch for \"dutycyc_right\[2\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[3\] Line_Following.v(43) " "Inferred latch for \"dutycyc_right\[3\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[0\] Line_Following.v(43) " "Inferred latch for \"dutycyc_left\[0\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[1\] Line_Following.v(43) " "Inferred latch for \"dutycyc_left\[1\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[2\] Line_Following.v(43) " "Inferred latch for \"dutycyc_left\[2\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[3\] Line_Following.v(43) " "Inferred latch for \"dutycyc_left\[3\]\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785905 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_b Line_Following.v(43) " "Inferred latch for \"m2_b\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785906 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_a Line_Following.v(43) " "Inferred latch for \"m2_a\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785906 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_b Line_Following.v(43) " "Inferred latch for \"m1_b\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785906 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_a Line_Following.v(43) " "Inferred latch for \"m1_a\" at Line_Following.v(43)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448785906 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:b2v_inst3 " "Elaborating entity \"demux\" for hierarchy \"demux:b2v_inst3\"" {  } { { "line_follower.v" "b2v_inst3" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst5 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst5\"" {  } { { "line_follower.v" "b2v_inst5" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst6 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst6\"" {  } { { "line_follower.v" "b2v_inst6" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fault_detection Fault_detection:b2v_inst8 " "Elaborating entity \"Fault_detection\" for hierarchy \"Fault_detection:b2v_inst8\"" {  } { { "line_follower.v" "b2v_inst8" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448785924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(60) " "Verilog HDL assignment warning at Fault_detection.v(60): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704448785926 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(89) " "Verilog HDL assignment warning at Fault_detection.v(89): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704448785926 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Fault_detection.v(101) " "Verilog HDL assignment warning at Fault_detection.v(101): truncated value with size 32 to match size of target (4)" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704448785928 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Fault_detection.v(107) " "Verilog HDL assignment warning at Fault_detection.v(107): truncated value with size 32 to match size of target (16)" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704448785929 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.data_a 0 Fault_detection.v(17) " "Net \"msg_contain.data_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704448785931 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.waddr_a 0 Fault_detection.v(17) " "Net \"msg_contain.waddr_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704448785931 "|line_follower|Fault_detection:b2v_inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "msg_contain.we_a 0 Fault_detection.v(17) " "Net \"msg_contain.we_a\" at Fault_detection.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "Fault_detection.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Fault_detection.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704448785931 "|line_follower|Fault_detection:b2v_inst8"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a524 " "Found entity 1: altsyncram_a524" {  } { { "db/altsyncram_a524.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/altsyncram_a524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448788982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448788982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448789032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448789032 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448789584 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704448789738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.05.15:29:52 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl " "2024.01.05.15:29:52 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448792962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448794403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448794495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448795491 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704448796188 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_hub sld_hub.vhd " "Entity \"sld_hub\" obtained from \"sld_hub.vhd\" instead of from Quartus Prime megafunction library" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1704448796417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd 17 6 " "Found 17 design units, including 6 entities, in source file /home/atharvak/Quartus/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_hub_pack (altera_sld) " "Found design unit 1: sld_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_hub_pack-body " "Found design unit 2: sld_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_jtag_hub_pack (altera_sld) " "Found design unit 3: sld_jtag_hub_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_hub_pack-body " "Found design unit 4: sld_jtag_hub_pack-body" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_pack (altera_sld) " "Found design unit 5: jtag_pack (altera_sld)" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 264 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_hub-rtl " "Found design unit 6: sld_hub-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_sld_fab_with_jtag_input-rtl " "Found design unit 7: alt_sld_fab_with_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 986 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_sld_fab_without_jtag_input-rtl " "Found design unit 8: alt_sld_fab_without_jtag_input-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1044 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sld_jtag_interface_mod-rtl " "Found design unit 9: sld_jtag_interface_mod-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sld_jtag_interface_mod_device_family_specific-rtl " "Found design unit 10: sld_jtag_interface_mod_device_family_specific-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1360 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sld_shadow_jsm-rtl " "Found design unit 11: sld_shadow_jsm-rtl" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1568 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Found entity 1: sld_hub" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_with_jtag_input " "Found entity 2: alt_sld_fab_with_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_sld_fab_without_jtag_input " "Found entity 3: alt_sld_fab_without_jtag_input" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "4 sld_jtag_interface_mod " "Found entity 4: sld_jtag_interface_mod" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "5 sld_jtag_interface_mod_device_family_specific " "Found entity 5: sld_jtag_interface_mod_device_family_specific" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""} { "Info" "ISGN_ENTITY_NAME" "6 sld_shadow_jsm " "Found entity 6: sld_shadow_jsm" {  } { { "sld_hub.vhd" "" { Text "/home/atharvak/./Quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde63dadb7/alt_sld_fab.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796901 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448796901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448796901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704448797006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448797006 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704448799096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Line_Following:b2v_inst2\|node_flag " "Latch Line_Following:b2v_inst2\|node_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ADC_Controller:b2v_inst\|dout_ch1\[8\] " "Ports ENA and PRE on the latch are fed by the same signal ADC_Controller:b2v_inst\|dout_ch1\[8\]" {  } { { "adc_controller.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/adc_controller.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704448799199 ""}  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/Line_Following.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704448799199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1_R1 GND " "Pin \"led1_R1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led1_R1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_G1 GND " "Pin \"led1_G1\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led1_G1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_R2 GND " "Pin \"led2_R2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led2_R2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_G2 GND " "Pin \"led2_G2\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led2_G2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_R3 GND " "Pin \"led3_R3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led3_R3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_G3 GND " "Pin \"led3_G3\" is stuck at GND" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/AK_Line_Following/line_follower.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704448799444 "|line_follower|led3_G3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704448799444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448799544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/atharvak/E-yantra23/AK_Line_Following/output_files/Line_folowing1.map.smsg " "Generated suppressed messages file /home/atharvak/E-yantra23/AK_Line_Following/output_files/Line_folowing1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448800205 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 151 215 0 0 64 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 151 of its 215 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1704448801275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704448801336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704448801336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2122 " "Implemented 2122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704448801627 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704448801627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2006 " "Implemented 2006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704448801627 ""} { "Info" "ICUT_CUT_TM_RAMS" "91 " "Implemented 91 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704448801627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704448801627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704448801643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  5 15:30:01 2024 " "Processing ended: Fri Jan  5 15:30:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704448801643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704448801643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704448801643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704448801643 ""}
