{'buf0': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['802:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90c50>]},
 'buf1': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['803:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90dd0>]},
 'csr': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [[]],
         'DLines': ['801:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90ad0>]},
 'dma_in_buf_sz1': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [[]],
                    'DLines': ['804:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90f50>]},
 'dma_out_buf_avail': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [[]],
                       'DLines': ['805:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17dc4110>]},
 'dma_req': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [[]],
             'DLines': ['799:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90850>]},
 'dout': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['796:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90490>]},
 'ep_match': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['800:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90990>]},
 'inta': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['797:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d905d0>]},
 'intb': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['798:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0a17d90710>]}}
