VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob016_m2014_q4j_test.sv:16: $finish called at 501 (1ps)
Hint: Output 'sum' has no mismatches.
Hint: Total mismatched samples is 0 out of 100 samples

Simulation finished at 501 ps
Mismatches: 0 in 100 samples
