#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 22 14:08:30 2025
# Process ID: 11873
# Current directory: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1
# Command line: vivado -log design_1_TrafficLight_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TrafficLight_0_0.tcl
# Log file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/design_1_TrafficLight_0_0.vds
# Journal file: /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/vivado.jou
# Running On: 2df93fe410a0, OS: Linux, CPU Frequency: 2502.057 MHz, CPU Physical cores: 1, Host memory: 33601 MB
#-----------------------------------------------------------
source design_1_TrafficLight_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_TrafficLight_0_0
Command: synth_design -top design_1_TrafficLight_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11941
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3733.121 ; gain = 382.828 ; free physical = 12915 ; free virtual = 16639
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_TrafficLight_0_0' [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/synth/design_1_TrafficLight_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'TrafficLight' [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ipshared/a81e/hdl/verilog/TrafficLight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'TrafficLight' (0#1) [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ipshared/a81e/hdl/verilog/TrafficLight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TrafficLight_0_0' (0#1) [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/synth/design_1_TrafficLight_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3811.582 ; gain = 461.289 ; free physical = 12380 ; free virtual = 16313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3826.922 ; gain = 476.629 ; free physical = 12386 ; free virtual = 16319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3826.922 ; gain = 476.629 ; free physical = 12386 ; free virtual = 16319
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3827.602 ; gain = 0.055 ; free physical = 12382 ; free virtual = 16315
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/constraints/TrafficLight_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.gen/sources_1/bd/design_1/ip/design_1_TrafficLight_0_0/constraints/TrafficLight_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.992 ; gain = 0.000 ; free physical = 12316 ; free virtual = 16253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3972.742 ; gain = 0.734 ; free physical = 12315 ; free virtual = 16252
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12293 ; free virtual = 16231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12293 ; free virtual = 16231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12293 ; free virtual = 16231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12287 ; free virtual = 16225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12279 ; free virtual = 16218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12276 ; free virtual = 16215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12276 ; free virtual = 16215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12276 ; free virtual = 16215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    29|
|2     |LUT1   |     4|
|3     |LUT2   |     5|
|4     |LUT3   |     7|
|5     |LUT4   |    12|
|6     |LUT5   |    12|
|7     |LUT6   |    12|
|8     |FDRE   |    85|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16224
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3972.852 ; gain = 476.633 ; free physical = 12284 ; free virtual = 16223
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3972.852 ; gain = 622.559 ; free physical = 12284 ; free virtual = 16223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3972.852 ; gain = 0.000 ; free physical = 12283 ; free virtual = 16226
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3972.852 ; gain = 0.000 ; free physical = 12276 ; free virtual = 16219
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 59ade1b2
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3972.852 ; gain = 1009.953 ; free physical = 12275 ; free virtual = 16219
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3111.960; main = 2603.109; forked = 556.655
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6943.391; main = 3962.617; forked = 3000.863
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/design_1_TrafficLight_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_TrafficLight_0_0, cache-ID = 9f5187e1a7752d91
INFO: [Common 17-1381] The checkpoint '/home/user/work/2025/02_vitis_hls/qiita/lesson_7/hw/traffic_light/traffic_light.runs/design_1_TrafficLight_0_0_synth_1/design_1_TrafficLight_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_TrafficLight_0_0_utilization_synth.rpt -pb design_1_TrafficLight_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 14:09:13 2025...
