<stg><name>areWedgeSuperPointsEqual</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22

]]></Node>
<StgValue><ssdm name="wsp22_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2

]]></Node>
<StgValue><ssdm name="wsp2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11

]]></Node>
<StgValue><ssdm name="wsp11_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1

]]></Node>
<StgValue><ssdm name="wsp1_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="3">
<![CDATA[
:4 %wsp22_cast = zext i3 %wsp22_read

]]></Node>
<StgValue><ssdm name="wsp22_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %shl_ln870 = shl i8 %wsp2_read, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln870"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %add_ln870_6 = add i8 %shl_ln870, i8 %wsp2_read

]]></Node>
<StgValue><ssdm name="add_ln870_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln870_7 = add i8 %add_ln870_6, i8 %wsp22_cast

]]></Node>
<StgValue><ssdm name="add_ln870_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
:8 %zext_ln870_4 = zext i8 %add_ln870_7

]]></Node>
<StgValue><ssdm name="zext_ln870_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="3">
<![CDATA[
:10 %wsp11_cast = zext i3 %wsp11_read

]]></Node>
<StgValue><ssdm name="wsp11_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %shl_ln870_6 = shl i8 %wsp1_read, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln870_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %add_ln870_8 = add i8 %shl_ln870_6, i8 %wsp1_read

]]></Node>
<StgValue><ssdm name="add_ln870_8"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %add_ln870_9 = add i8 %add_ln870_8, i8 %wsp11_cast

]]></Node>
<StgValue><ssdm name="add_ln870_9"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
:14 %zext_ln870_5 = zext i8 %add_ln870_9

]]></Node>
<StgValue><ssdm name="zext_ln870_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_5

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:17 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
:18 %patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:17 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
:18 %patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln870 = icmp_eq  i64 %patches_superpoints_0_load, i64 %patches_superpoints_0_load_9

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20 %br_ln37 = br i1 %icmp_ln870, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
:5 %zext_ln870_2 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln870_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %add_ln870_2 = add i8 %zext_ln870_2, i8 120

]]></Node>
<StgValue><ssdm name="add_ln870_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:0 %shl_ln870_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln870_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="13">
<![CDATA[
:1 %zext_ln870 = zext i13 %shl_ln870_2

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:2 %shl_ln870_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln870_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="11">
<![CDATA[
:3 %zext_ln870_1 = zext i11 %shl_ln870_3

]]></Node>
<StgValue><ssdm name="zext_ln870_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln870 = add i14 %zext_ln870_1, i14 %zext_ln870

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="8">
<![CDATA[
:8 %zext_ln870_3 = zext i8 %add_ln870_2

]]></Node>
<StgValue><ssdm name="zext_ln870_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln870_1 = add i14 %zext_ln870_3, i14 %add_ln870

]]></Node>
<StgValue><ssdm name="add_ln870_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_1, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:28 %shl_ln870_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln870_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
:29 %zext_ln870_8 = zext i6 %shl_ln870_1

]]></Node>
<StgValue><ssdm name="zext_ln870_8"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31 %add_ln870_5 = add i8 %zext_ln870_8, i8 120

]]></Node>
<StgValue><ssdm name="add_ln870_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:24 %shl_ln870_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln870_4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="13">
<![CDATA[
:25 %zext_ln870_6 = zext i13 %shl_ln870_4

]]></Node>
<StgValue><ssdm name="zext_ln870_6"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:26 %shl_ln870_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln870_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="11">
<![CDATA[
:27 %zext_ln870_7 = zext i11 %shl_ln870_5

]]></Node>
<StgValue><ssdm name="zext_ln870_7"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:30 %add_ln870_4 = add i14 %zext_ln870_7, i14 %zext_ln870_6

]]></Node>
<StgValue><ssdm name="add_ln870_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="8">
<![CDATA[
:32 %zext_ln870_9 = zext i8 %add_ln870_5

]]></Node>
<StgValue><ssdm name="zext_ln870_9"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:33 %add_ln870_3 = add i14 %zext_ln870_9, i14 %add_ln870_4

]]></Node>
<StgValue><ssdm name="add_ln870_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40 %trunc_ln870_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_3, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln870_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="87" st_id="14" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="29" op_0_bw="14">
<![CDATA[
:10 %zext_ln870_10 = zext i14 %add_ln870_1

]]></Node>
<StgValue><ssdm name="zext_ln870_10"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln870 = mul i29 %zext_ln870_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln870 = mul i29 %zext_ln870_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="14">
<![CDATA[
:34 %zext_ln870_13 = zext i14 %add_ln870_3

]]></Node>
<StgValue><ssdm name="zext_ln870_13"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:35 %mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870_1"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="98" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln870 = mul i29 %zext_ln870_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:35 %mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870_1"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="102" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:11 %mul_ln870 = mul i29 %zext_ln870_10, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:14 %tmp_121_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15 %add_ln870_10 = add i8 %tmp_121_cast, i8 %udiv_ln_cast

]]></Node>
<StgValue><ssdm name="add_ln870_10"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17 %urem_ln870 = urem i11 %trunc_ln, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3">
<![CDATA[
:18 %trunc_ln870 = trunc i3 %urem_ln870

]]></Node>
<StgValue><ssdm name="trunc_ln870"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
:19 %zext_ln870_11 = zext i3 %trunc_ln870

]]></Node>
<StgValue><ssdm name="zext_ln870_11"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20 %add_ln870_11 = add i8 %add_ln870_10, i8 %zext_ln870_11

]]></Node>
<StgValue><ssdm name="add_ln870_11"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:35 %mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870_1"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="113" st_id="19" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:35 %mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215

]]></Node>
<StgValue><ssdm name="mul_ln870_1"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36 %udiv_ln870_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="udiv_ln870_1_cast"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:38 %tmp_123_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_35, i2 0

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39 %add_ln870_12 = add i8 %tmp_123_cast, i8 %udiv_ln870_1_cast

]]></Node>
<StgValue><ssdm name="add_ln870_12"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:41 %urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5

]]></Node>
<StgValue><ssdm name="urem_ln870_1"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3">
<![CDATA[
:42 %trunc_ln870_2 = trunc i3 %urem_ln870_1

]]></Node>
<StgValue><ssdm name="trunc_ln870_2"/></StgValue>
</operation>

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="3">
<![CDATA[
:43 %zext_ln870_14 = zext i3 %trunc_ln870_2

]]></Node>
<StgValue><ssdm name="zext_ln870_14"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44 %add_ln870_13 = add i8 %add_ln870_12, i8 %zext_ln870_14

]]></Node>
<StgValue><ssdm name="add_ln870_13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
:21 %zext_ln870_12 = zext i8 %add_ln870_11

]]></Node>
<StgValue><ssdm name="zext_ln870_12"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_12

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_27"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
:23 %patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_10"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
:45 %zext_ln870_15 = zext i8 %add_ln870_13

]]></Node>
<StgValue><ssdm name="zext_ln870_15"/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_28"/></StgValue>
</operation>

<operation id="127" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:47 %patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="128" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
:23 %patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_10"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:47 %patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="130" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48 %icmp_ln870_1 = icmp_eq  i64 %patches_superpoints_0_load_10, i64 %patches_superpoints_0_load_11

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:49 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty = phi i1 %icmp_ln870_1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1 %ret_ln37 = ret i1 %empty

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
