// Seed: 1890264077
module module_0;
  wire [-1 : 1  ==?  1] id_1 = id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wor id_9,
    output wor id_10,
    output supply1 id_11,
    input tri id_12
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 ();
endmodule
