/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 448 176 664 304)
	(text "romtest" (rect 86 0 137 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 112 25 124)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[14..0]" (rect 0 0 82 14)(font "Arial" (font_size 8)))
		(text "address[14..0]" (rect 4 18 86 32)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 88 32)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 98 33 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112))
	)
	(port
		(pt 216 32)
		(output)
		(text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
		(text "q[7..0]" (rect 183 18 218 32)(font "Arial" (font_size 8)))
		(line (pt 216 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(text "8 bits" (rect 109 23 121 50)(font "Arial" )(vertical))
		(text "32768 words" (rect 120 13 132 74)(font "Arial" )(vertical))
		(text "Block type: AUTO" (rect 48 114 137 126)(font "Arial" ))
		(line (pt 104 24)(pt 136 24))
		(line (pt 136 24)(pt 136 96))
		(line (pt 136 96)(pt 104 96))
		(line (pt 104 96)(pt 104 24))
		(line (pt 118 58)(pt 123 63))
		(line (pt 118 62)(pt 123 57))
		(line (pt 88 27)(pt 96 27))
		(line (pt 96 27)(pt 96 39))
		(line (pt 96 39)(pt 88 39))
		(line (pt 88 39)(pt 88 27))
		(line (pt 88 34)(pt 90 36))
		(line (pt 90 36)(pt 88 38))
		(line (pt 80 36)(pt 88 36))
		(line (pt 96 32)(pt 104 32)(line_width 3))
		(line (pt 80 112)(pt 80 36))
		(line (pt 0 0)(pt 217 0))
		(line (pt 217 0)(pt 217 130))
		(line (pt 0 130)(pt 217 130))
		(line (pt 0 0)(pt 0 130))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
	)
)
(symbol
	(rect 872 184 1032 296)
	(text "BOARD_VHDL_ROM" (rect 5 0 110 12)(font "Arial" ))
	(text "inst1" (rect 8 96 30 113)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A[14..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "A[14..0]" (rect 21 27 59 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 43 42 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "OE_L" (rect 0 0 27 12)(font "Arial" ))
		(text "OE_L" (rect 21 59 48 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CE_L" (rect 0 0 27 12)(font "Arial" ))
		(text "CE_L" (rect 21 75 48 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 160 32)
		(output)
		(text "D[7..0]" (rect 0 0 34 12)(font "Arial" ))
		(text "D[7..0]" (rect 111 27 145 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 96))
	)
)
