// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _bigint_math_HH_
#define _bigint_math_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bigint_math_PERIPH_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_PERIPH_BUS_ADDR_WIDTH = 10,
         unsigned int C_S_AXI_PERIPH_BUS_DATA_WIDTH = 32>
struct bigint_math : public sc_module {
    // Port declarations 20
    sc_in< sc_logic > s_axi_PERIPH_BUS_AWVALID;
    sc_out< sc_logic > s_axi_PERIPH_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_PERIPH_BUS_ADDR_WIDTH> > s_axi_PERIPH_BUS_AWADDR;
    sc_in< sc_logic > s_axi_PERIPH_BUS_WVALID;
    sc_out< sc_logic > s_axi_PERIPH_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_PERIPH_BUS_DATA_WIDTH> > s_axi_PERIPH_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_PERIPH_BUS_DATA_WIDTH/8> > s_axi_PERIPH_BUS_WSTRB;
    sc_in< sc_logic > s_axi_PERIPH_BUS_ARVALID;
    sc_out< sc_logic > s_axi_PERIPH_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_PERIPH_BUS_ADDR_WIDTH> > s_axi_PERIPH_BUS_ARADDR;
    sc_out< sc_logic > s_axi_PERIPH_BUS_RVALID;
    sc_in< sc_logic > s_axi_PERIPH_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_PERIPH_BUS_DATA_WIDTH> > s_axi_PERIPH_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_PERIPH_BUS_RRESP;
    sc_out< sc_logic > s_axi_PERIPH_BUS_BVALID;
    sc_in< sc_logic > s_axi_PERIPH_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_PERIPH_BUS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    // Port declarations for the virtual clock. 
    sc_in_clk ap_virtual_clock;


    // Module declarations
    bigint_math(sc_module_name name);
    SC_HAS_PROCESS(bigint_math);

    ~bigint_math();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    bigint_math_PERIPH_BUS_s_axi<C_S_AXI_PERIPH_BUS_ADDR_WIDTH,C_S_AXI_PERIPH_BUS_DATA_WIDTH>* bigint_math_PERIPH_BUS_s_axi_U;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<2048> > number1_V;
    sc_signal< sc_lv<2048> > number2_V;
    sc_signal< sc_lv<2048> > output_V;
    sc_signal< sc_logic > output_V_ap_vld;
    sc_signal< sc_logic > ap_rst_n_inv;
    static const sc_logic ap_const_logic_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_output_V();
    void thread_output_V_ap_vld();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
