Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Dec  8 14:54:08 2018
| Host             : fabian running 64-bit unknown
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.665        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.478        |
| Device Static (W)        | 0.188        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 54.3         |
| Junction Temperature (C) | 55.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.116 |        5 |       --- |             --- |
| Slice Logic              |     0.175 |    93027 |       --- |             --- |
|   LUT as Logic           |     0.150 |    38196 |     53200 |           71.80 |
|   Register               |     0.013 |    40377 |    106400 |           37.95 |
|   CARRY4                 |     0.009 |     2891 |     13300 |           21.74 |
|   LUT as Distributed RAM |     0.002 |      154 |     17400 |            0.89 |
|   LUT as Shift Register  |     0.002 |      992 |     17400 |            5.70 |
|   F7/F8 Muxes            |    <0.001 |      228 |     53200 |            0.43 |
|   Others                 |    <0.001 |     3956 |       --- |             --- |
| Signals                  |     0.323 |    80276 |       --- |             --- |
| Block RAM                |     0.310 |      110 |       140 |           78.57 |
| DSPs                     |     0.019 |       26 |       220 |           11.82 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.188 |          |           |                 |
| Total                    |     2.665 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.948 |       0.920 |      0.029 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.036 |       0.025 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.766 |       0.722 |      0.044 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                      | Constraint (ns) |
+------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                   |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31            |            33.3 |
+------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                   |     2.477 |
|   design_1_i                                                                       |     2.477 |
|     axi_bram_ctrl_0                                                                |     0.003 |
|       U0                                                                           |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                 |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                      |     0.003 |
|             I_RD_CHNL                                                              |     0.002 |
|               I_WRAP_BRST                                                          |    <0.001 |
|             I_WR_CHNL                                                              |    <0.001 |
|               BID_FIFO                                                             |    <0.001 |
|               I_WRAP_BRST                                                          |    <0.001 |
|     axi_dma_1                                                                      |     0.010 |
|       U0                                                                           |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.003 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_DATA_FIFO                                                          |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |     0.002 |
|                     xpm_fifo_base_inst                                             |     0.002 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |     0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_MSTR_PCC                                                             |    <0.001 |
|               I_STRT_STRB_GEN                                                      |    <0.001 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                  |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                     |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.001 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     axi_dma_2                                                                      |     0.008 |
|       U0                                                                           |     0.008 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                    |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_MSTR_PCC                                                             |    <0.001 |
|               I_STRT_STRB_GEN                                                      |    <0.001 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                             |    <0.001 |
|                     xpm_fifo_base_inst                                             |    <0.001 |
|                       gen_fwft.rdpp1_inst                                          |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                  |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                  |    <0.001 |
|                       rdp_inst                                                     |    <0.001 |
|                       rdpp1_inst                                                   |    <0.001 |
|                       rst_d1_inst                                                  |    <0.001 |
|                       wrp_inst                                                     |    <0.001 |
|                       wrpp1_inst                                                   |    <0.001 |
|                       xpm_fifo_rst_inst                                            |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                     |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.001 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     axi_interconnect_0                                                             |     0.004 |
|       s02_couplers                                                                 |     0.000 |
|         auto_pc                                                                    |     0.000 |
|           inst                                                                     |     0.000 |
|       xbar                                                                         |     0.004 |
|         inst                                                                       |     0.004 |
|           gen_samd.crossbar_samd                                                   |     0.004 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                       |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     axi_interconnect_1                                                             |     0.009 |
|       m01_couplers                                                                 |     0.004 |
|         auto_pc                                                                    |     0.004 |
|           inst                                                                     |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.004 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s00_couplers                                                                 |     0.000 |
|         auto_pc                                                                    |     0.000 |
|           inst                                                                     |     0.000 |
|       xbar                                                                         |     0.004 |
|         inst                                                                       |     0.004 |
|           gen_samd.crossbar_samd                                                   |     0.004 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                       |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     axi_interconnect_2                                                             |     0.007 |
|       m00_couplers                                                                 |     0.001 |
|         auto_pc                                                                    |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                           |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                  |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                            |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                    |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm_gen.dm                                        |    <0.001 |
|                                 RAM_reg_0_31_0_0                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |    <0.001 |
|                 USE_BURSTS.cmd_queue                                               |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                    |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm_gen.dm                                        |    <0.001 |
|                                 RAM_reg_0_31_0_5                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                          |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                    |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm_gen.dm                                        |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |    <0.001 |
|               USE_WRITE.write_data_inst                                            |    <0.001 |
|       s00_couplers                                                                 |    <0.001 |
|         auto_us                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |    <0.001 |
|               USE_READ.read_addr_inst                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                            |    <0.001 |
|               si_register_slice_inst                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|       s01_couplers                                                                 |    <0.001 |
|         auto_us                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                            |    <0.001 |
|               si_register_slice_inst                                               |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|       s02_couplers                                                                 |    <0.001 |
|         auto_us                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |    <0.001 |
|               USE_READ.read_addr_inst                                              |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                            |    <0.001 |
|               si_register_slice_inst                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|       s03_couplers                                                                 |    <0.001 |
|         auto_us                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                            |    <0.001 |
|               si_register_slice_inst                                               |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|       xbar                                                                         |     0.002 |
|         inst                                                                       |     0.002 |
|           gen_samd.crossbar_samd                                                   |     0.002 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |     0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b.b_pipe                                                             |    <0.001 |
|               r.r_pipe                                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[3].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[3].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[3].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     axi_interconnect_3                                                             |     0.001 |
|       xbar                                                                         |     0.001 |
|         inst                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_mem_intercon                                                               |     0.001 |
|       m01_couplers                                                                 |     0.000 |
|         auto_pc                                                                    |     0.000 |
|           inst                                                                     |     0.000 |
|       xbar                                                                         |     0.001 |
|         inst                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_timer_0                                                                    |     0.003 |
|       U0                                                                           |     0.003 |
|         AXI4_LITE_I                                                                |     0.001 |
|           I_SLAVE_ATTACHMENT                                                       |     0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         TC_CORE_I                                                                  |     0.002 |
|           COUNTER_0_I                                                              |     0.001 |
|             COUNTER_I                                                              |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                             |    <0.001 |
|             COUNTER_I                                                              |    <0.001 |
|           READ_MUX_I                                                               |    <0.001 |
|           TIMER_CONTROL_I                                                          |    <0.001 |
|             INPUT_DOUBLE_REGS                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     blk_mem_gen_0                                                                  |     0.003 |
|       U0                                                                           |     0.003 |
|         inst_blk_mem_gen                                                           |     0.003 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |     0.003 |
|             valid.cstr                                                             |     0.003 |
|               ramloop[0].ram.r                                                     |     0.001 |
|                 prim_noinit.ram                                                    |     0.001 |
|               ramloop[1].ram.r                                                     |     0.001 |
|                 prim_noinit.ram                                                    |     0.001 |
|     doKmean_0                                                                      |     0.428 |
|       U0                                                                           |     0.428 |
|         centroids_U                                                                |     0.020 |
|           doKmean_centroids_ram_U                                                  |     0.020 |
|         doKmean_CRTL_BUS_s_axi_U                                                   |    <0.001 |
|         doKmean_fadd_32nshbi_U15                                                   |     0.012 |
|           doKmean_ap_fadd_3_full_dsp_32_u                                          |     0.006 |
|             U0                                                                     |     0.006 |
|               i_synth                                                              |     0.006 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.006 |
|                   SPEED_OP.DSP.OP                                                  |     0.006 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         doKmean_fadd_32nshbi_U16                                                   |     0.006 |
|           doKmean_ap_fadd_3_full_dsp_32_u                                          |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.005 |
|                   SPEED_OP.DSP.OP                                                  |     0.005 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |    <0.001 |
|         doKmean_fdiv_32nsibs_U17                                                   |     0.028 |
|           doKmean_ap_fdiv_14_no_dsp_32_u                                           |     0.020 |
|             U0                                                                     |     0.020 |
|               i_synth                                                              |     0.020 |
|                 DIV_OP.SPD.OP                                                      |     0.020 |
|                   EXP                                                              |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     EXP_SIG_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     FLOW_DEC_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIGN_UP_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_UP_DELAY                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MANT_DIV                                                         |     0.019 |
|                     RT[0].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[10].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[11].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[11].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[12].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[13].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[13].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[14].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[15].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[15].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[16].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[17].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[17].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[18].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[19].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[19].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[1].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[20].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[21].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[21].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[22].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[23].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[23].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[23].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[24].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[25].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[25].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[2].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[3].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[3].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[4].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[5].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[5].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[6].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[7].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[7].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[8].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[9].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[9].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     EXP_ADD.ADD                                                    |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|         doKmean_mac_muladlbW_U21                                                   |    <0.001 |
|           doKmean_mac_muladlbW_DSP48_1_U                                           |    <0.001 |
|         doKmean_mac_muladlbW_U22                                                   |    <0.001 |
|           doKmean_mac_muladlbW_DSP48_1_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U23                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U24                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U25                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U26                                                   |     0.002 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |     0.002 |
|         doKmean_mac_muladncg_U27                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U28                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U29                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U30                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U31                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U32                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U33                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U34                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U35                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U36                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U37                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U38                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U39                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U40                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U41                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U42                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U43                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U44                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U45                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U46                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U47                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U48                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U49                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U50                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U51                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U52                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U53                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U54                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U55                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U56                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U57                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U58                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U59                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U60                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U61                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U62                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U63                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U64                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U65                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U66                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U67                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U68                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mul_mul_7kbM_U19                                                   |    <0.001 |
|           doKmean_mul_mul_7kbM_DSP48_0_U                                           |    <0.001 |
|         doKmean_mul_mul_7kbM_U20                                                   |    <0.001 |
|           doKmean_mul_mul_7kbM_DSP48_0_U                                           |    <0.001 |
|         doKmean_sitofp_32jbC_U18                                                   |     0.006 |
|           doKmean_ap_sitofp_4_no_dsp_32_u                                          |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |     0.004 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |     0.002 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         grp_get_cluster_fu_3582                                                    |     0.123 |
|           doKmean_faddfsub_bkb_U1                                                  |     0.011 |
|             doKmean_ap_faddfsub_3_full_dsp_32_u                                    |     0.006 |
|               U0                                                                   |     0.006 |
|                 i_synth                                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                                |     0.006 |
|                       A_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.001 |
|                         DSP2                                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.003 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|           doKmean_faddfsub_bkb_U3                                                  |     0.016 |
|             doKmean_ap_faddfsub_3_full_dsp_32_u                                    |     0.007 |
|               U0                                                                   |     0.007 |
|                 i_synth                                                            |     0.007 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.007 |
|                     SPEED_OP.DSP.OP                                                |     0.007 |
|                       A_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.001 |
|                         DSP2                                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.003 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|           doKmean_fcmp_32nseOg_U5                                                  |    <0.001 |
|             doKmean_ap_fcmp_0_no_dsp_32_u                                          |    <0.001 |
|               U0                                                                   |    <0.001 |
|                 i_synth                                                            |    <0.001 |
|                   COMP_OP.SPD.OP                                                   |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                                          |    <0.001 |
|                       WIDE_AND                                                     |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                                   |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                 |    <0.001 |
|                       WIDE_NOR                                                     |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                                          |    <0.001 |
|                       C_CHAIN                                                      |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                                   |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                 |    <0.001 |
|                       WIDE_NOR                                                     |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                                    |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|           doKmean_fmul_32nsdEe_U4                                                  |     0.013 |
|             doKmean_ap_fmul_2_max_dsp_32_u                                         |     0.010 |
|               U0                                                                   |     0.010 |
|                 i_synth                                                            |     0.010 |
|                   MULT.OP                                                          |     0.010 |
|                     EXP                                                            |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                                              |    <0.001 |
|                       EXP_PRE_RND_DEL                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       IP_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SIG_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     MULT                                                           |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                             |     0.002 |
|                         DSP1                                                       |    <0.001 |
|                         DSP2                                                       |     0.001 |
|                     OP                                                             |     0.007 |
|                     R_AND_R                                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                             |    <0.001 |
|           doKmean_fsqrt_32nfYi_U6                                                  |     0.013 |
|             doKmean_ap_fsqrt_10_no_dsp_32_u                                        |     0.013 |
|               U0                                                                   |     0.013 |
|                 i_synth                                                            |     0.013 |
|                   SQRT_OP.SPD.OP                                                   |     0.013 |
|                     i_mant_calc.EXP                                                |    <0.001 |
|                       EXP_SIG_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SIGN_DET_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     i_mant_calc.MANT_SQRT                                          |     0.012 |
|                       Q_MANT_LP_DEL                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RM_MANT_LP_DEL                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[0].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[10].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[11].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[11].MA_DEL.MANT_DEL                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[11].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[12].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[13].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[14].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[14].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[15].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[16].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[17].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[17].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[18].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[19].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[1].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[20].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[20].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[21].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[22].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[23].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[23].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[24].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[2].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[2].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[2].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[3].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[4].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[5].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[5].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[5].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[6].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[7].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[8].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[8].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[8].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[9].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                     i_mant_calc.OP                                                 |    <0.001 |
|                     i_mant_calc.ROUND                                              |    <0.001 |
|                       LOGIC.RND1                                                   |    <0.001 |
|                       LOGIC.RND2                                                   |    <0.001 |
|                       RND_BIT_GEN                                                  |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                   |    <0.001 |
|           doKmean_fsub_32nscud_U2                                                  |     0.014 |
|             doKmean_ap_fsub_3_full_dsp_32_u                                        |     0.009 |
|               U0                                                                   |     0.009 |
|                 i_synth                                                            |     0.009 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.009 |
|                     SPEED_OP.DSP.OP                                                |     0.009 |
|                       A_IP_DELAY                                                   |     0.001 |
|                         i_pipe                                                     |     0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.002 |
|                         DSP2                                                       |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.004 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |     0.001 |
|                           i_pipe                                                   |     0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|         new_centroids_U                                                            |     0.020 |
|           doKmean_new_centrg8j_ram_U                                               |     0.020 |
|         np_cluster_U                                                               |     0.010 |
|           doKmean_np_cluster_ram_U                                                 |     0.010 |
|         points_U                                                                   |     0.141 |
|           doKmean_points_ram_U                                                     |     0.141 |
|         results_U                                                                  |     0.006 |
|           doKmean_results_ram_U                                                    |     0.006 |
|     doKmean_1                                                                      |     0.427 |
|       U0                                                                           |     0.427 |
|         centroids_U                                                                |     0.020 |
|           doKmean_centroids_ram_U                                                  |     0.020 |
|         doKmean_CRTL_BUS_s_axi_U                                                   |    <0.001 |
|         doKmean_fadd_32nshbi_U15                                                   |     0.012 |
|           doKmean_ap_fadd_3_full_dsp_32_u                                          |     0.006 |
|             U0                                                                     |     0.006 |
|               i_synth                                                              |     0.006 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.006 |
|                   SPEED_OP.DSP.OP                                                  |     0.006 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         doKmean_fadd_32nshbi_U16                                                   |     0.006 |
|           doKmean_ap_fadd_3_full_dsp_32_u                                          |     0.005 |
|             U0                                                                     |     0.005 |
|               i_synth                                                              |     0.005 |
|                 ADDSUB_OP.ADDSUB                                                   |     0.005 |
|                   SPEED_OP.DSP.OP                                                  |     0.005 |
|                     A_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     B_IP_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                         |     0.001 |
|                       DSP2                                                         |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                        |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                             |    <0.001 |
|                       Z_14_LZD_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     DSP48E1_BODY.EXP                                               |     0.002 |
|                       A_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       A_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       BMA_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_EXP_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_SIGN_DELAY                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       CANCELLATION_DELAY                                           |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       DET_SIGN_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                           |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                     |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       NUMB_CMP                                                     |    <0.001 |
|                         NOT_FAST.CMP                                               |    <0.001 |
|                           C_CHAIN                                                  |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SUB_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                    |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                          |     0.001 |
|                       FULL_USAGE_DSP.LOD                                           |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                     |     0.001 |
|         doKmean_fdiv_32nsibs_U17                                                   |     0.028 |
|           doKmean_ap_fdiv_14_no_dsp_32_u                                           |     0.020 |
|             U0                                                                     |     0.020 |
|               i_synth                                                              |     0.020 |
|                 DIV_OP.SPD.OP                                                      |     0.020 |
|                   EXP                                                              |    <0.001 |
|                     EXP_PRE_RND_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     EXP_SIG_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     FLOW_DEC_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     INV_OP_DEL                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     IP_SIGN_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     SIGN_UP_DELAY                                                  |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_DELAY                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     STATE_UP_DELAY                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   MANT_DIV                                                         |     0.018 |
|                     RT[0].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[10].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[11].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[11].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[12].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[13].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[13].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[14].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[15].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[15].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[16].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[17].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[17].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[18].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[19].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[19].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[1].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[1].Q_DEL                                                    |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[20].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[21].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[21].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[22].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[23].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[23].MANT_DEL                                                |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[23].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[24].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[25].ADDSUB                                                  |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[25].Q_DEL                                                   |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[2].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[3].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[3].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[4].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[5].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[5].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[6].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[7].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[7].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     RT[8].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                     RT[9].ADDSUB                                                   |    <0.001 |
|                       ADDSUB                                                       |    <0.001 |
|                         Q_DEL                                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                     RT[9].MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |    <0.001 |
|                   ROUND                                                            |    <0.001 |
|                     EXP_ADD.ADD                                                    |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|         doKmean_mac_muladlbW_U21                                                   |    <0.001 |
|           doKmean_mac_muladlbW_DSP48_1_U                                           |    <0.001 |
|         doKmean_mac_muladlbW_U22                                                   |    <0.001 |
|           doKmean_mac_muladlbW_DSP48_1_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U23                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U24                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U25                                                   |    <0.001 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |    <0.001 |
|         doKmean_mac_muladmb6_U26                                                   |     0.002 |
|           doKmean_mac_muladmb6_DSP48_2_U                                           |     0.002 |
|         doKmean_mac_muladncg_U27                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U28                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U29                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U30                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U31                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U32                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U33                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladncg_U34                                                   |    <0.001 |
|           doKmean_mac_muladncg_DSP48_3_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U35                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U36                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U37                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U38                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U39                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U40                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U41                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U42                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U43                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U44                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U45                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U46                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U47                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U48                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U49                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladocq_U50                                                   |    <0.001 |
|           doKmean_mac_muladocq_DSP48_4_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U51                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U52                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U53                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U54                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U55                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U56                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U57                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U58                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U59                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U60                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U61                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U62                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U63                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U64                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U65                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U66                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U67                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mac_muladpcA_U68                                                   |    <0.001 |
|           doKmean_mac_muladpcA_DSP48_5_U                                           |    <0.001 |
|         doKmean_mul_mul_7kbM_U19                                                   |    <0.001 |
|           doKmean_mul_mul_7kbM_DSP48_0_U                                           |    <0.001 |
|         doKmean_mul_mul_7kbM_U20                                                   |    <0.001 |
|           doKmean_mul_mul_7kbM_DSP48_0_U                                           |    <0.001 |
|         doKmean_sitofp_32jbC_U18                                                   |     0.007 |
|           doKmean_ap_sitofp_4_no_dsp_32_u                                          |     0.004 |
|             U0                                                                     |     0.004 |
|               i_synth                                                              |     0.004 |
|                 FIX_TO_FLT_OP.SPD.OP                                               |     0.004 |
|                   EXP                                                              |    <0.001 |
|                     ZERO_DELAY                                                     |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     a_is_signed.IP_SIGN_DELAY                                      |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                          |    <0.001 |
|                     Q_DEL                                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   LZE                                                              |    <0.001 |
|                     ENCODE[0].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].DIST_DEL                                             |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     ENCODE[1].MUX_0                                                |    <0.001 |
|                       OP_DEL                                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     ZERO_DET_CC_1                                                  |    <0.001 |
|                     ZERO_DET_CC_2.CC                                               |    <0.001 |
|                   NEED_Z_DET.Z_DET                                                 |    <0.001 |
|                     ENCODE[1].Z_DET_DEL                                            |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                     Z_C_DEL                                                        |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   NORM_SHIFT                                                       |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                          |    <0.001 |
|                       i_pipe                                                       |    <0.001 |
|                   OP                                                               |     0.002 |
|                   ROUND                                                            |    <0.001 |
|                     LOGIC.RND1                                                     |    <0.001 |
|                     LOGIC.RND2                                                     |    <0.001 |
|                     RND_BIT_GEN                                                    |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                          |    <0.001 |
|                   Z_C_DEL                                                          |    <0.001 |
|                     i_pipe                                                         |    <0.001 |
|         grp_get_cluster_fu_3582                                                    |     0.118 |
|           doKmean_faddfsub_bkb_U1                                                  |     0.010 |
|             doKmean_ap_faddfsub_3_full_dsp_32_u                                    |     0.006 |
|               U0                                                                   |     0.006 |
|                 i_synth                                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                                |     0.006 |
|                       A_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.001 |
|                         DSP2                                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.003 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |    <0.001 |
|           doKmean_faddfsub_bkb_U3                                                  |     0.015 |
|             doKmean_ap_faddfsub_3_full_dsp_32_u                                    |     0.006 |
|               U0                                                                   |     0.006 |
|                 i_synth                                                            |     0.006 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.006 |
|                     SPEED_OP.DSP.OP                                                |     0.006 |
|                       A_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.001 |
|                         DSP2                                                       |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.003 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.001 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|           doKmean_fcmp_32nseOg_U5                                                  |    <0.001 |
|             doKmean_ap_fcmp_0_no_dsp_32_u                                          |    <0.001 |
|               U0                                                                   |    <0.001 |
|                 i_synth                                                            |    <0.001 |
|                   COMP_OP.SPD.OP                                                   |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                                          |    <0.001 |
|                       WIDE_AND                                                     |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                                   |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                 |    <0.001 |
|                       WIDE_NOR                                                     |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                                          |    <0.001 |
|                       C_CHAIN                                                      |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                                   |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                 |    <0.001 |
|                       WIDE_NOR                                                     |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                                    |    <0.001 |
|                       CARRY_ZERO_DET                                               |    <0.001 |
|           doKmean_fmul_32nsdEe_U4                                                  |     0.012 |
|             doKmean_ap_fmul_2_max_dsp_32_u                                         |     0.010 |
|               U0                                                                   |     0.010 |
|                 i_synth                                                            |     0.010 |
|                   MULT.OP                                                          |     0.010 |
|                     EXP                                                            |    <0.001 |
|                       COND_DET_A                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       COND_DET_B                                                   |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                               |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                       EXP_ADD.C_CHAIN                                              |    <0.001 |
|                       EXP_PRE_RND_DEL                                              |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       IP_SIGN_DELAY                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SIG_DELAY                                                    |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     MULT                                                           |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                             |     0.002 |
|                         DSP1                                                       |    <0.001 |
|                         DSP2                                                       |     0.001 |
|                     OP                                                             |     0.006 |
|                     R_AND_R                                                        |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                         |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                             |    <0.001 |
|           doKmean_fsqrt_32nfYi_U6                                                  |     0.012 |
|             doKmean_ap_fsqrt_10_no_dsp_32_u                                        |     0.012 |
|               U0                                                                   |     0.012 |
|                 i_synth                                                            |     0.012 |
|                   SQRT_OP.SPD.OP                                                   |     0.012 |
|                     i_mant_calc.EXP                                                |    <0.001 |
|                       EXP_SIG_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       SIGN_DET_DELAY                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       STATE_DELAY                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                     i_mant_calc.MANT_SQRT                                          |     0.011 |
|                       Q_MANT_LP_DEL                                                |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RM_MANT_LP_DEL                                               |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[0].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[10].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[11].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[11].MA_DEL.MANT_DEL                                       |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[11].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[12].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[13].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[14].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[14].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[15].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[16].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[17].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[17].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[18].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[19].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[1].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[20].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[20].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[21].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[22].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[23].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[23].Q_DEL                                                 |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[24].ADDSUB                                                |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[2].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[2].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[2].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[3].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[4].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[5].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[5].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[5].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[6].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[7].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                       RT[8].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                           Q_DEL                                                    |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                       RT[8].MA_DEL.MANT_DEL                                        |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[8].Q_DEL                                                  |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       RT[9].ADDSUB                                                 |    <0.001 |
|                         ADDSUB                                                     |    <0.001 |
|                     i_mant_calc.OP                                                 |    <0.001 |
|                     i_mant_calc.ROUND                                              |    <0.001 |
|                       LOGIC.RND1                                                   |    <0.001 |
|                       LOGIC.RND2                                                   |    <0.001 |
|                       RND_BIT_GEN                                                  |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                   |    <0.001 |
|           doKmean_fsub_32nscud_U2                                                  |     0.013 |
|             doKmean_ap_fsub_3_full_dsp_32_u                                        |     0.009 |
|               U0                                                                   |     0.009 |
|                 i_synth                                                            |     0.009 |
|                   ADDSUB_OP.ADDSUB                                                 |     0.009 |
|                     SPEED_OP.DSP.OP                                                |     0.009 |
|                       A_IP_DELAY                                                   |     0.001 |
|                         i_pipe                                                     |     0.001 |
|                       B_IP_DELAY                                                   |    <0.001 |
|                         i_pipe                                                     |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                       |     0.002 |
|                         DSP2                                                       |     0.002 |
|                         ZERO_14_DET.CARRY_MUX                                      |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                           |    <0.001 |
|                         Z_14_LZD_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                       DSP48E1_BODY.EXP                                             |     0.004 |
|                         A_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         A_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         BMA_EXP_DELAY                                              |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_EXP_DELAY                                                |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         B_SIGN_DELAY                                               |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         CANCELLATION_DELAY                                         |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         COND_DET_A                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         COND_DET_B                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                              |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                             |    <0.001 |
|                             i_pipe                                                 |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                             |    <0.001 |
|                             CARRY_ZERO_DET                                         |    <0.001 |
|                         DET_SIGN_DELAY                                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                      |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                         |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                   |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         NUMB_CMP                                                   |    <0.001 |
|                           NOT_FAST.CMP                                             |    <0.001 |
|                             C_CHAIN                                                |    <0.001 |
|                         STATE_DELAY                                                |     0.001 |
|                           i_pipe                                                   |     0.001 |
|                         SUB_DELAY                                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                  |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                        |     0.002 |
|                         FULL_USAGE_DSP.LOD                                         |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                  |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                             |    <0.001 |
|                           i_pipe                                                   |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                   |     0.001 |
|         new_centroids_U                                                            |     0.020 |
|           doKmean_new_centrg8j_ram_U                                               |     0.020 |
|         np_cluster_U                                                               |     0.011 |
|           doKmean_np_cluster_ram_U                                                 |     0.011 |
|         points_U                                                                   |     0.142 |
|           doKmean_points_ram_U                                                     |     0.142 |
|         results_U                                                                  |     0.007 |
|           doKmean_results_ram_U                                                    |     0.007 |
|     mdm_1                                                                          |    <0.001 |
|       U0                                                                           |    <0.001 |
|         MDM_Core_I1                                                                |    <0.001 |
|           JTAG_CONTROL_I                                                           |    <0.001 |
|             Use_BSCAN.FDC_I                                                        |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                    |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|         Use_E2.BSCAN_I                                                             |    <0.001 |
|     microblaze_0                                                                   |     0.010 |
|       U0                                                                           |     0.010 |
|         MicroBlaze_Core_I                                                          |     0.010 |
|           Performance.Core                                                         |     0.010 |
|             Data_Flow_I                                                            |     0.005 |
|               ALU_I                                                                |     0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|               Byte_Doublet_Handle_gti_I                                            |    <0.001 |
|               Data_Flow_Logic_I                                                    |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                     |    <0.001 |
|               Operand_Select_I                                                     |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                |    <0.001 |
|               Register_File_I                                                      |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|               Shift_Logic_Module_I                                                 |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                    |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                 |     0.000 |
|               Zero_Detect_I                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|               exception_registers_I1                                               |    <0.001 |
|                 CarryIn_MUXCY                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                          |    <0.001 |
|               msr_reg_i                                                            |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                              |    <0.001 |
|             Decode_I                                                               |     0.004 |
|               PC_Module_I                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                           |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                  |     0.000 |
|               PreFetch_Buffer_I1                                                   |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                        |    <0.001 |
|                 Last_Sel_DFF                                                       |    <0.001 |
|                 Mux_Select_Empty_LUT6                                              |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                           |    <0.001 |
|                 OF_Valid_DFF                                                       |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                              |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                             |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                    |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                     |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                               |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               if_pc_incr_carry_and_3                                               |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               jump_logic_I1                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                   |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                  |    <0.001 |
|               mem_PipeRun_carry_and                                                |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                         |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                             |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                               |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                 |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                             |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                              |    <0.001 |
|                 sync_bits[7].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                 Compare[0].MUXCY_I                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                               |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|             instr_mux_I                                                            |    <0.001 |
|               Mux_LD.LD_inst                                                       |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                         |    <0.001 |
|               MUXCY_I                                                              |    <0.001 |
|           Reset_DFF                                                                |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                          |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                          |    <0.001 |
|     microblaze_0_local_memory                                                      |     0.009 |
|       dlmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       dlmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       ilmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       lmb_bram                                                                     |     0.009 |
|         U0                                                                         |     0.009 |
|           inst_blk_mem_gen                                                         |     0.009 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.009 |
|               valid.cstr                                                           |     0.009 |
|                 ramloop[0].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[10].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[11].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[12].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[13].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[14].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[15].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[2].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[3].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[4].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[5].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[6].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[7].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[8].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[9].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|     microblaze_1                                                                   |     0.012 |
|       U0                                                                           |     0.012 |
|         MicroBlaze_Core_I                                                          |     0.012 |
|           Performance.Core                                                         |     0.012 |
|             Data_Flow_I                                                            |     0.006 |
|               ALU_I                                                                |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                   Last_Bit.MULT_AND_I                                              |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                     Using_FPGA.Native                                              |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|               Byte_Doublet_Handle_gti_I                                            |    <0.001 |
|               Data_Flow_Logic_I                                                    |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                    |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                     |    <0.001 |
|               Operand_Select_I                                                     |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                               |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                |    <0.001 |
|               Register_File_I                                                      |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                 |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                  |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|               Shift_Logic_Module_I                                                 |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                    |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                 |     0.000 |
|               Zero_Detect_I                                                        |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|               exception_registers_I1                                               |    <0.001 |
|                 CarryIn_MUXCY                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                     |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                          |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                      |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                        |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                          |    <0.001 |
|               msr_reg_i                                                            |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                   |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                              |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                              |    <0.001 |
|             Decode_I                                                               |     0.004 |
|               PC_Module_I                                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                           |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                           |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                 |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                  |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                  |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                  |     0.000 |
|               PreFetch_Buffer_I1                                                   |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                         |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                       |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                        |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                        |    <0.001 |
|                 Last_Sel_DFF                                                       |    <0.001 |
|                 Mux_Select_Empty_LUT6                                              |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                           |    <0.001 |
|                 OF_Valid_DFF                                                       |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                       |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                        |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                        |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                           |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                   |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                    |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                              |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                             |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                              |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                     |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                     |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                    |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                     |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               if_pc_incr_carry_and_0                                               |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               if_pc_incr_carry_and_3                                               |     0.000 |
|                 MUXCY_I                                                            |     0.000 |
|               jump_logic_I1                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                   |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                  |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                  |    <0.001 |
|               mem_PipeRun_carry_and                                                |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                         |    <0.001 |
|                 MUXCY_I                                                            |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                             |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                               |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                 |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                             |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                 sync_bits[0].sync_bit                                              |    <0.001 |
|                 sync_bits[1].sync_bit                                              |    <0.001 |
|                 sync_bits[2].sync_bit                                              |    <0.001 |
|                 sync_bits[3].sync_bit                                              |    <0.001 |
|                 sync_bits[4].sync_bit                                              |    <0.001 |
|                 sync_bits[5].sync_bit                                              |    <0.001 |
|                 sync_bits[6].sync_bit                                              |    <0.001 |
|                 sync_bits[7].sync_bit                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                 Compare[0].MUXCY_I                                                 |    <0.001 |
|                 Compare[0].SRLC16E_I                                               |    <0.001 |
|                 Compare[1].MUXCY_I                                                 |     0.000 |
|                 Compare[1].SRLC16E_I                                               |    <0.001 |
|                 Compare[2].MUXCY_I                                                 |     0.000 |
|                 Compare[2].SRLC16E_I                                               |    <0.001 |
|                 Compare[3].MUXCY_I                                                 |     0.000 |
|                 Compare[3].SRLC16E_I                                               |    <0.001 |
|                 Compare[4].MUXCY_I                                                 |    <0.001 |
|                 Compare[4].SRLC16E_I                                               |    <0.001 |
|                 Compare[5].MUXCY_I                                                 |     0.000 |
|                 Compare[5].SRLC16E_I                                               |    <0.001 |
|                 Compare[6].MUXCY_I                                                 |     0.000 |
|                 Compare[6].SRLC16E_I                                               |    <0.001 |
|                 Compare[7].MUXCY_I                                                 |     0.000 |
|                 Compare[7].SRLC16E_I                                               |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|             instr_mux_I                                                            |    <0.001 |
|               Mux_LD.LD_inst                                                       |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                   Using_FPGA.Native                                                |    <0.001 |
|             mem_databus_ready_sel_carry_or                                         |    <0.001 |
|               MUXCY_I                                                              |    <0.001 |
|           Reset_DFF                                                                |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                          |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                          |    <0.001 |
|     microblaze_1_local_memory                                                      |     0.008 |
|       dlmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       dlmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       ilmb_bram_if_cntlr                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       ilmb_v10                                                                     |     0.000 |
|         U0                                                                         |     0.000 |
|       lmb_bram                                                                     |     0.008 |
|         U0                                                                         |     0.008 |
|           inst_blk_mem_gen                                                         |     0.008 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.008 |
|               valid.cstr                                                           |     0.008 |
|                 ramloop[0].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[10].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[11].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[12].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[13].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[14].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[15].ram.r                                                  |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[1].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[2].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[3].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[4].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[5].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[6].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[7].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[8].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|                 ramloop[9].ram.r                                                   |    <0.001 |
|                   prim_noinit.ram                                                  |    <0.001 |
|     processing_system7_0                                                           |     1.535 |
|       inst                                                                         |     1.535 |
|     rst_ps7_0_100M                                                                 |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


