Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 16:01:01 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.1666
  Critical Path Slack:         0.0234
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0504
  Critical Path Slack:         0.0003
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0668
  Critical Path Slack:        -0.0068
  Critical Path Clk Period:    1.2600
  Total Negative Slack:       -0.0135
  No. of Violating Paths:      2.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        0.2341
  Critical Path Slack:         0.3166
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0073
  Total Hold Violation:       -0.0215
  No. of Hold Violations:      3.0000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.1218
  Critical Path Slack:         0.1282
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0382
  Critical Path Slack:         0.0739
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0523
  Critical Path Slack:         0.0677
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        0.1787
  Critical Path Slack:         0.4334
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0138
  Total Hold Violation:       -0.5547
  No. of Hold Violations:    120.0000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.2358
  Critical Path Slack:         0.0142
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0728
  Critical Path Slack:         0.0347
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0924
  Critical Path Slack:         0.0276
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        0.3651
  Critical Path Slack:         0.2424
  Critical Path Clk Period:    1.2600
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                426
  Buf/Inv Cell Count:              68
  Buf Cell Count:                  24
  Inv Cell Count:                  44
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       282
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         56.1427
  Noncombinational Area:     151.8912
  Buf/Inv Area:               10.3162
  Total Buffer Area:           5.6506
  Total Inverter Area:         4.6656
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :      1098.1021
  Net YLength        :      1081.1000
  -----------------------------------
  Cell Area:                 208.0339
  Design Area:               208.0339
  Net Length        :       2179.2021


  Design Rules
  -----------------------------------
  Total Number of Nets:           436
  Nets With Violations:            26
  Max Trans Violations:            26
  Max Cap Violations:              11
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             22.8766
  -----------------------------------------
  Overall Compile Time:             73.2220
  Overall Compile Wall Clock Time:  74.2702

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.0068  TNS: 0.0135  Number of Violating Paths: 2
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design  WNS: 0.0068  TNS: 0.0135  Number of Violating Paths: 2


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.0073  TNS: 0.0215  Number of Violating Paths: 3
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.0138  TNS: 0.5547  Number of Violating Paths: 120
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0138  TNS: 0.5547  Number of Violating Paths: 120

  --------------------------------------------------------------------


1
