// Seed: 3494484802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    module_0,
    id_22
);
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23 = !id_6;
endmodule
module module_1 #(
    parameter id_17 = 32'd13,
    parameter id_7  = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire _id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_1,
      id_9,
      id_14,
      id_13,
      id_3,
      id_11,
      id_12,
      id_11,
      id_4,
      id_16,
      id_16,
      id_13,
      id_11,
      id_1,
      id_9,
      id_19,
      id_16,
      id_9,
      id_5,
      id_16
  );
  inout logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_21, id_22;
  assign id_1 = id_10;
  assign id_10[id_17-:id_7] = -1;
  wire id_23;
endmodule
