/**
 * @section License
 *
 * The MIT License (MIT)
 *
 * Copyright (c) 2017, Thomas Barth, barth-dev.de
 *
 * Permission is hereby granted, free of charge, to any person
 * obtaining a copy of this software and associated documentation
 * files (the "Software"), to deal in the Software without
 * restriction, including without limitation the rights to use, copy,
 * modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 */

#include "CAN.h"

#include "freertos/FreeRTOS.h"
#include "freertos/queue.h"

#include "esp_intr.h"
#include "soc/dport_reg.h"
#include <math.h>

#include "driver/gpio.h"

#include "can_regdef.h"
#include "CAN_config.h"


static void CAN_read_frame();
static void CAN_isr(void *arg_p);


static void CAN_isr(void *arg_p){

    uint8_t interrupt;

    // Read interrupt status and clears flags
    interrupt = MODULE_CAN->IR.U;

    // Handle TX complete interrupt
    if ((interrupt & __CAN_IRQ_TX) != 0) {

    }

    // Handle RX frame available interrupt
    if ((interrupt & __CAN_IRQ_RX) != 0) {
        if (CAN_cfg.rx_queue == NULL)
            return;

    	CAN_read_frame();
    }

    // Handle error interrupts.
    if ((interrupt & (__CAN_IRQ_ERR						//0x4
                      | __CAN_IRQ_DATA_OVERRUN			//0x8
                      | __CAN_IRQ_WAKEUP				//0x10
                      | __CAN_IRQ_ERR_PASSIVE			//0x20
                      | __CAN_IRQ_ARB_LOST				//0x40
                      | __CAN_IRQ_BUS_ERR				//0x80
	)) != 0) {

    }
}


static void CAN_read_frame(){

	//byte iterator
	uint8_t __byte_i;

	//frame read buffer
	CAN_frame_t __frame;

	__frame.MSGID.U = 0;
    
    if(MODULE_CAN->MBX_CTRL.FCTRL.FIR.B.FF==1)
	{
		//Get Ext Message ID
		__frame.MSGID.B.EXT = 1;     
		__frame.MSGID.U |=  ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[0] << 21);
		__frame.MSGID.U |=  ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[1] << 13);
		__frame.MSGID.U |=  ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[2] << 5);
		__frame.MSGID.U |=  ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[3] >> 3);
		

		//get DLC
		__frame.DLC = MODULE_CAN->MBX_CTRL.FCTRL.FIR.B.DLC;

		//deep copy data bytes
		for(__byte_i=0;__byte_i<__frame.DLC;__byte_i++)
			__frame.data.u8[__byte_i]=MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.data[__byte_i];

			
    }
	else
	{
		//Get STD Message ID
		__frame.MSGID.B.EXT = 0;
		__frame.MSGID.U |= ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.ID[0] << 3);
		__frame.MSGID.U |= ((uint32_t)MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.ID[1] >> 5);

		//get DLC
		__frame.DLC = MODULE_CAN->MBX_CTRL.FCTRL.FIR.B.DLC;

		//deep copy data bytes
		for(__byte_i=0;__byte_i<__frame.DLC;__byte_i++)
			__frame.data.u8[__byte_i]=MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.data[__byte_i];

		
	}
	__frame.MSGID.B.RFR = MODULE_CAN->MBX_CTRL.FCTRL.FIR.B.RTR;
	// Let the hardware know the frame has been read.
    MODULE_CAN->CMR.B.RRB=1;

    //send frame to input queue
    xQueueSendFromISR(CAN_cfg.rx_queue,&__frame,0);
}


int CAN_write_frame(const CAN_frame_t* p_frame){

	//byte iterator
	uint8_t __byte_i;

	//set frame format to standard/ext and no RTR (needs to be done in a single write)
	MODULE_CAN->MBX_CTRL.FCTRL.FIR.U = ((p_frame->MSGID.B.EXT << 7)| (p_frame->MSGID.B.RFR << 6) | (p_frame->DLC));
	
	if(p_frame->MSGID.B.EXT) 
	{
		//Write Ext message ID
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[0] = (p_frame->MSGID.U & 0x1FE00000) >> 21 ;
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[1] = (p_frame->MSGID.U & 0x001FE000) >> 13 ;
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[2] = (p_frame->MSGID.U & 0x00001FE0) >> 5  ;
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.ID[3] = (p_frame->MSGID.U & 0x0000001F) << 3  ;
		// Copy the frame data to the hardware
		for(__byte_i=0;__byte_i<p_frame->DLC;__byte_i++)
    	MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.EXT.data[__byte_i]=p_frame->data.u8[__byte_i];
	}
	else
	{
		//Write Std message ID
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.ID[0] = (p_frame->MSGID.U >> 3) ;
		MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.ID[1] = (p_frame->MSGID.U << 5) ;
	    // Copy the frame data to the hardware
		for(__byte_i=0;__byte_i<p_frame->DLC;__byte_i++)
    	MODULE_CAN->MBX_CTRL.FCTRL.TX_RX.STD.data[__byte_i]=p_frame->data.u8[__byte_i];
	}
    // Transmit frame
    MODULE_CAN->CMR.B.TR=1;
    return 0;
}



int CAN_init(){

	//Time quantum
	double __tq = 0;

	//Bit timing
	float __bt = 1000/CAN_cfg.speed;

    //enable module
    SET_PERI_REG_MASK(DPORT_PERIP_CLK_EN_REG, DPORT_CAN_CLK_EN);
    CLEAR_PERI_REG_MASK(DPORT_PERIP_RST_EN_REG, DPORT_CAN_RST);

    //configure TX pin
    gpio_set_direction(CAN_cfg.tx_pin_id,GPIO_MODE_OUTPUT);
    gpio_matrix_out(CAN_cfg.tx_pin_id,CAN_TX_IDX,0,0);
    gpio_pad_select_gpio(CAN_cfg.tx_pin_id);

    //configure RX pin
	gpio_set_direction(CAN_cfg.rx_pin_id,GPIO_MODE_INPUT);
	gpio_matrix_in(CAN_cfg.rx_pin_id,CAN_RX_IDX,0);
	gpio_pad_select_gpio(CAN_cfg.rx_pin_id);

    //set to PELICAN mode
	MODULE_CAN->CDR.B.CAN_M=0x1;

	//synchronization jump width is the same for all baud rates
	MODULE_CAN->BTR0.B.SJW		=0x1;

	//TSEG2 is the same for all baud rates
	MODULE_CAN->BTR1.B.TSEG2	=0x1;

	//select time quantum and set TSEG1
	switch(CAN_cfg.speed){
		case CAN_SPEED_1000KBPS:
			MODULE_CAN->BTR1.B.TSEG1	=0x4;
			__tq = 0.125;
			break;

		case CAN_SPEED_800KBPS:
			MODULE_CAN->BTR1.B.TSEG1	=0x6;
			__tq = 0.125;
			break;
		default:
			MODULE_CAN->BTR1.B.TSEG1	=0xc;
			__tq = __bt / 16;
	}

	//set baud rate prescaler
	MODULE_CAN->BTR0.B.BRP=(uint8_t)round((((APB_CLK_FREQ * __tq) / 2) - 1)/1000000)-1;

    /* Set sampling
     * 1 -> triple; the bus is sampled three times; recommended for low/medium speed buses     (class A and B) where filtering spikes on the bus line is beneficial
     * 0 -> single; the bus is sampled once; recommended for high speed buses (SAE class C)*/
    MODULE_CAN->BTR1.B.SAM	=0x1;

    //enable all interrupts
    MODULE_CAN->IER.U = 0xff;

    //no acceptance filtering, as we want to fetch all messages
    MODULE_CAN->MBX_CTRL.ACC.CODE[0] = 0;
    MODULE_CAN->MBX_CTRL.ACC.CODE[1] = 0;
    MODULE_CAN->MBX_CTRL.ACC.CODE[2] = 0;
    MODULE_CAN->MBX_CTRL.ACC.CODE[3] = 0;
    MODULE_CAN->MBX_CTRL.ACC.MASK[0] = 0xff;
    MODULE_CAN->MBX_CTRL.ACC.MASK[1] = 0xff;
    MODULE_CAN->MBX_CTRL.ACC.MASK[2] = 0xff;
    MODULE_CAN->MBX_CTRL.ACC.MASK[3] = 0xff;

    //set to normal mode
    MODULE_CAN->OCR.B.OCMODE=__CAN_OC_NOM;

    //clear error counters
    MODULE_CAN->TXERR.U = 0;
    MODULE_CAN->RXERR.U = 0;
    (void)MODULE_CAN->ECC;

    //clear interrupt flags
    (void)MODULE_CAN->IR.U;

    //install CAN ISR
    esp_intr_alloc(ETS_CAN_INTR_SOURCE,0,CAN_isr,NULL,NULL);

    //Showtime. Release Reset Mode.
    MODULE_CAN->MOD.B.RM = 0;

    return 0;
}

int CAN_stop(){

	MODULE_CAN->MOD.B.RM = 1;

	return 0;
}
