Analysis & Synthesis report for ALU
Tue Sep 10 23:24:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA
 10. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL
 11. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP1
 12. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP2
 13. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP3
 14. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP4
 15. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_OR:OP5
 16. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP1
 17. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP2
 18. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP3
 19. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP4
 20. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5
 21. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP1
 22. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP2
 23. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP3
 24. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP4
 25. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_OR:OP5
 26. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SUM_IS_ZERO
 27. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_NOT:GATE_NOT_COMPLEMENT
 28. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION
 29. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP1
 30. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP2
 31. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP3
 32. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP4
 33. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_OR:OP5
 34. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP1
 35. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP2
 36. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP3
 37. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP4
 38. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5
 39. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP1
 40. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP2
 41. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP3
 42. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP4
 43. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_OR:OP5
 44. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SUBT_IS_ZERO
 45. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_NOT:NOT
 46. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_AND:AND
 47. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_OR:OR
 48. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_XOR:XOR
 49. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT
 50. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_NOT:NOT
 51. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_AND:AND_A
 52. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_AND:AND_B
 53. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_OR:OR
 54. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_NOT:NOT
 55. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_AND:AND_A
 56. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_AND:AND_B
 57. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_OR:OR
 58. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_NOT:NOT
 59. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_AND:AND_A
 60. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_AND:AND_B
 61. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_OR:OR
 62. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_NOT:NOT
 63. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_AND:AND_A
 64. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_AND:AND_B
 65. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_OR:OR
 66. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_NOT:NOT
 67. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_AND:AND_A
 68. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_AND:AND_B
 69. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_OR:OR
 70. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_NOT:NOT
 71. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_AND:AND_A
 72. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_AND:AND_B
 73. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_OR:OR
 74. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_NOT:NOT
 75. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_AND:AND_A
 76. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_AND:AND_B
 77. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_OR:OR
 78. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_NOT:NOT
 79. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_AND:AND_A
 80. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_AND:AND_B
 81. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_OR:OR
 82. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_NOT:NOT
 83. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_AND:AND_A
 84. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_AND:AND_B
 85. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_OR:OR
 86. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SHIFT_LEFT_IS_ZERO
 87. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC
 88. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_NOT:NOT
 89. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_A
 90. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_B
 91. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_OR:OR
 92. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_NOT:NOT
 93. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_A
 94. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_B
 95. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_OR:OR
 96. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_NOT:NOT
 97. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_A
 98. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_B
 99. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_OR:OR
100. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_NOT:NOT
101. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_A
102. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_B
103. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_OR:OR
104. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_NOT:NOT
105. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_A
106. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_B
107. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_OR:OR
108. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_NOT:NOT
109. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_A
110. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_B
111. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_OR:OR
112. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_NOT:NOT
113. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_A
114. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_B
115. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_OR:OR
116. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_NOT:NOT
117. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_A
118. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_B
119. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_OR:OR
120. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_NOT:NOT
121. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_A
122. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_B
123. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_OR:OR
124. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC
125. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_NOT:NOT
126. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_A
127. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_B
128. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_OR:OR
129. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_NOT:NOT
130. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_A
131. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_B
132. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_OR:OR
133. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_NOT:NOT
134. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_A
135. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_B
136. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_OR:OR
137. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_NOT:NOT
138. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_A
139. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_B
140. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_OR:OR
141. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_NOT:NOT
142. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_A
143. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_B
144. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_OR:OR
145. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_NOT:NOT
146. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_A
147. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_B
148. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_OR:OR
149. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_NOT:NOT
150. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_A
151. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_B
152. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_OR:OR
153. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_NOT:NOT
154. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_A
155. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_B
156. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_OR:OR
157. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_NOT:NOT
158. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_A
159. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_B
160. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_OR:OR
161. Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SRA_IS_ZERO
162. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC"
163. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f"
164. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f"
165. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f"
166. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f"
167. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f"
168. Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f"
169. Port Connectivity Checks: "ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION"
170. Port Connectivity Checks: "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL"
171. Post-Synthesis Netlist Statistics for Top Partition
172. Elapsed Time Per Partition
173. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 10 23:24:44 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ALU                                         ;
; Top-level Entity Name           ; ALU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 20                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ALU                ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------+---------+
; ALU_N.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/ALU_N.sv       ;         ;
; IS_ZERO.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv     ;         ;
; SHIFT_RIGHT.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/SHIFT_RIGHT.sv ;         ;
; SHIFT_LEFT.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT.sv  ;         ;
; GATE_XOR.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/GATE_XOR.sv    ;         ;
; GATE_OR.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/GATE_OR.sv     ;         ;
; GATE_NOT.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/GATE_NOT.sv    ;         ;
; GATE_AND.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/GATE_AND.sv    ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/ALU.sv         ;         ;
; ADDER_HALF.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv  ;         ;
; ADDER_FULL.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv  ;         ;
; MUX.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/18.1/ALU/MUX.sv         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 24          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 32          ;
;     -- 7 input functions                    ; 2           ;
;     -- 6 input functions                    ; 13          ;
;     -- 5 input functions                    ; 8           ;
;     -- 4 input functions                    ; 4           ;
;     -- <=3 input functions                  ; 5           ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 20          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[4]~input ;
; Maximum fan-out                             ; 16          ;
; Total fan-out                               ; 188         ;
; Average fan-out                             ; 2.61        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
; |ALU                                                          ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 20   ; 0            ; |ALU                                                                                                                    ; ALU         ; work         ;
;    |ALU_N:ALU_FPGA|                                           ; 32 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA                                                                                                     ; ALU_N       ; work         ;
;       |ADDER_FULL:ALU_ADDER_FULL|                             ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL                                                                           ; ADDER_FULL  ; work         ;
;          |ADDER_HALF:generate_full_adder[1].f|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f                                       ; ADDER_HALF  ; work         ;
;             |GATE_OR:OP5|                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5                           ; GATE_OR     ; work         ;
;          |ADDER_HALF:generate_full_adder[2].f|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f                                       ; ADDER_HALF  ; work         ;
;             |GATE_XOR:OP1|                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP1                          ; GATE_XOR    ; work         ;
;       |ADDER_FULL:SUBTRACTION|                                ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION                                                                              ; ADDER_FULL  ; work         ;
;          |ADDER_HALF:generate_full_adder[1].f|                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f                                          ; ADDER_HALF  ; work         ;
;             |GATE_OR:OP5|                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5                              ; GATE_OR     ; work         ;
;       |SHIFT_LEFT:SHIFTING_LEFT|                              ; 3 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT                                                                            ; SHIFT_LEFT  ; work         ;
;          |MUX:generate_shift_right[0].generate_muxes_sl[1].f| ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f                         ; MUX         ; work         ;
;             |GATE_OR:OR|                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_OR:OR              ; GATE_OR     ; work         ;
;          |MUX:generate_shift_right[0].generate_muxes_sl[2].f| ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f                         ; MUX         ; work         ;
;             |GATE_OR:OR|                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_OR:OR              ; GATE_OR     ; work         ;
;       |SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC                                                               ; SHIFT_RIGHT ; work         ;
;          |MUX:generate_shift_right[0].generate_muxes_sr[1].f| ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f            ; MUX         ; work         ;
;             |GATE_OR:OR|                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU|ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_OR:OR ; GATE_OR     ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; Nbits          ; 3     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_OR:OP5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[2].f|GATE_OR:OP5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SUM_IS_ZERO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_NOT:GATE_NOT_COMPLEMENT ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[0].f|GATE_OR:OP5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_AND:OP3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_XOR:OP4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[1].f|GATE_OR:OP5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_AND:OP3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_XOR:OP4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION|ADDER_HALF:generate_full_adder[2].f|GATE_OR:OP5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SUBT_IS_ZERO ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_AND:AND ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|GATE_XOR:XOR ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[2].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[2].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[1].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_NOT:NOT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_AND:AND_A ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_AND:AND_B ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f|GATE_OR:OR ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SHIFT_LEFT_IS_ZERO ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[2].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[1].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[2].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[1].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_NOT:NOT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_AND:AND_B ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_ARITHMETIC|MUX:generate_shift_right[0].generate_muxes_sr[0].f|GATE_OR:OR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Nbits          ; 1     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_N:ALU_FPGA|IS_ZERO:ALU_SRA_IS_ZERO ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; Nbits          ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC"                                                                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADD_MSB     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ADD_MSB[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; OVERFLOW    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[0].generate_muxes_sl[0].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[0].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[1].generate_muxes_sl[1].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[0].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[1].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f"                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|ADDER_FULL:SUBTRACTION"                                                                                                                                                 ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C_IN[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; C_OUT    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL"                                                                                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 33                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 31                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 8                           ;
;         6 data inputs ; 13                          ;
; boundary_port         ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 23:24:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_n.sv
    Info (12023): Found entity 1: ALU_N File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu_3.sv
    Info (12023): Found entity 1: testbench_ALU_3 File: C:/intelFPGA_lite/18.1/ALU/testbench_ALU_3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file is_zero.sv
    Info (12023): Found entity 1: IS_ZERO File: C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_shift_right.sv
    Info (12023): Found entity 1: testbench_SHIFT_RIGHT File: C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_RIGHT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_shift_left.sv
    Info (12023): Found entity 1: testbench_SHIFT_LEFT File: C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_LEFT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.sv
    Info (12023): Found entity 1: SHIFT_RIGHT File: C:/intelFPGA_lite/18.1/ALU/SHIFT_RIGHT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.sv
    Info (12023): Found entity 1: SHIFT_LEFT File: C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: SUBTRACTOR File: C:/intelFPGA_lite/18.1/ALU/SUBTRACTOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_gate_xor.sv
    Info (12023): Found entity 1: testebench_GATE_XOR File: C:/intelFPGA_lite/18.1/ALU/testbench_GATE_XOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_gate_or.sv
    Info (12023): Found entity 1: testebench_GATE_OR File: C:/intelFPGA_lite/18.1/ALU/testbench_GATE_OR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_gate_not.sv
    Info (12023): Found entity 1: testebench_GATE_NOT File: C:/intelFPGA_lite/18.1/ALU/testbench_GATE_NOT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_xor.sv
    Info (12023): Found entity 1: GATE_XOR File: C:/intelFPGA_lite/18.1/ALU/GATE_XOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_or.sv
    Info (12023): Found entity 1: GATE_OR File: C:/intelFPGA_lite/18.1/ALU/GATE_OR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_not.sv
    Info (12023): Found entity 1: GATE_NOT File: C:/intelFPGA_lite/18.1/ALU/GATE_NOT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_and.sv
    Info (12023): Found entity 1: GATE_AND File: C:/intelFPGA_lite/18.1/ALU/GATE_AND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_gate_and.sv
    Info (12023): Found entity 1: testbench_GATE_AND File: C:/intelFPGA_lite/18.1/ALU/testbench_GATE_AND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_half.sv
    Info (12023): Found entity 1: ADDER_HALF File: C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_full.sv
    Info (12023): Found entity 1: ADDER_FULL File: C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_adder_full.sv
    Info (12023): Found entity 1: testebench_ADDER_FULL File: C:/intelFPGA_lite/18.1/ALU/testbench_ADDER_FULL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_subtractor.sv
    Info (12023): Found entity 1: testbench_SUBTRACTOR File: C:/intelFPGA_lite/18.1/ALU/testbench_SUBTRACTOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gate_nand.sv
    Info (12023): Found entity 1: GATE_NAND File: C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv Line: 1
Warning (12090): Entity "MUX" obtained from "MUX.sv" instead of from Quartus Prime megafunction library File: C:/intelFPGA_lite/18.1/ALU/MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: MUX File: C:/intelFPGA_lite/18.1/ALU/MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_mux.sv
    Info (12023): Found entity 1: testebench_MUX File: C:/intelFPGA_lite/18.1/ALU/testbench_MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_is_zero.sv
    Info (12023): Found entity 1: testebench_IS_ZERO File: C:/intelFPGA_lite/18.1/ALU/testbench_IS_ZERO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu_4.sv
    Info (12023): Found entity 1: testbench_ALU_4 File: C:/intelFPGA_lite/18.1/ALU/testbench_ALU_4.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at GATE_NAND.sv(8): created implicit net for "AND_OUT" File: C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv Line: 8
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10034): Output port "LEDR[2..0]" at ALU.sv(4) has no driver File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 4
Info (12128): Elaborating entity "ALU_N" for hierarchy "ALU_N:ALU_FPGA" File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 6
Info (12128): Elaborating entity "ADDER_FULL" for hierarchy "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 31
Info (12128): Elaborating entity "ADDER_HALF" for hierarchy "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f" File: C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv Line: 16
Info (12128): Elaborating entity "GATE_XOR" for hierarchy "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_XOR:OP1" File: C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv Line: 10
Info (12128): Elaborating entity "GATE_AND" for hierarchy "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_AND:OP2" File: C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv Line: 11
Info (12128): Elaborating entity "GATE_OR" for hierarchy "ALU_N:ALU_FPGA|ADDER_FULL:ALU_ADDER_FULL|ADDER_HALF:generate_full_adder[0].f|GATE_OR:OP5" File: C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv Line: 14
Info (12128): Elaborating entity "IS_ZERO" for hierarchy "ALU_N:ALU_FPGA|IS_ZERO:ALU_SUM_IS_ZERO" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 32
Warning (10739): Verilog HDL warning at IS_ZERO.sv(8): actual bit length 32 differs from formal bit length 1 File: C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv Line: 8
Warning (10739): Verilog HDL warning at IS_ZERO.sv(13): actual bit length 32 differs from formal bit length 1 File: C:/intelFPGA_lite/18.1/ALU/IS_ZERO.sv Line: 13
Info (12128): Elaborating entity "GATE_NOT" for hierarchy "ALU_N:ALU_FPGA|GATE_NOT:GATE_NOT_COMPLEMENT" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 40
Info (12128): Elaborating entity "GATE_AND" for hierarchy "ALU_N:ALU_FPGA|GATE_AND:AND" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 50
Info (12128): Elaborating entity "GATE_OR" for hierarchy "ALU_N:ALU_FPGA|GATE_OR:OR" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 54
Info (12128): Elaborating entity "GATE_XOR" for hierarchy "ALU_N:ALU_FPGA|GATE_XOR:XOR" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 58
Info (12128): Elaborating entity "SHIFT_LEFT" for hierarchy "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 64
Info (12128): Elaborating entity "MUX" for hierarchy "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f" File: C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT.sv Line: 17
Info (12128): Elaborating entity "GATE_NOT" for hierarchy "ALU_N:ALU_FPGA|SHIFT_LEFT:SHIFTING_LEFT|MUX:generate_shift_right[2].generate_muxes_sl[2].f|GATE_NOT:NOT" File: C:/intelFPGA_lite/18.1/ALU/MUX.sv Line: 9
Info (12128): Elaborating entity "SHIFT_RIGHT" for hierarchy "ALU_N:ALU_FPGA|SHIFT_RIGHT:SHIFTING_RIGHT_LOGIC" File: C:/intelFPGA_lite/18.1/ALU/ALU_N.sv Line: 70
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 4
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 4
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ALU/ALU.sv Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 52 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 32 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Tue Sep 10 23:24:44 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:14


