// Seed: 3354453220
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    output uwire id_12,
    input wor id_13,
    input wire id_14,
    output uwire id_15,
    input supply0 id_16,
    input wire id_17,
    input tri0 id_18
    , id_23,
    input tri0 id_19,
    output supply0 id_20
    , id_24,
    output wor id_21
);
  always @(posedge 1'b0) #1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6
    , id_13, id_14,
    output tri0 id_7,
    input logic id_8,
    input tri1 id_9,
    output tri id_10,
    output uwire id_11
);
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_9,
      id_6,
      id_9,
      id_2,
      id_7,
      id_4,
      id_1,
      id_5,
      id_9,
      id_2,
      id_7,
      id_6,
      id_2,
      id_11,
      id_2,
      id_3,
      id_9,
      id_5,
      id_10,
      id_10
  );
  assign modCall_1.id_15 = 0;
  always
    force id_4#(
        .id_3(id_6),
        .id_2(id_14)
    ) = id_8;
  wire id_16;
endmodule
