--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3433 paths analyzed, 351 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.287ns.
--------------------------------------------------------------------------------

Paths for end point clks/oneHzDiv (SLICE_X22Y25.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_3 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_3 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_3
    SLICE_X5Y25.D1       net (fanout=6)        1.765   clks/blinkHzCount<3>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X22Y25.CE      net (fanout=9)        1.485   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X22Y25.CLK     Tceck                 0.331   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.257ns logic, 3.981ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.245 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.BQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X5Y25.D2       net (fanout=7)        1.755   clks/blinkHzCount<1>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X22Y25.CE      net (fanout=9)        1.485   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X22Y25.CLK     Tceck                 0.331   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.228ns (1.257ns logic, 3.971ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_6 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.245 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_6 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.408   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_6
    SLICE_X3Y27.D3       net (fanout=4)        1.911   clks/blinkHzCount<6>
    SLICE_X3Y27.D        Tilo                  0.259   clks/oneHzCount<25>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A4       net (fanout=2)        0.465   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>1
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X22Y25.CE      net (fanout=9)        1.485   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X22Y25.CLK     Tceck                 0.331   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (1.257ns logic, 3.861ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point clks/oneHzCount_10 (SLICE_X3Y25.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_3 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.370 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_3 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_3
    SLICE_X5Y25.D1       net (fanout=6)        1.765   clks/blinkHzCount<3>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.D3       net (fanout=9)        0.781   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.248ns logic, 3.277ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.515ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.370 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.BQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X5Y25.D2       net (fanout=7)        1.755   clks/blinkHzCount<1>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.D3       net (fanout=9)        0.781   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (1.248ns logic, 3.267ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_6 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.370 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_6 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.408   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_6
    SLICE_X3Y27.D3       net (fanout=4)        1.911   clks/blinkHzCount<6>
    SLICE_X3Y27.D        Tilo                  0.259   clks/oneHzCount<25>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A4       net (fanout=2)        0.465   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>1
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.D3       net (fanout=9)        0.781   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.248ns logic, 3.157ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point clks/oneHzCount_9 (SLICE_X3Y25.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_3 (FF)
  Destination:          clks/oneHzCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.370 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_3 to clks/oneHzCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.DQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_3
    SLICE_X5Y25.D1       net (fanout=6)        1.765   clks/blinkHzCount<3>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.C3       net (fanout=9)        0.755   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_91
                                                       clks/oneHzCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (1.248ns logic, 3.251ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.016ns (0.370 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.BQ      Tcko                  0.408   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X5Y25.D2       net (fanout=7)        1.755   clks/blinkHzCount<1>
    SLICE_X5Y25.D        Tilo                  0.259   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X1Y27.A6       net (fanout=2)        0.731   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.C3       net (fanout=9)        0.755   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_91
                                                       clks/oneHzCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.248ns logic, 3.241ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_6 (FF)
  Destination:          clks/oneHzCount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.370 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_6 to clks/oneHzCount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.408   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_6
    SLICE_X3Y27.D3       net (fanout=4)        1.911   clks/blinkHzCount<6>
    SLICE_X3Y27.D        Tilo                  0.259   clks/oneHzCount<25>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X1Y27.A4       net (fanout=2)        0.465   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>1
    SLICE_X1Y27.A        Tilo                  0.259   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X3Y25.C3       net (fanout=9)        0.755   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X3Y25.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_91
                                                       clks/oneHzCount_9
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.248ns logic, 3.131ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks/twoHzDiv (SLICE_X16Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/twoHzDiv (FF)
  Destination:          clks/twoHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/twoHzDiv to clks/twoHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.200   clks/twoHzDiv
                                                       clks/twoHzDiv
    SLICE_X16Y29.A6      net (fanout=2)        0.025   clks/twoHzDiv
    SLICE_X16Y29.CLK     Tah         (-Th)    -0.190   clks/twoHzDiv
                                                       clks/twoHzDiv_dpot
                                                       clks/twoHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point clks/blinkHzDiv (SLICE_X20Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/blinkHzDiv (FF)
  Destination:          clks/blinkHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/blinkHzDiv to clks/blinkHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y23.AQ      Tcko                  0.200   clks/blinkHzDiv
                                                       clks/blinkHzDiv
    SLICE_X20Y23.A6      net (fanout=2)        0.027   clks/blinkHzDiv
    SLICE_X20Y23.CLK     Tah         (-Th)    -0.190   clks/blinkHzDiv
                                                       clks/blinkHzDiv_dpot
                                                       clks/blinkHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point pause_debouncer/is_btn_poseedge_temp (SLICE_X23Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_debouncer/is_btn_poseedge_temp (FF)
  Destination:          pause_debouncer/is_btn_poseedge_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_debouncer/is_btn_poseedge_temp to pause_debouncer/is_btn_poseedge_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.AQ      Tcko                  0.198   pause_debouncer/is_btn_poseedge_temp
                                                       pause_debouncer/is_btn_poseedge_temp
    SLICE_X23Y27.A6      net (fanout=2)        0.021   pause_debouncer/is_btn_poseedge_temp
    SLICE_X23Y27.CLK     Tah         (-Th)    -0.215   pause_debouncer/is_btn_poseedge_temp
                                                       pause_debouncer/is_btn_poseedge_temp_glue_set
                                                       pause_debouncer/is_btn_poseedge_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks/oneHzCount<20>/CLK
  Logical resource: clks/oneHzCount_17/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clks/oneHzCount<20>/SR
  Logical resource: clks/oneHzCount_17/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: rst_debouncer/is_btn_poseedge_temp
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.287|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3433 paths, 0 nets, and 620 connections

Design statistics:
   Minimum period:   5.287ns{1}   (Maximum frequency: 189.143MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 27 19:29:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



