{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 15:24:54 2011 " "Info: Processing started: Mon Apr 11 15:24:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off led_twinkle -c led_twinkle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off led_twinkle -c led_twinkle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[2\] register led\[2\]~reg0 165.23 MHz 6.052 ns Internal " "Info: Clock \"clk\" has Internal fmax of 165.23 MHz between source register \"counter\[2\]\" and destination register \"led\[2\]~reg0\" (period= 6.052 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.791 ns + Longest register register " "Info: + Longest register to register delay is 5.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[2\] 1 REG LCFF_X2_Y4_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N13; Fanout = 3; REG Node = 'counter\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.370 ns) 1.854 ns Equal0~0 2 COMB LCCOMB_X3_Y3_N12 1 " "Info: 2: + IC(1.484 ns) + CELL(0.370 ns) = 1.854 ns; Loc. = LCCOMB_X3_Y3_N12; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { counter[2] Equal0~0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.370 ns) 3.297 ns Equal0~4 3 COMB LCCOMB_X2_Y4_N4 1 " "Info: 3: + IC(1.073 ns) + CELL(0.370 ns) = 3.297 ns; Loc. = LCCOMB_X2_Y4_N4; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 4.036 ns Equal0~7 4 COMB LCCOMB_X2_Y4_N6 14 " "Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.036 ns; Loc. = LCCOMB_X2_Y4_N6; Fanout = 14; COMB Node = 'Equal0~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Equal0~4 Equal0~7 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.206 ns) 5.683 ns led\[2\]~0 5 COMB LCCOMB_X3_Y3_N16 1 " "Info: 5: + IC(1.441 ns) + CELL(0.206 ns) = 5.683 ns; Loc. = LCCOMB_X3_Y3_N16; Fanout = 1; COMB Node = 'led\[2\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Equal0~7 led[2]~0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.791 ns led\[2\]~reg0 6 REG LCFF_X3_Y3_N17 9 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.791 ns; Loc. = LCFF_X3_Y3_N17; Fanout = 9; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { led[2]~0 led[2]~reg0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 24.59 % ) " "Info: Total cell delay = 1.424 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.367 ns ( 75.41 % ) " "Info: Total interconnect delay = 4.367 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { counter[2] Equal0~0 Equal0~4 Equal0~7 led[2]~0 led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { counter[2] {} Equal0~0 {} Equal0~4 {} Equal0~7 {} led[2]~0 {} led[2]~reg0 {} } { 0.000ns 1.484ns 1.073ns 0.369ns 1.441ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.778 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns led\[2\]~reg0 3 REG LCFF_X3_Y3_N17 9 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X3_Y3_N17; Fanout = 9; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.775 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.775 ns counter\[2\] 3 REG LCFF_X2_Y4_N13 3 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.775 ns; Loc. = LCFF_X2_Y4_N13; Fanout = 3; REG Node = 'counter\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk~clkctrl counter[2] } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.08 % ) " "Info: Total cell delay = 1.806 ns ( 65.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 34.92 % ) " "Info: Total interconnect delay = 0.969 ns ( 34.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk clk~clkctrl counter[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk {} clk~combout {} clk~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk clk~clkctrl counter[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk {} clk~combout {} clk~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { counter[2] Equal0~0 Equal0~4 Equal0~7 led[2]~0 led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { counter[2] {} Equal0~0 {} Equal0~4 {} Equal0~7 {} led[2]~0 {} led[2]~reg0 {} } { 0.000ns 1.484ns 1.073ns 0.369ns 1.441ns 0.000ns } { 0.000ns 0.370ns 0.370ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { clk clk~clkctrl counter[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { clk {} clk~combout {} clk~clkctrl {} counter[2] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[0\] led\[2\]~reg0 10.278 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[0\]\" through register \"led\[2\]~reg0\" is 10.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.778 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.778 ns led\[2\]~reg0 3 REG LCFF_X3_Y3_N17 9 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.778 ns; Loc. = LCFF_X3_Y3_N17; Fanout = 9; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.01 % ) " "Info: Total cell delay = 1.806 ns ( 65.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 34.99 % ) " "Info: Total interconnect delay = 0.972 ns ( 34.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.196 ns + Longest register pin " "Info: + Longest register to pin delay is 7.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led\[2\]~reg0 1 REG LCFF_X3_Y3_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N17; Fanout = 9; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2]~reg0 } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(3.096 ns) 7.196 ns led\[0\] 2 PIN PIN_142 0 " "Info: 2: + IC(4.100 ns) + CELL(3.096 ns) = 7.196 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "led_twinkle.v" "" { Text "D:/fpgatest/wx/led_twinkle/led_twinkle.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 43.02 % ) " "Info: Total cell delay = 3.096 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 56.98 % ) " "Info: Total interconnect delay = 4.100 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { led[2]~reg0 {} led[0] {} } { 0.000ns 4.100ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.778 ns" { clk clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.778 ns" { clk {} clk~combout {} clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { led[2]~reg0 {} led[0] {} } { 0.000ns 4.100ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 15:24:55 2011 " "Info: Processing ended: Mon Apr 11 15:24:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
