#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd1c226430 .scope module, "test_shift" "test_shift" 2 1;
 .timescale 0 0;
v000001dd1c076ed0_0 .var "i1", 7 0;
v000001dd1c229a80_0 .var/s "i2", 7 0;
    .scope S_000001dd1c226430;
T_0 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001dd1c076ed0_0, 0, 8;
    %load/vec4 v000001dd1c076ed0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001dd1c076ed0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call 2 7 "$display", $time, "\011 initial value of i1= %b, \012 logical right shift i1 by 4 bits = %b \012 logical left shift i1 by 5 bits = %b", v000001dd1c076ed0_0, S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001dd1c229a80_0, 0, 8;
    %load/vec4 v000001dd1c229a80_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v000001dd1c229a80_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call 2 10 "$display", $time, "\011 initial value of i2=%b, \012 arthematic right shift i2 by 4 bits = %b \012 Arthematic left shift i2 by 7 bits = %b", v000001dd1c229a80_0, S<1,vec4,s8>, S<0,vec4,s8> {2 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test_shift.v";
