#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 25 17:26:51 2022
# Process ID: 22620
# Current directory: C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1
# Command line: vivado.exe -log fir_compiler_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl
# Log file: C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/fir_compiler_0.vds
# Journal file: C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fir_compiler_0.tcl -notrace
Command: synth_design -top fir_compiler_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 466.961 ; gain = 94.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_compiler_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_compiler_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 34 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 2 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 66 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 1 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 17 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 12,12 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 12,12 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 12,12 - type: string 
	Parameter C_DATA_WIDTH bound to: 12 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 12,12 - type: string 
	Parameter C_COEF_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 25,25 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 25,25 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 17 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 2 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 24 - type: integer 
	Parameter C_HAS_ARESETn bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:201]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (16#1) [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd:71]
WARNING: [Synth 8-3331] design delay__parameterized26 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design buff__parameterized0 has unconnected port RE
WARNING: [Synth 8-3331] design delay__parameterized22 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized22 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized22 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized22 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized22 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized5 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design buff has unconnected port RE
WARNING: [Synth 8-3331] design delay__parameterized21 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized20 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized20 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized19 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized18 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized18 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized17 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized16 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized16 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized15 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized14 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized14 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized13 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized12 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized11 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized10 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized9 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized8 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized7 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized6 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized29 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized29 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized28 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized28 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized28 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized28 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized28 has unconnected port CLK
WARNING: [Synth 8-3331] design calc__parameterized1 has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc__parameterized1 has unconnected port CED
WARNING: [Synth 8-3331] design delay__parameterized27 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized27 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design delay__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port P_EN
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[9]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[8]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[7]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[6]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[5]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[4]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[3]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[2]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[1]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[0]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[24]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[23]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[22]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[21]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[20]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[19]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[18]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[17]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[16]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[15]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[14]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[13]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[12]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[11]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[10]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[9]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[8]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[7]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[6]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[5]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[4]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[3]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[2]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[1]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[0]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][51]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 718.852 ; gain = 346.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 718.852 ; gain = 346.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 718.852 ; gain = 346.734
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.srcs/sources_1/ip/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'U0'
Parsing XDC File [C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 915.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 915.922 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 916.902 ; gain = 0.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 916.902 ; gain = 544.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 916.902 ; gain = 544.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 916.902 ; gain = 544.785
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 916.902 ; gain = 544.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.sclr_cntrl_algn_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[8].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[6].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[5].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_events_if.event_s_data_tlast_missing_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 916.902 ; gain = 544.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 943.059 ; gain = 570.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 968.305 ; gain = 596.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][6] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][5] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][4] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][3] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][2] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9] cannot be supported because of smaller than expected depth of fanout-free flop chain.
WARNING: [Synth 8-5591] srl_style attribute value srl_reg on U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_delay_line/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][8] cannot be supported because of smaller than expected depth of fanout-free flop chain.
INFO: [Common 17-14] Message 'Synth 8-5591' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |    34|
|3     |LUT1      |    18|
|4     |LUT2      |     9|
|5     |LUT3      |    39|
|6     |LUT4      |     8|
|7     |LUT5      |     3|
|8     |LUT6      |     3|
|9     |RAM16X1D  |    24|
|10    |SRL16E    |  1156|
|11    |SRLC32E   |     3|
|12    |FDRE      |  1815|
|13    |FDSE      |    19|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1028 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 978.746 ; gain = 408.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 978.746 ; gain = 606.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 978.746 ; gain = 618.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_compiler_0, cache-ID = ae1991a514b9cad8
INFO: [Coretcl 2-1174] Renamed 281 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jialf/Desktop/fpgaModule/fir_Flter/fir_Flter.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_compiler_0_utilization_synth.rpt -pb fir_compiler_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 17:28:03 2022...
