+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.8.0 (989b4bf)                                  |
|  Created on: Thu Jul 28 20:02:44 2022                               |
|  Run ID: a5814967fd135097                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                  1                   |    2    |   3    |    4    |  5   |        6        |   7   |         8         |      9       |    10   |   11  |          12         |      13      |     14    |      15      |   16   |     17    |      18      |      19      |    20   |       21       |    22   |
|                Table                 |   Dir   | Stage  |    P4   | Mem  |      Total      | Total |       Table       |    Match     |   TCAM  |  SRAM |        Match        |     Imm.     |    TCAM   |     SRAM     |   P4   |   Action  |    Ideal     |    Actual    |   TCAM  |      SRAM      |   SRAM  |
|                 Name                 |         |        |  Lookup | Type |      SRAMs      | TCAMs |      Entries      |     Bits     |  Over-  | Over- |       Overhead      |    Action    |    Bits   |     Bits     | Action |    Bits   |    Match     |    Match     |  Match  |     Match      |  Action |
|                                      |         |        | Type(s) |      | TOT(M/A/S/MT/I) |       |     Requested     |     Per      |   head  |  head |      Structure      |     Data     |    Per    |     Per      |  Bits  |    Per    |   Entries-   |   Entries-   | Packing |    Packing     | Packing |
|                                      |         |        |         |      |     (legend     |       |         /         |    Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |   Entry   |    Entry     |        |   Entry   |    Number    |    Number    |   Eff.  |      Eff.      |   Eff.  |
|                                      |         |        |         |      |      below)     |       |     Allocated     |  R/A(diff)   |   Per   |  Per  |       (legend       |   Overhead   | R/A(diff) |  R/A(diff)   |        | R/A(diff) |     Per      |     Per      |  Ideal/ |     Ideal/     |  Ideal/ |
|                                      |         |        |         |      |                 |       |       (diff)      |              |  Entry  | Entry |        below)       |  R/A(diff)   |           |              |        |           |    Memory    |    Memory    |  Actual |     Actual     |  Actual |
|                                      |         |        |         |      |                 |       |                   |              | ver/vld |       |                     |              |           |              |        |           |    Units     |    Units     |         |                |         |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |    (bits)    |    (bits)    |         |                |         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  SwitchIngressParser.$PORT_METADATA  | ingress | parser |  exact  | buf  |  0 (0/0/0/0/0)  |   0   |   288 / 288 (0)   |  9 / 0 (-9)  |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) | 0 / 0 (0) |  0 / 0 (0)   |   64   | 0 / 0 (0) | 1 in 2 (128) | 1 in 1 (64)  |  - / -  |     - / -      |  - / -  |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
| SwitchIngress.Dequeue.dec_size_table | ingress |   0    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|   SwitchIngress.Dequeue.left_table   | ingress |   0    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|  SwitchIngress.Enqueue.first_table   | ingress |   0    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
| SwitchIngress.Enqueue.inc_size_table | ingress |   0    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|   SwitchIngress.Enqueue.left_table   | ingress |   0    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|          SwitchIngress.dmac          | ingress |   0    |  exact  | sram |  4 (4/0/0/0/0)  |   0   | 256 / 4096 (3840) | 48 / 39 (-9) |    0    |   4   |   0/0/0/0/0/0/4/0   |  0 / 0 (0)   | 0 / 0 (0) | 52 / 43 (-9) |   0    | 0 / 0 (0) | 8 in 3 (384) | 1 in 1 (128) |  - / -  | 100.0% / 29.7% |  - / -  |
|            stage 0 totals            |    -    |   -    |    -    |  -   | 14 (4/0/0/10/0) |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
| SwitchIngress.Dequeue.inc_head_table | ingress |   1    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
| SwitchIngress.Enqueue.inc_tail_table | ingress |   1    |    -    | sram |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  1 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|            stage 1 totals            |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
| SwitchIngress.Dequeue.dequeue_table  | ingress |   2    |    -    |  -   |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |  - / -  |     - / -      |  - / -  |
| SwitchIngress.Enqueue.enqueue_table  | ingress |   2    |    -    |  -   |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0)  |  - / -  |     - / -      |  - / -  |
|            stage 2 totals            |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
|       overall totals (ingress)       |    -    |   -    |    -    |  -   | 22 (4/0/0/18/0) |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
|       overall totals (egress)        |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
|                                      |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |              |              |         |                |         |
|            overall totals            |    -    |   -    |    -    |  -   | 22 (4/0/0/18/0) |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |      -       |      -       |    -    |       -        |    -    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dec_size_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.inc_head_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.left_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.first_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.inc_size_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.inc_tail_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.left_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.dmac
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)

  Total bits: 4
+----------------------------------------------------------------+
   SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dec_size_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dec_size_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.inc_head_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.inc_head_table
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.left_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.left_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.first_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.first_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.inc_size_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.inc_size_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.inc_tail_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.inc_tail_table
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.left_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.left_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.dmac
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.dmac
+------------------------------------------------+
Stage 0:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [0:0]                    : in bits [0:0]
       Field version [3:0]                   : in bits [115:112]
       Field hdr.ethernet.src_addr [47:42]   : in bits [71:66]
       Field hdr.ethernet.src_addr [7:0]     : in bits [39:32]
       Field hdr.ethernet.src_addr [15:8]    : in bits [47:40]
       Field hdr.ethernet.src_addr [23:16]   : in bits [55:48]
       Field hdr.ethernet.src_addr [31:24]   : in bits [63:56]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
