{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664767360388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664767360389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 00:22:40 2022 " "Processing started: Mon Oct 03 00:22:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664767360389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664767360389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664767360389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664767360876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1664767360938 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" projetoprocessador.v(133) " "Verilog HDL syntax error at projetoprocessador.v(133) near text \"begin\";  expecting \"endmodule\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 133 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767360999 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" projetoprocessador.v(143) " "Verilog HDL syntax error at projetoprocessador.v(143) near text \"end\";  expecting \"endmodule\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 143 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767361000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoprocessador.v(8) " "Verilog HDL Declaration information at projetoprocessador.v(8): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1664767361000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "projetoProcessador projetoprocessador.v(1) " "Ignored design unit \"projetoProcessador\" at projetoprocessador.v(1) due to previous errors" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1664767361000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dec3to8 projetoprocessador.v(164) " "Ignored design unit \"dec3to8\" at projetoprocessador.v(164) due to previous errors" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 164 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1664767361000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regn projetoprocessador.v(185) " "Ignored design unit \"regn\" at projetoprocessador.v(185) due to previous errors" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 185 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1664767361000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1664767361049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664767361145 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 03 00:22:41 2022 " "Processing ended: Mon Oct 03 00:22:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664767361145 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664767361145 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664767361145 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664767361145 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664767361749 ""}
