#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 18 13:33:52 2023
# Process ID: 13330
# Current directory: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration
# Command line: vivado
# Log file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.log
# Journal file: /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/vivado.jou
# Running On: harigovind-MS-7C91, OS: Linux, CPU Frequency: 4650.085 MHz, CPU Physical cores: 12, Host memory: 16693 MB
#-----------------------------------------------------------
start_gui
open_project /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source top_tb.tcl
close_sim
update_files -from_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv -to_files /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/sat_eval_tb.sv -filesets [get_filesets *]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sat_eval_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source sat_eval_tb.tcl
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg}
create_wave_config
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source top_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source top_tb.tcl
close_sim
compile_simlib -simulator vcs -family all -language all -library all -dir {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.cache/compile_simlib/vcs}
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source top_tb.tcl
close_sim
compile_simlib -simulator modelsim -family all -language all -library all -dir {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.cache/compile_simlib/modelsim}
launch_simulation
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg
open_wave_config /home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/FIFO.wcfg
source top_tb.tcl
relaunch_sim
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/top_tb_behav.wcfg}
open_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everythin.wcfg}
open_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everything.wcfg}
relaunch_sim
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everything.wcfg}
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everything.wcfg}
relaunch_sim
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everything.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/everything.wcfg}
relaunch_sim
