=====
SETUP
-6.949
28.248
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n316_s18
8.825
9.924
n316_s15
9.924
10.073
n316_s13
10.073
10.236
n817_s4
11.755
12.787
n394_s16
13.778
14.877
n394_s15
15.852
16.951
n399_s
18.432
19.133
n840_s20
19.134
19.956
n840_s11
19.962
20.994
n840_s14
22.458
23.490
n840_s6
23.826
24.925
n843_s1
26.388
27.210
n843_s0
27.216
28.248
regs[0]_0_s0
28.248
=====
SETUP
-6.739
28.038
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n316_s18
8.825
9.924
n316_s15
9.924
10.073
n316_s13
10.073
10.236
n817_s4
11.755
12.787
n394_s16
13.778
14.877
n394_s15
15.852
16.951
n399_s
18.432
19.133
n840_s20
19.134
19.956
n840_s11
19.962
20.994
n840_s14
22.458
23.490
n840_s6
23.826
24.925
n841_s2
26.388
27.210
n841_s0
27.216
28.038
regs[0]_2_s0
28.038
=====
SETUP
-5.575
26.874
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n316_s18
8.825
9.924
n316_s15
9.924
10.073
n316_s13
10.073
10.236
n817_s4
11.755
12.787
n394_s16
13.778
14.877
n394_s15
15.852
16.951
n399_s
18.432
19.133
n840_s20
19.134
19.956
n840_s11
19.962
20.994
n840_s14
22.458
23.490
n840_s6
23.826
24.925
n840_s1
25.420
26.046
n840_s0
26.052
26.874
regs[0]_3_s0
26.874
=====
SETUP
-4.859
26.158
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n397_s32
10.312
11.411
n397_s30
11.417
12.449
n397_s21
12.454
13.276
n397_s17
14.581
15.403
n397_s15
16.235
16.861
n402_s
17.665
18.215
n401_s
18.215
18.778
n842_s8
19.753
20.555
n842_s7
20.974
21.599
n842_s6
22.022
22.648
n842_s5
22.653
23.685
n842_s2
24.021
25.120
n842_s0
25.126
26.158
regs[0]_1_s0
26.158
=====
SETUP
-2.170
23.825
21.655
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n316_s18
8.825
9.924
n316_s15
9.924
10.073
n316_s13
10.073
10.236
n817_s4
11.755
12.787
n394_s16
13.778
14.877
n394_s15
15.852
16.951
n399_s
18.432
18.982
c_flag_s5
19.928
20.960
c_flag_s3
22.414
23.039
c_flag_s0
23.825
=====
SETUP
-1.528
22.827
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n876_s3
17.565
18.597
n876_s1
19.891
20.990
n876_s0
21.795
22.827
regs[7]_3_s0
22.827
=====
SETUP
-0.522
21.820
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n811_s2
19.286
20.385
n811_s0
20.721
21.820
regs[4]_2_s0
21.820
=====
SETUP
0.070
21.229
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n876_s3
17.565
18.597
n877_s2
19.092
20.191
n877_s0
20.197
21.229
regs[7]_2_s0
21.229
=====
SETUP
0.088
21.211
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n810_s1
19.351
20.173
n810_s0
20.179
21.211
regs[4]_3_s0
21.211
=====
SETUP
0.435
20.864
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n806_s0
19.832
20.864
regs[5]_3_s0
20.864
=====
SETUP
0.498
20.801
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n803_s0
19.769
20.801
regs[6]_2_s0
20.801
=====
SETUP
0.749
20.550
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n823_s0
19.451
20.550
regs[1]_2_s0
20.550
=====
SETUP
0.832
20.466
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n819_s0
19.434
20.466
regs[2]_2_s0
20.466
=====
SETUP
0.900
20.399
21.298
ram_ram_RAMREG_126_G[0]_s1
1.728
2.187
ram_RAMOUT_90_G[0]_s17
4.293
5.392
ram_RAMOUT_90_G[0]_s9
5.392
5.541
ram_RAMOUT_90_G[0]_s5
5.541
5.704
ram_RAMOUT_90_G[0]_s2
5.704
5.867
n802_s9
8.685
9.784
n802_s19
11.281
11.907
n825_s8
11.924
12.746
n825_s1
14.530
15.156
n816_s2
15.966
16.768
n824_s1
17.189
18.288
n824_s2
19.577
20.399
regs[1]_1_s0
20.399
=====
SETUP
0.915
20.383
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n802_s0
19.351
20.383
regs[6]_3_s0
20.383
=====
SETUP
0.945
20.354
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s21
11.620
12.422
n395_s16
12.841
13.940
n815_s5
13.950
15.049
n815_s3
15.865
16.667
n816_s1
17.088
18.187
n816_s3
19.322
20.354
regs[3]_1_s0
20.354
=====
SETUP
1.042
20.256
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n807_s0
19.434
20.256
regs[5]_2_s0
20.256
=====
SETUP
1.080
20.219
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n814_s0
19.187
20.219
regs[3]_3_s0
20.219
=====
SETUP
1.164
20.134
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n318_s17
8.501
9.533
n318_s14
9.533
9.682
n318_s13
9.682
9.845
n396_s19
11.242
12.268
n396_s16
12.689
13.788
n396_s15
14.278
15.377
n804_s1
16.709
17.741
n808_s0
19.035
20.134
regs[5]_1_s0
20.134
=====
SETUP
1.172
20.127
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n822_s0
19.028
20.127
regs[1]_3_s0
20.127
=====
SETUP
1.239
20.060
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n319_s13
8.925
9.427
n821_s3
10.480
11.512
n802_s14
12.818
13.917
n802_s8
14.727
15.759
n802_s2
17.086
18.185
n818_s0
19.028
20.060
regs[2]_3_s0
20.060
=====
SETUP
1.294
20.004
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n318_s17
8.501
9.533
n318_s14
9.533
9.682
n318_s13
9.682
9.845
n396_s19
11.242
12.268
n396_s16
12.689
13.788
n396_s15
14.278
15.377
n804_s1
16.709
17.741
n812_s2
18.551
19.373
n812_s0
19.378
20.004
regs[4]_1_s0
20.004
=====
SETUP
1.613
19.686
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n877_s8
8.812
9.911
n876_s19
11.698
12.520
n877_s11
13.342
14.374
n877_s5
15.183
16.215
n878_s2
17.195
17.821
n878_s1
17.826
18.648
n878_s0
18.654
19.686
regs[7]_1_s0
19.686
=====
SETUP
1.796
19.503
21.298
ram_ram_RAMREG_16_G[0]_s1
1.728
2.187
ram_RAMOUT_0_G[0]_s17
4.292
5.324
ram_RAMOUT_0_G[0]_s8
5.324
5.473
ram_RAMOUT_0_G[0]_s3
5.473
5.636
ram_RAMOUT_0_G[0]_s1
5.636
5.799
n317_s16
8.655
9.754
n317_s14
9.754
9.903
n317_s13
9.903
10.066
n395_s23
11.455
12.481
n395_s17
12.900
13.999
n395_s15
15.458
16.084
n803_s1
16.916
17.948
n815_s0
18.471
19.503
regs[3]_2_s0
19.503
=====
SETUP
1.842
19.456
21.298
ram_ram_RAMREG_114_G[0]_s1
1.728
2.187
ram_RAMOUT_30_G[0]_s18
4.309
5.341
ram_RAMOUT_30_G[0]_s8
5.341
5.490
ram_RAMOUT_30_G[0]_s3
5.490
5.653
ram_RAMOUT_30_G[0]_s1
5.653
5.816
n818_s11
10.886
11.985
n818_s14
13.139
13.961
n819_s2
15.756
16.788
n820_s1
17.597
18.419
n820_s2
18.424
19.456
regs[2]_1_s0
19.456
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
counter_0_s0
1.029
1.362
n1000_s2
1.365
1.737
counter_0_s0
1.737
=====
HOLD
0.723
1.953
1.230
x_2_s0
1.230
1.563
n278_s0
1.581
1.953
x_2_s0
1.953
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_2_s0
1.029
1.362
n998_s
1.363
1.757
counter_2_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_6_s0
1.029
1.362
n994_s
1.363
1.757
counter_6_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_8_s0
1.029
1.362
n992_s
1.363
1.757
counter_8_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_12_s0
1.029
1.362
n988_s
1.363
1.757
counter_12_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_18_s0
1.029
1.362
n982_s
1.363
1.757
counter_18_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_20_s0
1.029
1.362
n980_s
1.363
1.757
counter_20_s0
1.757
=====
HOLD
0.738
1.767
1.029
clk_ibuf
0.000
0.844
counter_14_s0
1.029
1.362
n986_s
1.373
1.767
counter_14_s0
1.767
=====
HOLD
0.852
1.880
1.029
clk_ibuf
0.000
0.844
counter_1_s0
1.029
1.362
n999_s
1.363
1.880
counter_1_s0
1.880
=====
HOLD
0.870
1.929
1.059
n979_s
1.535
1.929
counter_21_s0
1.929
=====
HOLD
0.870
1.929
1.059
n977_s
1.535
1.929
counter_23_s0
1.929
=====
HOLD
0.899
2.128
1.230
y_2_s1
1.230
1.563
n293_s3
1.572
2.128
y_2_s1
2.128
=====
HOLD
0.945
2.205
1.260
y_3_s1
1.230
1.563
n876_s0
1.833
2.205
regs[7]_3_s0
2.205
=====
HOLD
0.959
1.988
1.029
clk_ibuf
0.000
0.844
counter_5_s0
1.029
1.362
n995_s
1.594
1.988
counter_5_s0
1.988
=====
HOLD
0.959
1.988
1.029
clk_ibuf
0.000
0.844
counter_7_s0
1.029
1.362
n993_s
1.594
1.988
counter_7_s0
1.988
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_3_s0
1.029
1.362
n997_s
1.599
1.993
counter_3_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_4_s0
1.029
1.362
n996_s
1.599
1.993
counter_4_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_9_s0
1.029
1.362
n991_s
1.599
1.993
counter_9_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_10_s0
1.029
1.362
n990_s
1.599
1.993
counter_10_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_11_s0
1.029
1.362
n989_s
1.599
1.993
counter_11_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_16_s0
1.029
1.362
n984_s
1.599
1.993
counter_16_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_17_s0
1.029
1.362
n983_s
1.599
1.993
counter_17_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_19_s0
1.029
1.362
n981_s
1.599
1.993
counter_19_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_22_s0
1.029
1.362
n978_s
1.599
1.993
counter_22_s0
1.993
