Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Aug 19 16:57:45 2024
| Host             : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file arty_a7_power.rpt
| Design           : arty_a7
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.565        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.500        |
| Device Static (W)        | 0.065        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 97.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |       11 |       --- |             --- |
| Slice Logic              |     0.021 |    24978 |       --- |             --- |
|   LUT as Logic           |     0.018 |    10560 |     20800 |           50.77 |
|   Register               |     0.001 |    10187 |     41600 |           24.49 |
|   LUT as Distributed RAM |    <0.001 |      632 |      9600 |            6.58 |
|   CARRY4                 |    <0.001 |      446 |      8150 |            5.47 |
|   F7/F8 Muxes            |    <0.001 |       32 |     32600 |            0.10 |
|   LUT as Shift Register  |    <0.001 |        6 |      9600 |            0.06 |
|   Others                 |     0.000 |       91 |       --- |             --- |
| Signals                  |     0.029 |    20944 |       --- |             --- |
| Block RAM                |     0.077 |     40.5 |        50 |           81.00 |
| PLL                      |     0.128 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        8 |        90 |            8.89 |
| I/O                      |     0.202 |       74 |       210 |           35.24 |
| Static Power             |     0.065 |          |           |                 |
| Total                    |     0.565 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.197 |       0.190 |      0.007 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.126 |       0.114 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.079 |       0.078 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.006 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------+-----------------+
| Clock            | Domain           | Constraint (ns) |
+------------------+------------------+-----------------+
| builder_pll_fb   | builder_pll_fb   |            10.0 |
| clk100           | clk100           |            10.0 |
| eth_rx_clk       | eth_rx_clk       |            40.0 |
| eth_tx_clk       | eth_tx_clk       |            40.0 |
| main_crg_clkout0 | main_crg_clkout0 |            10.0 |
| main_crg_clkout1 | main_crg_clkout1 |            40.0 |
| main_crg_clkout2 | main_crg_clkout2 |             2.5 |
| main_crg_clkout3 | main_crg_clkout3 |             2.5 |
| main_crg_clkout4 | main_crg_clkout4 |             5.0 |
+------------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| arty_a7                                                                       |     0.500 |
|   IOBUF                                                                       |     0.004 |
|   IOBUFDS                                                                     |     0.015 |
|     OBUFTDS                                                                   |     0.003 |
|   IOBUFDS_1                                                                   |     0.015 |
|     OBUFTDS                                                                   |     0.003 |
|   IOBUF_1                                                                     |     0.003 |
|   IOBUF_10                                                                    |     0.004 |
|   IOBUF_11                                                                    |     0.004 |
|   IOBUF_12                                                                    |     0.004 |
|   IOBUF_13                                                                    |     0.004 |
|   IOBUF_14                                                                    |     0.003 |
|   IOBUF_15                                                                    |     0.004 |
|   IOBUF_2                                                                     |     0.004 |
|   IOBUF_3                                                                     |     0.003 |
|   IOBUF_4                                                                     |     0.003 |
|   IOBUF_5                                                                     |     0.004 |
|   IOBUF_6                                                                     |     0.004 |
|   IOBUF_7                                                                     |     0.004 |
|   IOBUF_8                                                                     |     0.003 |
|   IOBUF_9                                                                     |     0.003 |
|   OBUFDS                                                                      |     0.002 |
|   VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Ood |     0.071 |
|     clint_logic                                                               |     0.001 |
|     cores_0_cpu_logic_cpu                                                     |     0.022 |
|       IBusCachedPlugin_cache                                                  |     0.003 |
|       dataCache_2                                                             |     0.007 |
|     cores_1_cpu_logic_cpu                                                     |     0.023 |
|       IBusCachedPlugin_cache                                                  |     0.003 |
|       dataCache_2                                                             |     0.008 |
|     dBridge_logic                                                             |     0.006 |
|       streamFifoLowLatency_3                                                  |     0.001 |
|     dBusNonCoherent_bmb_decoder                                               |     0.003 |
|       sourceOrderingFifo                                                      |     0.001 |
|     iBridge_logic                                                             |     0.001 |
|     peripheralBridge_logic                                                    |     0.005 |
|     smp_exclusiveMonitor_logic                                                |     0.001 |
+-------------------------------------------------------------------------------+-----------+


