
Novelty.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee3c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009ad8  0800f040  0800f040  0001f040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018b18  08018b18  00030314  2**0
                  CONTENTS
  4 .ARM          00000008  08018b18  08018b18  00028b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018b20  08018b20  00030314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018b20  08018b20  00028b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018b24  08018b24  00028b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08018b28  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  08018cfc  000301d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  08018d9c  00030274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00002fbc  20000314  08018e3c  00030314  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  200032d0  08018e3c  000332d0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00030314  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  00030342  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002140b  00000000  00000000  00030385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003a80  00000000  00000000  00051790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001928  00000000  00000000  00055210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000013ba  00000000  00000000  00056b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002cdcf  00000000  00000000  00057ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000251c6  00000000  00000000  00084cc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0011388a  00000000  00000000  000a9e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00008528  00000000  00000000  001bd714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000066  00000000  00000000  001c5c3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000314 	.word	0x20000314
 800021c:	00000000 	.word	0x00000000
 8000220:	0800f024 	.word	0x0800f024

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000318 	.word	0x20000318
 800023c:	0800f024 	.word	0x0800f024

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a8 	b.w	80009f0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9e08      	ldr	r6, [sp, #32]
 800072e:	460d      	mov	r5, r1
 8000730:	4604      	mov	r4, r0
 8000732:	460f      	mov	r7, r1
 8000734:	2b00      	cmp	r3, #0
 8000736:	d14a      	bne.n	80007ce <__udivmoddi4+0xa6>
 8000738:	428a      	cmp	r2, r1
 800073a:	4694      	mov	ip, r2
 800073c:	d965      	bls.n	800080a <__udivmoddi4+0xe2>
 800073e:	fab2 f382 	clz	r3, r2
 8000742:	b143      	cbz	r3, 8000756 <__udivmoddi4+0x2e>
 8000744:	fa02 fc03 	lsl.w	ip, r2, r3
 8000748:	f1c3 0220 	rsb	r2, r3, #32
 800074c:	409f      	lsls	r7, r3
 800074e:	fa20 f202 	lsr.w	r2, r0, r2
 8000752:	4317      	orrs	r7, r2
 8000754:	409c      	lsls	r4, r3
 8000756:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800075a:	fa1f f58c 	uxth.w	r5, ip
 800075e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000762:	0c22      	lsrs	r2, r4, #16
 8000764:	fb0e 7711 	mls	r7, lr, r1, r7
 8000768:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800076c:	fb01 f005 	mul.w	r0, r1, r5
 8000770:	4290      	cmp	r0, r2
 8000772:	d90a      	bls.n	800078a <__udivmoddi4+0x62>
 8000774:	eb1c 0202 	adds.w	r2, ip, r2
 8000778:	f101 37ff 	add.w	r7, r1, #4294967295
 800077c:	f080 811c 	bcs.w	80009b8 <__udivmoddi4+0x290>
 8000780:	4290      	cmp	r0, r2
 8000782:	f240 8119 	bls.w	80009b8 <__udivmoddi4+0x290>
 8000786:	3902      	subs	r1, #2
 8000788:	4462      	add	r2, ip
 800078a:	1a12      	subs	r2, r2, r0
 800078c:	b2a4      	uxth	r4, r4
 800078e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000792:	fb0e 2210 	mls	r2, lr, r0, r2
 8000796:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800079a:	fb00 f505 	mul.w	r5, r0, r5
 800079e:	42a5      	cmp	r5, r4
 80007a0:	d90a      	bls.n	80007b8 <__udivmoddi4+0x90>
 80007a2:	eb1c 0404 	adds.w	r4, ip, r4
 80007a6:	f100 32ff 	add.w	r2, r0, #4294967295
 80007aa:	f080 8107 	bcs.w	80009bc <__udivmoddi4+0x294>
 80007ae:	42a5      	cmp	r5, r4
 80007b0:	f240 8104 	bls.w	80009bc <__udivmoddi4+0x294>
 80007b4:	4464      	add	r4, ip
 80007b6:	3802      	subs	r0, #2
 80007b8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007bc:	1b64      	subs	r4, r4, r5
 80007be:	2100      	movs	r1, #0
 80007c0:	b11e      	cbz	r6, 80007ca <__udivmoddi4+0xa2>
 80007c2:	40dc      	lsrs	r4, r3
 80007c4:	2300      	movs	r3, #0
 80007c6:	e9c6 4300 	strd	r4, r3, [r6]
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	428b      	cmp	r3, r1
 80007d0:	d908      	bls.n	80007e4 <__udivmoddi4+0xbc>
 80007d2:	2e00      	cmp	r6, #0
 80007d4:	f000 80ed 	beq.w	80009b2 <__udivmoddi4+0x28a>
 80007d8:	2100      	movs	r1, #0
 80007da:	e9c6 0500 	strd	r0, r5, [r6]
 80007de:	4608      	mov	r0, r1
 80007e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007e4:	fab3 f183 	clz	r1, r3
 80007e8:	2900      	cmp	r1, #0
 80007ea:	d149      	bne.n	8000880 <__udivmoddi4+0x158>
 80007ec:	42ab      	cmp	r3, r5
 80007ee:	d302      	bcc.n	80007f6 <__udivmoddi4+0xce>
 80007f0:	4282      	cmp	r2, r0
 80007f2:	f200 80f8 	bhi.w	80009e6 <__udivmoddi4+0x2be>
 80007f6:	1a84      	subs	r4, r0, r2
 80007f8:	eb65 0203 	sbc.w	r2, r5, r3
 80007fc:	2001      	movs	r0, #1
 80007fe:	4617      	mov	r7, r2
 8000800:	2e00      	cmp	r6, #0
 8000802:	d0e2      	beq.n	80007ca <__udivmoddi4+0xa2>
 8000804:	e9c6 4700 	strd	r4, r7, [r6]
 8000808:	e7df      	b.n	80007ca <__udivmoddi4+0xa2>
 800080a:	b902      	cbnz	r2, 800080e <__udivmoddi4+0xe6>
 800080c:	deff      	udf	#255	; 0xff
 800080e:	fab2 f382 	clz	r3, r2
 8000812:	2b00      	cmp	r3, #0
 8000814:	f040 8090 	bne.w	8000938 <__udivmoddi4+0x210>
 8000818:	1a8a      	subs	r2, r1, r2
 800081a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800081e:	fa1f fe8c 	uxth.w	lr, ip
 8000822:	2101      	movs	r1, #1
 8000824:	fbb2 f5f7 	udiv	r5, r2, r7
 8000828:	fb07 2015 	mls	r0, r7, r5, r2
 800082c:	0c22      	lsrs	r2, r4, #16
 800082e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000832:	fb0e f005 	mul.w	r0, lr, r5
 8000836:	4290      	cmp	r0, r2
 8000838:	d908      	bls.n	800084c <__udivmoddi4+0x124>
 800083a:	eb1c 0202 	adds.w	r2, ip, r2
 800083e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x122>
 8000844:	4290      	cmp	r0, r2
 8000846:	f200 80cb 	bhi.w	80009e0 <__udivmoddi4+0x2b8>
 800084a:	4645      	mov	r5, r8
 800084c:	1a12      	subs	r2, r2, r0
 800084e:	b2a4      	uxth	r4, r4
 8000850:	fbb2 f0f7 	udiv	r0, r2, r7
 8000854:	fb07 2210 	mls	r2, r7, r0, r2
 8000858:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800085c:	fb0e fe00 	mul.w	lr, lr, r0
 8000860:	45a6      	cmp	lr, r4
 8000862:	d908      	bls.n	8000876 <__udivmoddi4+0x14e>
 8000864:	eb1c 0404 	adds.w	r4, ip, r4
 8000868:	f100 32ff 	add.w	r2, r0, #4294967295
 800086c:	d202      	bcs.n	8000874 <__udivmoddi4+0x14c>
 800086e:	45a6      	cmp	lr, r4
 8000870:	f200 80bb 	bhi.w	80009ea <__udivmoddi4+0x2c2>
 8000874:	4610      	mov	r0, r2
 8000876:	eba4 040e 	sub.w	r4, r4, lr
 800087a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800087e:	e79f      	b.n	80007c0 <__udivmoddi4+0x98>
 8000880:	f1c1 0720 	rsb	r7, r1, #32
 8000884:	408b      	lsls	r3, r1
 8000886:	fa22 fc07 	lsr.w	ip, r2, r7
 800088a:	ea4c 0c03 	orr.w	ip, ip, r3
 800088e:	fa05 f401 	lsl.w	r4, r5, r1
 8000892:	fa20 f307 	lsr.w	r3, r0, r7
 8000896:	40fd      	lsrs	r5, r7
 8000898:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800089c:	4323      	orrs	r3, r4
 800089e:	fbb5 f8f9 	udiv	r8, r5, r9
 80008a2:	fa1f fe8c 	uxth.w	lr, ip
 80008a6:	fb09 5518 	mls	r5, r9, r8, r5
 80008aa:	0c1c      	lsrs	r4, r3, #16
 80008ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80008b0:	fb08 f50e 	mul.w	r5, r8, lr
 80008b4:	42a5      	cmp	r5, r4
 80008b6:	fa02 f201 	lsl.w	r2, r2, r1
 80008ba:	fa00 f001 	lsl.w	r0, r0, r1
 80008be:	d90b      	bls.n	80008d8 <__udivmoddi4+0x1b0>
 80008c0:	eb1c 0404 	adds.w	r4, ip, r4
 80008c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008c8:	f080 8088 	bcs.w	80009dc <__udivmoddi4+0x2b4>
 80008cc:	42a5      	cmp	r5, r4
 80008ce:	f240 8085 	bls.w	80009dc <__udivmoddi4+0x2b4>
 80008d2:	f1a8 0802 	sub.w	r8, r8, #2
 80008d6:	4464      	add	r4, ip
 80008d8:	1b64      	subs	r4, r4, r5
 80008da:	b29d      	uxth	r5, r3
 80008dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e0:	fb09 4413 	mls	r4, r9, r3, r4
 80008e4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008e8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008ec:	45a6      	cmp	lr, r4
 80008ee:	d908      	bls.n	8000902 <__udivmoddi4+0x1da>
 80008f0:	eb1c 0404 	adds.w	r4, ip, r4
 80008f4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008f8:	d26c      	bcs.n	80009d4 <__udivmoddi4+0x2ac>
 80008fa:	45a6      	cmp	lr, r4
 80008fc:	d96a      	bls.n	80009d4 <__udivmoddi4+0x2ac>
 80008fe:	3b02      	subs	r3, #2
 8000900:	4464      	add	r4, ip
 8000902:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000906:	fba3 9502 	umull	r9, r5, r3, r2
 800090a:	eba4 040e 	sub.w	r4, r4, lr
 800090e:	42ac      	cmp	r4, r5
 8000910:	46c8      	mov	r8, r9
 8000912:	46ae      	mov	lr, r5
 8000914:	d356      	bcc.n	80009c4 <__udivmoddi4+0x29c>
 8000916:	d053      	beq.n	80009c0 <__udivmoddi4+0x298>
 8000918:	b156      	cbz	r6, 8000930 <__udivmoddi4+0x208>
 800091a:	ebb0 0208 	subs.w	r2, r0, r8
 800091e:	eb64 040e 	sbc.w	r4, r4, lr
 8000922:	fa04 f707 	lsl.w	r7, r4, r7
 8000926:	40ca      	lsrs	r2, r1
 8000928:	40cc      	lsrs	r4, r1
 800092a:	4317      	orrs	r7, r2
 800092c:	e9c6 7400 	strd	r7, r4, [r6]
 8000930:	4618      	mov	r0, r3
 8000932:	2100      	movs	r1, #0
 8000934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000938:	f1c3 0120 	rsb	r1, r3, #32
 800093c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000940:	fa20 f201 	lsr.w	r2, r0, r1
 8000944:	fa25 f101 	lsr.w	r1, r5, r1
 8000948:	409d      	lsls	r5, r3
 800094a:	432a      	orrs	r2, r5
 800094c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000950:	fa1f fe8c 	uxth.w	lr, ip
 8000954:	fbb1 f0f7 	udiv	r0, r1, r7
 8000958:	fb07 1510 	mls	r5, r7, r0, r1
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000962:	fb00 f50e 	mul.w	r5, r0, lr
 8000966:	428d      	cmp	r5, r1
 8000968:	fa04 f403 	lsl.w	r4, r4, r3
 800096c:	d908      	bls.n	8000980 <__udivmoddi4+0x258>
 800096e:	eb1c 0101 	adds.w	r1, ip, r1
 8000972:	f100 38ff 	add.w	r8, r0, #4294967295
 8000976:	d22f      	bcs.n	80009d8 <__udivmoddi4+0x2b0>
 8000978:	428d      	cmp	r5, r1
 800097a:	d92d      	bls.n	80009d8 <__udivmoddi4+0x2b0>
 800097c:	3802      	subs	r0, #2
 800097e:	4461      	add	r1, ip
 8000980:	1b49      	subs	r1, r1, r5
 8000982:	b292      	uxth	r2, r2
 8000984:	fbb1 f5f7 	udiv	r5, r1, r7
 8000988:	fb07 1115 	mls	r1, r7, r5, r1
 800098c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000990:	fb05 f10e 	mul.w	r1, r5, lr
 8000994:	4291      	cmp	r1, r2
 8000996:	d908      	bls.n	80009aa <__udivmoddi4+0x282>
 8000998:	eb1c 0202 	adds.w	r2, ip, r2
 800099c:	f105 38ff 	add.w	r8, r5, #4294967295
 80009a0:	d216      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 80009a2:	4291      	cmp	r1, r2
 80009a4:	d914      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 80009a6:	3d02      	subs	r5, #2
 80009a8:	4462      	add	r2, ip
 80009aa:	1a52      	subs	r2, r2, r1
 80009ac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80009b0:	e738      	b.n	8000824 <__udivmoddi4+0xfc>
 80009b2:	4631      	mov	r1, r6
 80009b4:	4630      	mov	r0, r6
 80009b6:	e708      	b.n	80007ca <__udivmoddi4+0xa2>
 80009b8:	4639      	mov	r1, r7
 80009ba:	e6e6      	b.n	800078a <__udivmoddi4+0x62>
 80009bc:	4610      	mov	r0, r2
 80009be:	e6fb      	b.n	80007b8 <__udivmoddi4+0x90>
 80009c0:	4548      	cmp	r0, r9
 80009c2:	d2a9      	bcs.n	8000918 <__udivmoddi4+0x1f0>
 80009c4:	ebb9 0802 	subs.w	r8, r9, r2
 80009c8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009cc:	3b01      	subs	r3, #1
 80009ce:	e7a3      	b.n	8000918 <__udivmoddi4+0x1f0>
 80009d0:	4645      	mov	r5, r8
 80009d2:	e7ea      	b.n	80009aa <__udivmoddi4+0x282>
 80009d4:	462b      	mov	r3, r5
 80009d6:	e794      	b.n	8000902 <__udivmoddi4+0x1da>
 80009d8:	4640      	mov	r0, r8
 80009da:	e7d1      	b.n	8000980 <__udivmoddi4+0x258>
 80009dc:	46d0      	mov	r8, sl
 80009de:	e77b      	b.n	80008d8 <__udivmoddi4+0x1b0>
 80009e0:	3d02      	subs	r5, #2
 80009e2:	4462      	add	r2, ip
 80009e4:	e732      	b.n	800084c <__udivmoddi4+0x124>
 80009e6:	4608      	mov	r0, r1
 80009e8:	e70a      	b.n	8000800 <__udivmoddi4+0xd8>
 80009ea:	4464      	add	r4, ip
 80009ec:	3802      	subs	r0, #2
 80009ee:	e742      	b.n	8000876 <__udivmoddi4+0x14e>

080009f0 <__aeabi_idiv0>:
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	timer_index = 0;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <main+0x44>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	801a      	strh	r2, [r3, #0]
	snap_flag = true; // begin with inibiiton of acquisition, set to false later
 80009fe:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <main+0x48>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a04:	f001 f88b 	bl	8001b1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a08:	f000 f81e 	bl	8000a48 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  RetargetInit(&huart3); // redirect the printf() and scanf() function to huart
 8000a0c:	480c      	ldr	r0, [pc, #48]	; (8000a40 <main+0x4c>)
 8000a0e:	f000 fcc9 	bl	80013a4 <RetargetInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a12:	f000 f9e7 	bl	8000de4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a16:	f000 f987 	bl	8000d28 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000a1a:	f000 f9b5 	bl	8000d88 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000a1e:	f000 f887 	bl	8000b30 <MX_ADC1_Init>
  MX_ETH_Init();
 8000a22:	f000 f8d7 	bl	8000bd4 <MX_ETH_Init>
  MX_TIM6_Init();
 8000a26:	f000 f949 	bl	8000cbc <MX_TIM6_Init>
  MX_RTC_Init();
 8000a2a:	f000 f921 	bl	8000c70 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);  // start the timer
 8000a2e:	4805      	ldr	r0, [pc, #20]	; (8000a44 <main+0x50>)
 8000a30:	f003 fff0 	bl	8004a14 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1){
 8000a34:	e7fe      	b.n	8000a34 <main+0x40>
 8000a36:	bf00      	nop
 8000a38:	2000316c 	.word	0x2000316c
 8000a3c:	2000316e 	.word	0x2000316e
 8000a40:	200004cc 	.word	0x200004cc
 8000a44:	20000480 	.word	0x20000480

08000a48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b094      	sub	sp, #80	; 0x50
 8000a4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	2234      	movs	r2, #52	; 0x34
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f00a fc56 	bl	800b308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a6c:	f002 fc4a 	bl	8003304 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a70:	4b2d      	ldr	r3, [pc, #180]	; (8000b28 <SystemClock_Config+0xe0>)
 8000a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a74:	4a2c      	ldr	r2, [pc, #176]	; (8000b28 <SystemClock_Config+0xe0>)
 8000a76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a7a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a7c:	4b2a      	ldr	r3, [pc, #168]	; (8000b28 <SystemClock_Config+0xe0>)
 8000a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a88:	4b28      	ldr	r3, [pc, #160]	; (8000b2c <SystemClock_Config+0xe4>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a90:	4a26      	ldr	r2, [pc, #152]	; (8000b2c <SystemClock_Config+0xe4>)
 8000a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	4b24      	ldr	r3, [pc, #144]	; (8000b2c <SystemClock_Config+0xe4>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000aa0:	603b      	str	r3, [r7, #0]
 8000aa2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000aa4:	2309      	movs	r3, #9
 8000aa6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000aa8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000aac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ab6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000aba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000abc:	2304      	movs	r3, #4
 8000abe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000ac0:	2360      	movs	r3, #96	; 0x60
 8000ac2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000acc:	2302      	movs	r3, #2
 8000ace:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f002 fc75 	bl	80033c4 <HAL_RCC_OscConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ae0:	f000 fac2 	bl	8001068 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ae4:	f002 fc1e 	bl	8003324 <HAL_PWREx_EnableOverDrive>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000aee:	f000 fabb 	bl	8001068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af6:	2302      	movs	r3, #2
 8000af8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000afe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	2103      	movs	r1, #3
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f002 ff06 	bl	8003920 <HAL_RCC_ClockConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000b1a:	f000 faa5 	bl	8001068 <Error_Handler>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	3750      	adds	r7, #80	; 0x50
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40007000 	.word	0x40007000

08000b30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b36:	463b      	mov	r3, r7
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b42:	4b21      	ldr	r3, [pc, #132]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b44:	4a21      	ldr	r2, [pc, #132]	; (8000bcc <MX_ADC1_Init+0x9c>)
 8000b46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000b48:	4b1f      	ldr	r3, [pc, #124]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b4a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000b4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b50:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b56:	4b1c      	ldr	r3, [pc, #112]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b62:	4b19      	ldr	r3, [pc, #100]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b6a:	4b17      	ldr	r3, [pc, #92]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b70:	4b15      	ldr	r3, [pc, #84]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b72:	4a17      	ldr	r2, [pc, #92]	; (8000bd0 <MX_ADC1_Init+0xa0>)
 8000b74:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b76:	4b14      	ldr	r3, [pc, #80]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b7c:	4b12      	ldr	r3, [pc, #72]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b82:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b8a:	4b0f      	ldr	r3, [pc, #60]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b90:	480d      	ldr	r0, [pc, #52]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000b92:	f001 f845 	bl	8001c20 <HAL_ADC_Init>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b9c:	f000 fa64 	bl	8001068 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bac:	463b      	mov	r3, r7
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <MX_ADC1_Init+0x98>)
 8000bb2:	f001 f9df 	bl	8001f74 <HAL_ADC_ConfigChannel>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000bbc:	f000 fa54 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000368 	.word	0x20000368
 8000bcc:	40012000 	.word	0x40012000
 8000bd0:	0f000001 	.word	0x0f000001

08000bd4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <MX_ETH_Init+0x84>)
 8000bda:	4a20      	ldr	r2, [pc, #128]	; (8000c5c <MX_ETH_Init+0x88>)
 8000bdc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000bde:	4b20      	ldr	r3, [pc, #128]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000be4:	4b1e      	ldr	r3, [pc, #120]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000bea:	4b1d      	ldr	r3, [pc, #116]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000bec:	22e1      	movs	r2, #225	; 0xe1
 8000bee:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000bf6:	4b1a      	ldr	r3, [pc, #104]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000bfc:	4b18      	ldr	r3, [pc, #96]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c04:	4a16      	ldr	r2, [pc, #88]	; (8000c60 <MX_ETH_Init+0x8c>)
 8000c06:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000c08:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c0a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000c0e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c12:	4a14      	ldr	r2, [pc, #80]	; (8000c64 <MX_ETH_Init+0x90>)
 8000c14:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c18:	4a13      	ldr	r2, [pc, #76]	; (8000c68 <MX_ETH_Init+0x94>)
 8000c1a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c1e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000c22:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000c24:	480c      	ldr	r0, [pc, #48]	; (8000c58 <MX_ETH_Init+0x84>)
 8000c26:	f001 fd07 	bl	8002638 <HAL_ETH_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000c30:	f000 fa1a 	bl	8001068 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000c34:	2238      	movs	r2, #56	; 0x38
 8000c36:	2100      	movs	r1, #0
 8000c38:	480c      	ldr	r0, [pc, #48]	; (8000c6c <MX_ETH_Init+0x98>)
 8000c3a:	f00a fb65 	bl	800b308 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <MX_ETH_Init+0x98>)
 8000c40:	2221      	movs	r2, #33	; 0x21
 8000c42:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000c44:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <MX_ETH_Init+0x98>)
 8000c46:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000c4a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <MX_ETH_Init+0x98>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200003b0 	.word	0x200003b0
 8000c5c:	40028000 	.word	0x40028000
 8000c60:	20003170 	.word	0x20003170
 8000c64:	20000274 	.word	0x20000274
 8000c68:	200001d4 	.word	0x200001d4
 8000c6c:	20000330 	.word	0x20000330

08000c70 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c76:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <MX_RTC_Init+0x48>)
 8000c78:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c82:	227f      	movs	r2, #127	; 0x7f
 8000c84:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c88:	22ff      	movs	r2, #255	; 0xff
 8000c8a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_RTC_Init+0x44>)
 8000ca0:	f003 fc8c 	bl	80045bc <HAL_RTC_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000caa:	f000 f9dd 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000460 	.word	0x20000460
 8000cb8:	40002800 	.word	0x40002800

08000cbc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000cce:	4a15      	ldr	r2, [pc, #84]	; (8000d24 <MX_TIM6_Init+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 24-1;
 8000cd2:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000cd4:	2217      	movs	r2, #23
 8000cd6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 800-1;
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000ce0:	f240 321f 	movw	r2, #799	; 0x31f
 8000ce4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cec:	480c      	ldr	r0, [pc, #48]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000cee:	f003 fe39 	bl	8004964 <HAL_TIM_Base_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000cf8:	f000 f9b6 	bl	8001068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	4619      	mov	r1, r3
 8000d08:	4805      	ldr	r0, [pc, #20]	; (8000d20 <MX_TIM6_Init+0x64>)
 8000d0a:	f004 f8e3 	bl	8004ed4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000d14:	f000 f9a8 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	3710      	adds	r7, #16
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20000480 	.word	0x20000480
 8000d24:	40001000 	.word	0x40001000

08000d28 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d2c:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d2e:	4a15      	ldr	r2, [pc, #84]	; (8000d84 <MX_USART3_UART_Init+0x5c>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d4e:	220c      	movs	r2, #12
 8000d50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b0b      	ldr	r3, [pc, #44]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5e:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d6a:	4805      	ldr	r0, [pc, #20]	; (8000d80 <MX_USART3_UART_Init+0x58>)
 8000d6c:	f004 f95e 	bl	800502c <HAL_UART_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d76:	f000 f977 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	200004cc 	.word	0x200004cc
 8000d84:	40004800 	.word	0x40004800

08000d88 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000d92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d96:	2206      	movs	r2, #6
 8000d98:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000da0:	4b0f      	ldr	r3, [pc, #60]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000da8:	2202      	movs	r2, #2
 8000daa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000dac:	4b0c      	ldr	r3, [pc, #48]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000db8:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000dbe:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dcc:	f002 f952 	bl	8003074 <HAL_PCD_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000dd6:	f000 f947 	bl	8001068 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20000554 	.word	0x20000554

08000de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08c      	sub	sp, #48	; 0x30
 8000de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dea:	f107 031c 	add.w	r3, r7, #28
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]
 8000df8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dfa:	4b4b      	ldr	r3, [pc, #300]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a4a      	ldr	r2, [pc, #296]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b48      	ldr	r3, [pc, #288]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	61bb      	str	r3, [r7, #24]
 8000e10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e12:	4b45      	ldr	r3, [pc, #276]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	4a44      	ldr	r2, [pc, #272]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e1e:	4b42      	ldr	r3, [pc, #264]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e26:	617b      	str	r3, [r7, #20]
 8000e28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b3f      	ldr	r3, [pc, #252]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2e:	4a3e      	ldr	r2, [pc, #248]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6313      	str	r3, [r2, #48]	; 0x30
 8000e36:	4b3c      	ldr	r3, [pc, #240]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e42:	4b39      	ldr	r3, [pc, #228]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	4a38      	ldr	r2, [pc, #224]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e48:	f043 0302 	orr.w	r3, r3, #2
 8000e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4e:	4b36      	ldr	r3, [pc, #216]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	f003 0302 	and.w	r3, r3, #2
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5a:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	4a32      	ldr	r2, [pc, #200]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30
 8000e66:	4b30      	ldr	r3, [pc, #192]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	f003 0308 	and.w	r3, r3, #8
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e72:	4b2d      	ldr	r3, [pc, #180]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	4a2c      	ldr	r2, [pc, #176]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7e:	4b2a      	ldr	r3, [pc, #168]	; (8000f28 <MX_GPIO_Init+0x144>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e90:	4826      	ldr	r0, [pc, #152]	; (8000f2c <MX_GPIO_Init+0x148>)
 8000e92:	f002 f8a3 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2140      	movs	r1, #64	; 0x40
 8000e9a:	4825      	ldr	r0, [pc, #148]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000e9c:	f002 f89e 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ea0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ea6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000eac:	2302      	movs	r3, #2
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	f107 031c 	add.w	r3, r7, #28
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	481f      	ldr	r0, [pc, #124]	; (8000f34 <MX_GPIO_Init+0x150>)
 8000eb8:	f001 fee4 	bl	8002c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ebc:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ece:	f107 031c 	add.w	r3, r7, #28
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4815      	ldr	r0, [pc, #84]	; (8000f2c <MX_GPIO_Init+0x148>)
 8000ed6:	f001 fed5 	bl	8002c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000eda:	2340      	movs	r3, #64	; 0x40
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480f      	ldr	r0, [pc, #60]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000ef2:	f001 fec7 	bl	8002c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <MX_GPIO_Init+0x14c>)
 8000f0a:	f001 febb 	bl	8002c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	2028      	movs	r0, #40	; 0x28
 8000f14:	f001 fb59 	bl	80025ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f18:	2028      	movs	r0, #40	; 0x28
 8000f1a:	f001 fb72 	bl	8002602 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f1e:	bf00      	nop
 8000f20:	3730      	adds	r7, #48	; 0x30
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	40021800 	.word	0x40021800
 8000f34:	40020800 	.word	0x40020800

08000f38 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) // GPIO interrupt handler
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == 0x2000){ // if user btn is pressed
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000f48:	d103      	bne.n	8000f52 <HAL_GPIO_EXTI_Callback+0x1a>
		snap_flag = false; //request a snapshot
 8000f4a:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <HAL_GPIO_EXTI_Callback+0x28>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
	}
	else{
		printf("Unknown GPIO interrupt happened");
	}
}
 8000f50:	e002      	b.n	8000f58 <HAL_GPIO_EXTI_Callback+0x20>
		printf("Unknown GPIO interrupt happened");
 8000f52:	4804      	ldr	r0, [pc, #16]	; (8000f64 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000f54:	f009 ffc4 	bl	800aee0 <iprintf>
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	2000316e 	.word	0x2000316e
 8000f64:	0800f040 	.word	0x0800f040

08000f68 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	if(htim == &htim6 && snap_flag == false){ // if the timer is the analog management and the conversion is not already done
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a1e      	ldr	r2, [pc, #120]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d134      	bne.n	8000fe2 <HAL_TIM_PeriodElapsedCallback+0x7a>
 8000f78:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	f083 0301 	eor.w	r3, r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d02d      	beq.n	8000fe2 <HAL_TIM_PeriodElapsedCallback+0x7a>
		// Get ADC value
		    HAL_ADC_Start(&hadc1);
 8000f86:	481b      	ldr	r0, [pc, #108]	; (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f88:	f000 fe8e 	bl	8001ca8 <HAL_ADC_Start>
		    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f90:	4818      	ldr	r0, [pc, #96]	; (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f92:	f000 ff57 	bl	8001e44 <HAL_ADC_PollForConversion>
		    adc_buf[timer_index]= HAL_ADC_GetValue(&hadc1); // save the value in the array
 8000f96:	4817      	ldr	r0, [pc, #92]	; (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000f98:	f000 ffdf 	bl	8001f5a <HAL_ADC_GetValue>
 8000f9c:	4601      	mov	r1, r0
 8000f9e:	4b16      	ldr	r3, [pc, #88]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fa0:	881b      	ldrh	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	b289      	uxth	r1, r1
 8000fa6:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000fa8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000fac:	2101      	movs	r1, #1
 8000fae:	4814      	ldr	r0, [pc, #80]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000fb0:	f002 f82d 	bl	800300e <HAL_GPIO_TogglePin>
		    timer_index ++;
 8000fb4:	4b10      	ldr	r3, [pc, #64]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fbe:	801a      	strh	r2, [r3, #0]
		    if(timer_index>=ADC_BUF_LEN){
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	f241 3287 	movw	r2, #4999	; 0x1387
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d90a      	bls.n	8000fe2 <HAL_TIM_PeriodElapsedCallback+0x7a>
		    	timer_index=0;
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	801a      	strh	r2, [r3, #0]
		    	SnapReadyCallback(adc_buf, ADC_BUF_LEN);
 8000fd2:	f241 3188 	movw	r1, #5000	; 0x1388
 8000fd6:	4809      	ldr	r0, [pc, #36]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000fd8:	f000 f876 	bl	80010c8 <SnapReadyCallback>
		    	snap_flag = true; // conversion complete flag
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
		    }
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000480 	.word	0x20000480
 8000ff0:	2000316e 	.word	0x2000316e
 8000ff4:	20000368 	.word	0x20000368
 8000ff8:	2000316c 	.word	0x2000316c
 8000ffc:	20000a5c 	.word	0x20000a5c
 8001000:	40020400 	.word	0x40020400

08001004 <printTimestamp>:

void printTimestamp(){
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	b091      	sub	sp, #68	; 0x44
 8001008:	af04      	add	r7, sp, #16
char timestamp[18];
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	4619      	mov	r1, r3
 8001010:	4813      	ldr	r0, [pc, #76]	; (8001060 <printTimestamp+0x5c>)
 8001012:	f003 fbb5 	bl	8004780 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	2200      	movs	r2, #0
 800101c:	4619      	mov	r1, r3
 800101e:	4810      	ldr	r0, [pc, #64]	; (8001060 <printTimestamp+0x5c>)
 8001020:	f003 fb50 	bl	80046c4 <HAL_RTC_GetTime>
	sprintf(timestamp,"%02d-%02d-%02d %02d:%02d:%02d",sDate.Year,sDate.Month,sDate.Date,sTime.Hours,sTime.Minutes,sTime.Seconds);
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	461d      	mov	r5, r3
 8001028:	797b      	ldrb	r3, [r7, #5]
 800102a:	461e      	mov	r6, r3
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	7a3a      	ldrb	r2, [r7, #8]
 8001030:	7a79      	ldrb	r1, [r7, #9]
 8001032:	7ab8      	ldrb	r0, [r7, #10]
 8001034:	4604      	mov	r4, r0
 8001036:	f107 001c 	add.w	r0, r7, #28
 800103a:	9403      	str	r4, [sp, #12]
 800103c:	9102      	str	r1, [sp, #8]
 800103e:	9201      	str	r2, [sp, #4]
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	4633      	mov	r3, r6
 8001044:	462a      	mov	r2, r5
 8001046:	4907      	ldr	r1, [pc, #28]	; (8001064 <printTimestamp+0x60>)
 8001048:	f00a f866 	bl	800b118 <siprintf>
	printf(timestamp);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4618      	mov	r0, r3
 8001052:	f009 ff45 	bl	800aee0 <iprintf>
}
 8001056:	bf00      	nop
 8001058:	3734      	adds	r7, #52	; 0x34
 800105a:	46bd      	mov	sp, r7
 800105c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800105e:	bf00      	nop
 8001060:	20000460 	.word	0x20000460
 8001064:	0800f060 	.word	0x0800f060

08001068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800106c:	b672      	cpsid	i
}
 800106e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001070:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001074:	4801      	ldr	r0, [pc, #4]	; (800107c <Error_Handler+0x14>)
 8001076:	f001 ffca 	bl	800300e <HAL_GPIO_TogglePin>
 800107a:	e7f9      	b.n	8001070 <Error_Handler+0x8>
 800107c:	40020400 	.word	0x40020400

08001080 <printFloatArray>:
	}
	printf("\r\n");
	return;
}

void printFloatArray(double *inp, size_t length){
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
	for (int var = 0; var < length; ++var) {
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	e00b      	b.n	80010a8 <printFloatArray+0x28>
		printf("%e \r\n", inp[var]);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	4808      	ldr	r0, [pc, #32]	; (80010c0 <printFloatArray+0x40>)
 800109e:	f009 ff1f 	bl	800aee0 <iprintf>
	for (int var = 0; var < length; ++var) {
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	3301      	adds	r3, #1
 80010a6:	60fb      	str	r3, [r7, #12]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	683a      	ldr	r2, [r7, #0]
 80010ac:	429a      	cmp	r2, r3
 80010ae:	d8ef      	bhi.n	8001090 <printFloatArray+0x10>
	}
	printf(" \r\n");
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <printFloatArray+0x44>)
 80010b2:	f009 ff7b 	bl	800afac <puts>
	return;
 80010b6:	bf00      	nop
}
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	0800f090 	.word	0x0800f090
 80010c4:	0800f098 	.word	0x0800f098

080010c8 <SnapReadyCallback>:

void SnapReadyCallback(const uint16_t *uintarray, size_t length){
 80010c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010cc:	b089      	sub	sp, #36	; 0x24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
 80010d4:	466b      	mov	r3, sp
 80010d6:	461e      	mov	r6, r3
	// first convert the array to packet coef
	int three_depth = 6; 		// depth of the decomposition tree
 80010d8:	2306      	movs	r3, #6
 80010da:	61bb      	str	r3, [r7, #24]
	int out_len = round(pow(2,three_depth)); //the number of bottom level nodes
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010e6:	eeb0 1b47 	vmov.f64	d1, d7
 80010ea:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80010ee:	f00d fc77 	bl	800e9e0 <pow>
 80010f2:	eeb0 7b40 	vmov.f64	d7, d0
 80010f6:	eeb0 0b47 	vmov.f64	d0, d7
 80010fa:	f00d ff3d 	bl	800ef78 <round>
 80010fe:	eeb0 7b40 	vmov.f64	d7, d0
 8001102:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001106:	ee17 3a90 	vmov	r3, s15
 800110a:	617b      	str	r3, [r7, #20]
	double snap_time_domain[length]; // alloc the double array
 800110c:	6839      	ldr	r1, [r7, #0]
 800110e:	460b      	mov	r3, r1
 8001110:	3b01      	subs	r3, #1
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	2300      	movs	r3, #0
 8001116:	4688      	mov	r8, r1
 8001118:	4699      	mov	r9, r3
 800111a:	f04f 0200 	mov.w	r2, #0
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001126:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800112a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800112e:	2300      	movs	r3, #0
 8001130:	460c      	mov	r4, r1
 8001132:	461d      	mov	r5, r3
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	f04f 0300 	mov.w	r3, #0
 800113c:	01ab      	lsls	r3, r5, #6
 800113e:	ea43 6394 	orr.w	r3, r3, r4, lsr #26
 8001142:	01a2      	lsls	r2, r4, #6
 8001144:	00cb      	lsls	r3, r1, #3
 8001146:	3307      	adds	r3, #7
 8001148:	08db      	lsrs	r3, r3, #3
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	ebad 0d03 	sub.w	sp, sp, r3
 8001150:	466b      	mov	r3, sp
 8001152:	3307      	adds	r3, #7
 8001154:	08db      	lsrs	r3, r3, #3
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < length; ++i) { // Cast each element from int to double
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	e011      	b.n	8001184 <SnapReadyCallback+0xbc>
		snap_time_domain[i] = (double)uintarray[i];
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	4413      	add	r3, r2
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	4413      	add	r3, r2
 800117a:	ed83 7b00 	vstr	d7, [r3]
	for (int i = 0; i < length; ++i) { // Cast each element from int to double
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	3301      	adds	r3, #1
 8001182:	61fb      	str	r3, [r7, #28]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	d8e9      	bhi.n	8001160 <SnapReadyCallback+0x98>
	}

	double *coefs = packetCoeff(snap_time_domain, (int)length, three_depth);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4619      	mov	r1, r3
 8001192:	68f8      	ldr	r0, [r7, #12]
 8001194:	f000 f81e 	bl	80011d4 <packetCoeff>
 8001198:	60b8      	str	r0, [r7, #8]
	printf("Snapshot features acquired. \r\nTimestamp: ");
 800119a:	480b      	ldr	r0, [pc, #44]	; (80011c8 <SnapReadyCallback+0x100>)
 800119c:	f009 fea0 	bl	800aee0 <iprintf>
	printTimestamp();
 80011a0:	f7ff ff30 	bl	8001004 <printTimestamp>
	printf(" \r\nStart features. \r\n");
 80011a4:	4809      	ldr	r0, [pc, #36]	; (80011cc <SnapReadyCallback+0x104>)
 80011a6:	f009 ff01 	bl	800afac <puts>
	printFloatArray(coefs, out_len);
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	4619      	mov	r1, r3
 80011ae:	68b8      	ldr	r0, [r7, #8]
 80011b0:	f7ff ff66 	bl	8001080 <printFloatArray>
	printf("End features.");
 80011b4:	4806      	ldr	r0, [pc, #24]	; (80011d0 <SnapReadyCallback+0x108>)
 80011b6:	f009 fe93 	bl	800aee0 <iprintf>
	return;
 80011ba:	bf00      	nop
 80011bc:	46b5      	mov	sp, r6
}
 80011be:	3724      	adds	r7, #36	; 0x24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80011c6:	bf00      	nop
 80011c8:	0800f09c 	.word	0x0800f09c
 80011cc:	0800f0c8 	.word	0x0800f0c8
 80011d0:	0800f0e0 	.word	0x0800f0e0

080011d4 <packetCoeff>:


double* packetCoeff(double *inp, int length, int J) { // compute the power of each packet coefficient in the lowest level
 80011d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011d8:	b091      	sub	sp, #68	; 0x44
 80011da:	af02      	add	r7, sp, #8
 80011dc:	60f8      	str	r0, [r7, #12]
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
 80011e2:	466b      	mov	r3, sp
 80011e4:	461e      	mov	r6, r3
	int N, len;
	int coef_len;
	coef_len = round(pow(2,J)); // the nodes in the lowest level are 2^depth
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	ee07 3a90 	vmov	s15, r3
 80011ec:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011f0:	eeb0 1b47 	vmov.f64	d1, d7
 80011f4:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80011f8:	f00d fbf2 	bl	800e9e0 <pow>
 80011fc:	eeb0 7b40 	vmov.f64	d7, d0
 8001200:	eeb0 0b47 	vmov.f64	d0, d7
 8001204:	f00d feb8 	bl	800ef78 <round>
 8001208:	eeb0 7b40 	vmov.f64	d7, d0
 800120c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001210:	ee17 3a90 	vmov	r3, s15
 8001214:	633b      	str	r3, [r7, #48]	; 0x30
	double coefs[coef_len];
 8001216:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001218:	1e4b      	subs	r3, r1, #1
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800121c:	460a      	mov	r2, r1
 800121e:	2300      	movs	r3, #0
 8001220:	4690      	mov	r8, r2
 8001222:	4699      	mov	r9, r3
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	f04f 0300 	mov.w	r3, #0
 800122c:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001230:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001234:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001238:	460a      	mov	r2, r1
 800123a:	2300      	movs	r3, #0
 800123c:	4614      	mov	r4, r2
 800123e:	461d      	mov	r5, r3
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	01ab      	lsls	r3, r5, #6
 800124a:	ea43 6394 	orr.w	r3, r3, r4, lsr #26
 800124e:	01a2      	lsls	r2, r4, #6
 8001250:	460b      	mov	r3, r1
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	3307      	adds	r3, #7
 8001256:	08db      	lsrs	r3, r3, #3
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	ebad 0d03 	sub.w	sp, sp, r3
 800125e:	ab02      	add	r3, sp, #8
 8001260:	3307      	adds	r3, #7
 8001262:	08db      	lsrs	r3, r3, #3
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28

	wave_object obj;
	wtree_object wt;

	char *name = "db10";
 8001268:	4b2f      	ldr	r3, [pc, #188]	; (8001328 <packetCoeff+0x154>)
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
	obj = wave_init(name); // Initialize the wavelet
 800126c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800126e:	f007 fb95 	bl	800899c <wave_init>
 8001272:	6238      	str	r0, [r7, #32]
	N = length;
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	61fb      	str	r3, [r7, #28]

	wt = wtree_init(obj, N, J); // Initialize the wavelet transform object
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	69f9      	ldr	r1, [r7, #28]
 800127c:	6a38      	ldr	r0, [r7, #32]
 800127e:	f007 fc01 	bl	8008a84 <wtree_init>
 8001282:	61b8      	str	r0, [r7, #24]
	setWTREEExtension(wt, "sym"); // Options are "per" and "sym". Symmetric is the default option
 8001284:	4929      	ldr	r1, [pc, #164]	; (800132c <packetCoeff+0x158>)
 8001286:	69b8      	ldr	r0, [r7, #24]
 8001288:	f008 fbd2 	bl	8009a30 <setWTREEExtension>

	wtree(wt, inp);
 800128c:	68f9      	ldr	r1, [r7, #12]
 800128e:	69b8      	ldr	r0, [r7, #24]
 8001290:	f008 f8be 	bl	8009410 <wtree>
	wtree_summary(wt);
 8001294:	69b8      	ldr	r0, [r7, #24]
 8001296:	f008 fcc9 	bl	8009c2c <wtree_summary>

	len = getWTREENodelength(wt, J); //because the lowest level is J
 800129a:	6879      	ldr	r1, [r7, #4]
 800129c:	69b8      	ldr	r0, [r7, #24]
 800129e:	f008 fb15 	bl	80098cc <getWTREENodelength>
 80012a2:	6178      	str	r0, [r7, #20]
	printf(" \r\n %d", len);
 80012a4:	6979      	ldr	r1, [r7, #20]
 80012a6:	4822      	ldr	r0, [pc, #136]	; (8001330 <packetCoeff+0x15c>)
 80012a8:	f009 fe1a 	bl	800aee0 <iprintf>
	printf(" \r\n");
 80012ac:	4821      	ldr	r0, [pc, #132]	; (8001334 <packetCoeff+0x160>)
 80012ae:	f009 fe7d 	bl	800afac <puts>

	double* oup = (double *)malloc(sizeof(double) * len);
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f008 fdc6 	bl	8009e48 <malloc>
 80012bc:	4603      	mov	r3, r0
 80012be:	613b      	str	r3, [r7, #16]

	for(int node_index = 0; node_index < coef_len; node_index++){
 80012c0:	2300      	movs	r3, #0
 80012c2:	637b      	str	r3, [r7, #52]	; 0x34
 80012c4:	e01b      	b.n	80012fe <packetCoeff+0x12a>
		printf("Node [%d %d] Coefficients :  \r\n", J, node_index);
 80012c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	481b      	ldr	r0, [pc, #108]	; (8001338 <packetCoeff+0x164>)
 80012cc:	f009 fe08 	bl	800aee0 <iprintf>
		getWTREECoeffs(wt, J, node_index, oup, len);
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	69b8      	ldr	r0, [r7, #24]
 80012dc:	f008 fb22 	bl	8009924 <getWTREECoeffs>
		coefs[node_index] = norm2(oup,len);
 80012e0:	6979      	ldr	r1, [r7, #20]
 80012e2:	6938      	ldr	r0, [r7, #16]
 80012e4:	f000 f82a 	bl	800133c <norm2>
 80012e8:	eeb0 7b40 	vmov.f64	d7, d0
 80012ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	4413      	add	r3, r2
 80012f4:	ed83 7b00 	vstr	d7, [r3]
	for(int node_index = 0; node_index < coef_len; node_index++){
 80012f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012fa:	3301      	adds	r3, #1
 80012fc:	637b      	str	r3, [r7, #52]	; 0x34
 80012fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001302:	429a      	cmp	r2, r3
 8001304:	dbdf      	blt.n	80012c6 <packetCoeff+0xf2>
	}

	free(inp);
 8001306:	68f8      	ldr	r0, [r7, #12]
 8001308:	f008 fda6 	bl	8009e58 <free>
	wave_free(obj);
 800130c:	6a38      	ldr	r0, [r7, #32]
 800130e:	f008 fd23 	bl	8009d58 <wave_free>
	wtree_free(wt);
 8001312:	69b8      	ldr	r0, [r7, #24]
 8001314:	f008 fd2b 	bl	8009d6e <wtree_free>

	return coefs;
 8001318:	2300      	movs	r3, #0
 800131a:	46b5      	mov	sp, r6
}
 800131c:	4618      	mov	r0, r3
 800131e:	373c      	adds	r7, #60	; 0x3c
 8001320:	46bd      	mov	sp, r7
 8001322:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001326:	bf00      	nop
 8001328:	0800f0f0 	.word	0x0800f0f0
 800132c:	0800f0f8 	.word	0x0800f0f8
 8001330:	0800f0fc 	.word	0x0800f0fc
 8001334:	0800f098 	.word	0x0800f098
 8001338:	0800f104 	.word	0x0800f104

0800133c <norm2>:

double norm2(double *array, int length) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
	double sum = 0.0;
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	f04f 0300 	mov.w	r3, #0
 800134e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	for (int i = 0; i < length; ++i) {
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	e016      	b.n	8001386 <norm2+0x4a>
		sum += array[i] * array[i];
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4413      	add	r3, r2
 8001360:	ed93 6b00 	vldr	d6, [r3]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	4413      	add	r3, r2
 800136c:	ed93 7b00 	vldr	d7, [r3]
 8001370:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001374:	ed97 6b04 	vldr	d6, [r7, #16]
 8001378:	ee36 7b07 	vadd.f64	d7, d6, d7
 800137c:	ed87 7b04 	vstr	d7, [r7, #16]
	for (int i = 0; i < length; ++i) {
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3301      	adds	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	dbe4      	blt.n	8001358 <norm2+0x1c>
	}

	return sqrt(sum);
 800138e:	ed97 0b04 	vldr	d0, [r7, #16]
 8001392:	f00d f969 	bl	800e668 <sqrt>
 8001396:	eeb0 7b40 	vmov.f64	d7, d0
}
 800139a:	eeb0 0b47 	vmov.f64	d0, d7
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80013ac:	4a07      	ldr	r2, [pc, #28]	; (80013cc <RetargetInit+0x28>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <RetargetInit+0x2c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	6898      	ldr	r0, [r3, #8]
 80013b8:	2300      	movs	r3, #0
 80013ba:	2202      	movs	r2, #2
 80013bc:	2100      	movs	r1, #0
 80013be:	f009 fdfd 	bl	800afbc <setvbuf>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	20003178 	.word	0x20003178
 80013d0:	20000064 	.word	0x20000064

080013d4 <_isatty>:

int _isatty(int fd) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db04      	blt.n	80013ec <_isatty+0x18>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	dc01      	bgt.n	80013ec <_isatty+0x18>
    return 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e005      	b.n	80013f8 <_isatty+0x24>

  errno = EBADF;
 80013ec:	f00a f804 	bl	800b3f8 <__errno>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2209      	movs	r2, #9
 80013f4:	601a      	str	r2, [r3, #0]
  return 0;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <_write>:

int _write(int fd, char* ptr, int len) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d002      	beq.n	8001418 <_write+0x18>
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d111      	bne.n	800143c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <_write+0x54>)
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	b29a      	uxth	r2, r3
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
 8001424:	68b9      	ldr	r1, [r7, #8]
 8001426:	f003 fe4f 	bl	80050c8 <HAL_UART_Transmit>
 800142a:	4603      	mov	r3, r0
 800142c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800142e:	7dfb      	ldrb	r3, [r7, #23]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <_write+0x38>
      return len;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	e008      	b.n	800144a <_write+0x4a>
    else
      return EIO;
 8001438:	2305      	movs	r3, #5
 800143a:	e006      	b.n	800144a <_write+0x4a>
  }
  errno = EBADF;
 800143c:	f009 ffdc 	bl	800b3f8 <__errno>
 8001440:	4603      	mov	r3, r0
 8001442:	2209      	movs	r2, #9
 8001444:	601a      	str	r2, [r3, #0]
  return -1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20003178 	.word	0x20003178

08001458 <_close>:

int _close(int fd) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	db04      	blt.n	8001470 <_close+0x18>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b02      	cmp	r3, #2
 800146a:	dc01      	bgt.n	8001470 <_close+0x18>
    return 0;
 800146c:	2300      	movs	r3, #0
 800146e:	e006      	b.n	800147e <_close+0x26>

  errno = EBADF;
 8001470:	f009 ffc2 	bl	800b3f8 <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	2209      	movs	r2, #9
 8001478:	601a      	str	r2, [r3, #0]
  return -1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001492:	f009 ffb1 	bl	800b3f8 <__errno>
 8001496:	4603      	mov	r3, r0
 8001498:	2209      	movs	r2, #9
 800149a:	601a      	str	r2, [r3, #0]
  return -1;
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <_read>:

int _read(int fd, char* ptr, int len) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d110      	bne.n	80014dc <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <_read+0x4c>)
 80014bc:	6818      	ldr	r0, [r3, #0]
 80014be:	f04f 33ff 	mov.w	r3, #4294967295
 80014c2:	2201      	movs	r2, #1
 80014c4:	68b9      	ldr	r1, [r7, #8]
 80014c6:	f003 fe82 	bl	80051ce <HAL_UART_Receive>
 80014ca:	4603      	mov	r3, r0
 80014cc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <_read+0x30>
      return 1;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e008      	b.n	80014ea <_read+0x42>
    else
      return EIO;
 80014d8:	2305      	movs	r3, #5
 80014da:	e006      	b.n	80014ea <_read+0x42>
  }
  errno = EBADF;
 80014dc:	f009 ff8c 	bl	800b3f8 <__errno>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2209      	movs	r2, #9
 80014e4:	601a      	str	r2, [r3, #0]
  return -1;
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20003178 	.word	0x20003178

080014f8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2b00      	cmp	r3, #0
 8001506:	db08      	blt.n	800151a <_fstat+0x22>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b02      	cmp	r3, #2
 800150c:	dc05      	bgt.n	800151a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001514:	605a      	str	r2, [r3, #4]
    return 0;
 8001516:	2300      	movs	r3, #0
 8001518:	e005      	b.n	8001526 <_fstat+0x2e>
  }

  errno = EBADF;
 800151a:	f009 ff6d 	bl	800b3f8 <__errno>
 800151e:	4603      	mov	r3, r0
 8001520:	2209      	movs	r2, #9
 8001522:	601a      	str	r2, [r3, #0]
  return 0;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <HAL_MspInit+0x44>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <HAL_MspInit+0x44>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	; 0x40
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <HAL_MspInit+0x44>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <HAL_MspInit+0x44>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001552:	4a08      	ldr	r2, [pc, #32]	; (8001574 <HAL_MspInit+0x44>)
 8001554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001558:	6453      	str	r3, [r2, #68]	; 0x44
 800155a:	4b06      	ldr	r3, [pc, #24]	; (8001574 <HAL_MspInit+0x44>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800

08001578 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	; 0x28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a15      	ldr	r2, [pc, #84]	; (80015ec <HAL_ADC_MspInit+0x74>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d123      	bne.n	80015e2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159e:	4a14      	ldr	r2, [pc, #80]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a4:	6453      	str	r3, [r2, #68]	; 0x44
 80015a6:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <HAL_ADC_MspInit+0x78>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015ca:	2308      	movs	r3, #8
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <HAL_ADC_MspInit+0x7c>)
 80015de:	f001 fb51 	bl	8002c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40012000 	.word	0x40012000
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08e      	sub	sp, #56	; 0x38
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a4e      	ldr	r2, [pc, #312]	; (8001750 <HAL_ETH_MspInit+0x158>)
 8001616:	4293      	cmp	r3, r2
 8001618:	f040 8096 	bne.w	8001748 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800161c:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800161e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001620:	4a4c      	ldr	r2, [pc, #304]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001622:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001626:	6313      	str	r3, [r2, #48]	; 0x30
 8001628:	4b4a      	ldr	r3, [pc, #296]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800162a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001630:	623b      	str	r3, [r7, #32]
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	4b47      	ldr	r3, [pc, #284]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001638:	4a46      	ldr	r2, [pc, #280]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800163a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800163e:	6313      	str	r3, [r2, #48]	; 0x30
 8001640:	4b44      	ldr	r3, [pc, #272]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	4b41      	ldr	r3, [pc, #260]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800164e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001650:	4a40      	ldr	r2, [pc, #256]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001652:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001656:	6313      	str	r3, [r2, #48]	; 0x30
 8001658:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001664:	4b3b      	ldr	r3, [pc, #236]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001668:	4a3a      	ldr	r2, [pc, #232]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800166a:	f043 0304 	orr.w	r3, r3, #4
 800166e:	6313      	str	r3, [r2, #48]	; 0x30
 8001670:	4b38      	ldr	r3, [pc, #224]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800167c:	4b35      	ldr	r3, [pc, #212]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800167e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001680:	4a34      	ldr	r2, [pc, #208]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6313      	str	r3, [r2, #48]	; 0x30
 8001688:	4b32      	ldr	r3, [pc, #200]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	f003 0301 	and.w	r3, r3, #1
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001694:	4b2f      	ldr	r3, [pc, #188]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 8001696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001698:	4a2e      	ldr	r2, [pc, #184]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 800169a:	f043 0302 	orr.w	r3, r3, #2
 800169e:	6313      	str	r3, [r2, #48]	; 0x30
 80016a0:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016ac:	4b29      	ldr	r3, [pc, #164]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 80016ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b0:	4a28      	ldr	r2, [pc, #160]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 80016b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016b6:	6313      	str	r3, [r2, #48]	; 0x30
 80016b8:	4b26      	ldr	r3, [pc, #152]	; (8001754 <HAL_ETH_MspInit+0x15c>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80016c4:	2332      	movs	r3, #50	; 0x32
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	2302      	movs	r3, #2
 80016ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016d4:	230b      	movs	r3, #11
 80016d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016dc:	4619      	mov	r1, r3
 80016de:	481e      	ldr	r0, [pc, #120]	; (8001758 <HAL_ETH_MspInit+0x160>)
 80016e0:	f001 fad0 	bl	8002c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80016e4:	2386      	movs	r3, #134	; 0x86
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80016f4:	230b      	movs	r3, #11
 80016f6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fc:	4619      	mov	r1, r3
 80016fe:	4817      	ldr	r0, [pc, #92]	; (800175c <HAL_ETH_MspInit+0x164>)
 8001700:	f001 fac0 	bl	8002c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001704:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	2303      	movs	r3, #3
 8001714:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001716:	230b      	movs	r3, #11
 8001718:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800171a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800171e:	4619      	mov	r1, r3
 8001720:	480f      	ldr	r0, [pc, #60]	; (8001760 <HAL_ETH_MspInit+0x168>)
 8001722:	f001 faaf 	bl	8002c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001726:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001738:	230b      	movs	r3, #11
 800173a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	4619      	mov	r1, r3
 8001742:	4808      	ldr	r0, [pc, #32]	; (8001764 <HAL_ETH_MspInit+0x16c>)
 8001744:	f001 fa9e 	bl	8002c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001748:	bf00      	nop
 800174a:	3738      	adds	r7, #56	; 0x38
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40028000 	.word	0x40028000
 8001754:	40023800 	.word	0x40023800
 8001758:	40020800 	.word	0x40020800
 800175c:	40020000 	.word	0x40020000
 8001760:	40020400 	.word	0x40020400
 8001764:	40021800 	.word	0x40021800

08001768 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b0a6      	sub	sp, #152	; 0x98
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	2290      	movs	r2, #144	; 0x90
 8001776:	2100      	movs	r1, #0
 8001778:	4618      	mov	r0, r3
 800177a:	f009 fdc5 	bl	800b308 <memset>
  if(hrtc->Instance==RTC)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <HAL_RTC_MspInit+0x54>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d114      	bne.n	80017b2 <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001788:	2320      	movs	r3, #32
 800178a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800178c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001790:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001792:	f107 0308 	add.w	r3, r7, #8
 8001796:	4618      	mov	r0, r3
 8001798:	f002 fae8 	bl	8003d6c <HAL_RCCEx_PeriphCLKConfig>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80017a2:	f7ff fc61 	bl	8001068 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017a6:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 80017a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017aa:	4a05      	ldr	r2, [pc, #20]	; (80017c0 <HAL_RTC_MspInit+0x58>)
 80017ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017b0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80017b2:	bf00      	nop
 80017b4:	3798      	adds	r7, #152	; 0x98
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40002800 	.word	0x40002800
 80017c0:	40023800 	.word	0x40023800

080017c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <HAL_TIM_Base_MspInit+0x44>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d113      	bne.n	80017fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <HAL_TIM_Base_MspInit+0x48>)
 80017d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017da:	4a0c      	ldr	r2, [pc, #48]	; (800180c <HAL_TIM_Base_MspInit+0x48>)
 80017dc:	f043 0310 	orr.w	r3, r3, #16
 80017e0:	6413      	str	r3, [r2, #64]	; 0x40
 80017e2:	4b0a      	ldr	r3, [pc, #40]	; (800180c <HAL_TIM_Base_MspInit+0x48>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	f003 0310 	and.w	r3, r3, #16
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2100      	movs	r1, #0
 80017f2:	2036      	movs	r0, #54	; 0x36
 80017f4:	f000 fee9 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017f8:	2036      	movs	r0, #54	; 0x36
 80017fa:	f000 ff02 	bl	8002602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40001000 	.word	0x40001000
 800180c:	40023800 	.word	0x40023800

08001810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b0ae      	sub	sp, #184	; 0xb8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	2290      	movs	r2, #144	; 0x90
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f009 fd69 	bl	800b308 <memset>
  if(huart->Instance==USART3)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a22      	ldr	r2, [pc, #136]	; (80018c4 <HAL_UART_MspInit+0xb4>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d13c      	bne.n	80018ba <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001844:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001846:	2300      	movs	r3, #0
 8001848:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4618      	mov	r0, r3
 8001850:	f002 fa8c 	bl	8003d6c <HAL_RCCEx_PeriphCLKConfig>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800185a:	f7ff fc05 	bl	8001068 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800185e:	4b1a      	ldr	r3, [pc, #104]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	4a19      	ldr	r2, [pc, #100]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 8001864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001868:	6413      	str	r3, [r2, #64]	; 0x40
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001876:	4b14      	ldr	r3, [pc, #80]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	4a13      	ldr	r2, [pc, #76]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 800187c:	f043 0308 	orr.w	r3, r3, #8
 8001880:	6313      	str	r3, [r2, #48]	; 0x30
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <HAL_UART_MspInit+0xb8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800188e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001892:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a2:	2303      	movs	r3, #3
 80018a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018a8:	2307      	movs	r3, #7
 80018aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018b2:	4619      	mov	r1, r3
 80018b4:	4805      	ldr	r0, [pc, #20]	; (80018cc <HAL_UART_MspInit+0xbc>)
 80018b6:	f001 f9e5 	bl	8002c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018ba:	bf00      	nop
 80018bc:	37b8      	adds	r7, #184	; 0xb8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40004800 	.word	0x40004800
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020c00 	.word	0x40020c00

080018d0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b0ae      	sub	sp, #184	; 0xb8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	2290      	movs	r2, #144	; 0x90
 80018ee:	2100      	movs	r1, #0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f009 fd09 	bl	800b308 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018fe:	d159      	bne.n	80019b4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001900:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001904:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001906:	2300      	movs	r3, #0
 8001908:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	4618      	mov	r0, r3
 8001912:	f002 fa2b 	bl	8003d6c <HAL_RCCEx_PeriphCLKConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800191c:	f7ff fba4 	bl	8001068 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001920:	4b26      	ldr	r3, [pc, #152]	; (80019bc <HAL_PCD_MspInit+0xec>)
 8001922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001924:	4a25      	ldr	r2, [pc, #148]	; (80019bc <HAL_PCD_MspInit+0xec>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6313      	str	r3, [r2, #48]	; 0x30
 800192c:	4b23      	ldr	r3, [pc, #140]	; (80019bc <HAL_PCD_MspInit+0xec>)
 800192e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001938:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800193c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001940:	2302      	movs	r3, #2
 8001942:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194c:	2303      	movs	r3, #3
 800194e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001952:	230a      	movs	r3, #10
 8001954:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800195c:	4619      	mov	r1, r3
 800195e:	4818      	ldr	r0, [pc, #96]	; (80019c0 <HAL_PCD_MspInit+0xf0>)
 8001960:	f001 f990 	bl	8002c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001964:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001968:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196c:	2300      	movs	r3, #0
 800196e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001978:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800197c:	4619      	mov	r1, r3
 800197e:	4810      	ldr	r0, [pc, #64]	; (80019c0 <HAL_PCD_MspInit+0xf0>)
 8001980:	f001 f980 	bl	8002c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001984:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <HAL_PCD_MspInit+0xec>)
 8001986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001988:	4a0c      	ldr	r2, [pc, #48]	; (80019bc <HAL_PCD_MspInit+0xec>)
 800198a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800198e:	6353      	str	r3, [r2, #52]	; 0x34
 8001990:	4b0a      	ldr	r3, [pc, #40]	; (80019bc <HAL_PCD_MspInit+0xec>)
 8001992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <HAL_PCD_MspInit+0xec>)
 800199e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a0:	4a06      	ldr	r2, [pc, #24]	; (80019bc <HAL_PCD_MspInit+0xec>)
 80019a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a6:	6453      	str	r3, [r2, #68]	; 0x44
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <HAL_PCD_MspInit+0xec>)
 80019aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80019b4:	bf00      	nop
 80019b6:	37b8      	adds	r7, #184	; 0xb8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40020000 	.word	0x40020000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 f8c2 	bl	8001b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001a1c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a20:	f001 fb10 	bl	8003044 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a2c:	4802      	ldr	r0, [pc, #8]	; (8001a38 <TIM6_DAC_IRQHandler+0x10>)
 8001a2e:	f003 f869 	bl	8004b04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000480 	.word	0x20000480

08001a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a44:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <_sbrk+0x5c>)
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <_sbrk+0x60>)
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a50:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <_sbrk+0x64>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a58:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <_sbrk+0x64>)
 8001a5a:	4a12      	ldr	r2, [pc, #72]	; (8001aa4 <_sbrk+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5e:	4b10      	ldr	r3, [pc, #64]	; (8001aa0 <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d207      	bcs.n	8001a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a6c:	f009 fcc4 	bl	800b3f8 <__errno>
 8001a70:	4603      	mov	r3, r0
 8001a72:	220c      	movs	r2, #12
 8001a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7a:	e009      	b.n	8001a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <_sbrk+0x64>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a82:	4b07      	ldr	r3, [pc, #28]	; (8001aa0 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <_sbrk+0x64>)
 8001a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20080000 	.word	0x20080000
 8001a9c:	00000400 	.word	0x00000400
 8001aa0:	2000317c 	.word	0x2000317c
 8001aa4:	200032d0 	.word	0x200032d0

08001aa8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <SystemInit+0x20>)
 8001aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab2:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <SystemInit+0x20>)
 8001ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001acc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b04 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ad0:	480d      	ldr	r0, [pc, #52]	; (8001b08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ad2:	490e      	ldr	r1, [pc, #56]	; (8001b0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad8:	e002      	b.n	8001ae0 <LoopCopyDataInit>

08001ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ade:	3304      	adds	r3, #4

08001ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae4:	d3f9      	bcc.n	8001ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae6:	4a0b      	ldr	r2, [pc, #44]	; (8001b14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ae8:	4c0b      	ldr	r4, [pc, #44]	; (8001b18 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aec:	e001      	b.n	8001af2 <LoopFillZerobss>

08001aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af0:	3204      	adds	r2, #4

08001af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af4:	d3fb      	bcc.n	8001aee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001af6:	f7ff ffd7 	bl	8001aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001afa:	f009 fc83 	bl	800b404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afe:	f7fe ff79 	bl	80009f4 <main>
  bx  lr    
 8001b02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b04:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b0c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b10:	08018b28 	.word	0x08018b28
  ldr r2, =_sbss
 8001b14:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8001b18:	200032d0 	.word	0x200032d0

08001b1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b1c:	e7fe      	b.n	8001b1c <ADC_IRQHandler>

08001b1e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b22:	2003      	movs	r0, #3
 8001b24:	f000 fd46 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f000 f805 	bl	8001b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b2e:	f7ff fcff 	bl	8001530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_InitTick+0x54>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4b12      	ldr	r3, [pc, #72]	; (8001b90 <HAL_InitTick+0x58>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f000 fd61 	bl	800261e <HAL_SYSTICK_Config>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e00e      	b.n	8001b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b0f      	cmp	r3, #15
 8001b6a:	d80a      	bhi.n	8001b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	f04f 30ff 	mov.w	r0, #4294967295
 8001b74:	f000 fd29 	bl	80025ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b78:	4a06      	ldr	r2, [pc, #24]	; (8001b94 <HAL_InitTick+0x5c>)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	e000      	b.n	8001b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000000 	.word	0x20000000
 8001b90:	20000008 	.word	0x20000008
 8001b94:	20000004 	.word	0x20000004

08001b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_IncTick+0x20>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <HAL_IncTick+0x24>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	4a04      	ldr	r2, [pc, #16]	; (8001bbc <HAL_IncTick+0x24>)
 8001baa:	6013      	str	r3, [r2, #0]
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	20003180 	.word	0x20003180

08001bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc4:	4b03      	ldr	r3, [pc, #12]	; (8001bd4 <HAL_GetTick+0x14>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20003180 	.word	0x20003180

08001bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be0:	f7ff ffee 	bl	8001bc0 <HAL_GetTick>
 8001be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf0:	d005      	beq.n	8001bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <HAL_Delay+0x44>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bfe:	bf00      	nop
 8001c00:	f7ff ffde 	bl	8001bc0 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d8f7      	bhi.n	8001c00 <HAL_Delay+0x28>
  {
  }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000008 	.word	0x20000008

08001c20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e031      	b.n	8001c9a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d109      	bne.n	8001c52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7ff fc9a 	bl	8001578 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c56:	f003 0310 	and.w	r3, r3, #16
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d116      	bne.n	8001c8c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <HAL_ADC_Init+0x84>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	f043 0202 	orr.w	r2, r3, #2
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 fad6 	bl	8002220 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f023 0303 	bic.w	r3, r3, #3
 8001c82:	f043 0201 	orr.w	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
 8001c8a:	e001      	b.n	8001c90 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	ffffeefd 	.word	0xffffeefd

08001ca8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d101      	bne.n	8001cc2 <HAL_ADC_Start+0x1a>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e0ad      	b.n	8001e1e <HAL_ADC_Start+0x176>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d018      	beq.n	8001d0a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001ce8:	4b50      	ldr	r3, [pc, #320]	; (8001e2c <HAL_ADC_Start+0x184>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a50      	ldr	r2, [pc, #320]	; (8001e30 <HAL_ADC_Start+0x188>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	0c9a      	lsrs	r2, r3, #18
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	4413      	add	r3, r2
 8001cfa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001cfc:	e002      	b.n	8001d04 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	3b01      	subs	r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f9      	bne.n	8001cfe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d175      	bne.n	8001e04 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1c:	4b45      	ldr	r3, [pc, #276]	; (8001e34 <HAL_ADC_Start+0x18c>)
 8001d1e:	4013      	ands	r3, r2
 8001d20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d007      	beq.n	8001d46 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d52:	d106      	bne.n	8001d62 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d58:	f023 0206 	bic.w	r2, r3, #6
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	645a      	str	r2, [r3, #68]	; 0x44
 8001d60:	e002      	b.n	8001d68 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d78:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	; (8001e38 <HAL_ADC_Start+0x190>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f003 031f 	and.w	r3, r3, #31
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d10f      	bne.n	8001da6 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d143      	bne.n	8001e1c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	e03a      	b.n	8001e1c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a24      	ldr	r2, [pc, #144]	; (8001e3c <HAL_ADC_Start+0x194>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d10e      	bne.n	8001dce <HAL_ADC_Start+0x126>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d107      	bne.n	8001dce <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dcc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001dce:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <HAL_ADC_Start+0x190>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 0310 	and.w	r3, r3, #16
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d120      	bne.n	8001e1c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a18      	ldr	r2, [pc, #96]	; (8001e40 <HAL_ADC_Start+0x198>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d11b      	bne.n	8001e1c <HAL_ADC_Start+0x174>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d114      	bne.n	8001e1c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	e00b      	b.n	8001e1c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e08:	f043 0210 	orr.w	r2, r3, #16
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e14:	f043 0201 	orr.w	r2, r3, #1
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3714      	adds	r7, #20
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000000 	.word	0x20000000
 8001e30:	431bde83 	.word	0x431bde83
 8001e34:	fffff8fe 	.word	0xfffff8fe
 8001e38:	40012300 	.word	0x40012300
 8001e3c:	40012000 	.word	0x40012000
 8001e40:	40012200 	.word	0x40012200

08001e44 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e60:	d113      	bne.n	8001e8a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e70:	d10b      	bne.n	8001e8a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f043 0220 	orr.w	r2, r3, #32
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e063      	b.n	8001f52 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001e8a:	f7ff fe99 	bl	8001bc0 <HAL_GetTick>
 8001e8e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e90:	e021      	b.n	8001ed6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e98:	d01d      	beq.n	8001ed6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d007      	beq.n	8001eb0 <HAL_ADC_PollForConversion+0x6c>
 8001ea0:	f7ff fe8e 	bl	8001bc0 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d212      	bcs.n	8001ed6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b02      	cmp	r3, #2
 8001ebc:	d00b      	beq.n	8001ed6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	f043 0204 	orr.w	r2, r3, #4
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e03d      	b.n	8001f52 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d1d6      	bne.n	8001e92 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0212 	mvn.w	r2, #18
 8001eec:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d123      	bne.n	8001f50 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d11f      	bne.n	8001f50 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f16:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d006      	beq.n	8001f2c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d111      	bne.n	8001f50 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d105      	bne.n	8001f50 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f48:	f043 0201 	orr.w	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d101      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x1c>
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	e136      	b.n	80021fe <HAL_ADC_ConfigChannel+0x28a>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b09      	cmp	r3, #9
 8001f9e:	d93a      	bls.n	8002016 <HAL_ADC_ConfigChannel+0xa2>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001fa8:	d035      	beq.n	8002016 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68d9      	ldr	r1, [r3, #12]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3b1e      	subs	r3, #30
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43da      	mvns	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	400a      	ands	r2, r1
 8001fce:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a8d      	ldr	r2, [pc, #564]	; (800220c <HAL_ADC_ConfigChannel+0x298>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d10a      	bne.n	8001ff0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68d9      	ldr	r1, [r3, #12]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	061a      	lsls	r2, r3, #24
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fee:	e035      	b.n	800205c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	68d9      	ldr	r1, [r3, #12]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	4618      	mov	r0, r3
 8002002:	4603      	mov	r3, r0
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4403      	add	r3, r0
 8002008:	3b1e      	subs	r3, #30
 800200a:	409a      	lsls	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002014:	e022      	b.n	800205c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6919      	ldr	r1, [r3, #16]
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	b29b      	uxth	r3, r3
 8002022:	461a      	mov	r2, r3
 8002024:	4613      	mov	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	2207      	movs	r2, #7
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43da      	mvns	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	400a      	ands	r2, r1
 8002038:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6919      	ldr	r1, [r3, #16]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	b29b      	uxth	r3, r3
 800204a:	4618      	mov	r0, r3
 800204c:	4603      	mov	r3, r0
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4403      	add	r3, r0
 8002052:	409a      	lsls	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	430a      	orrs	r2, r1
 800205a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	2b06      	cmp	r3, #6
 8002062:	d824      	bhi.n	80020ae <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	3b05      	subs	r3, #5
 8002076:	221f      	movs	r2, #31
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	43da      	mvns	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	400a      	ands	r2, r1
 8002084:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	b29b      	uxth	r3, r3
 8002092:	4618      	mov	r0, r3
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	3b05      	subs	r3, #5
 80020a0:	fa00 f203 	lsl.w	r2, r0, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	635a      	str	r2, [r3, #52]	; 0x34
 80020ac:	e04c      	b.n	8002148 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2b0c      	cmp	r3, #12
 80020b4:	d824      	bhi.n	8002100 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	3b23      	subs	r3, #35	; 0x23
 80020c8:	221f      	movs	r2, #31
 80020ca:	fa02 f303 	lsl.w	r3, r2, r3
 80020ce:	43da      	mvns	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	400a      	ands	r2, r1
 80020d6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4618      	mov	r0, r3
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	3b23      	subs	r3, #35	; 0x23
 80020f2:	fa00 f203 	lsl.w	r2, r0, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	631a      	str	r2, [r3, #48]	; 0x30
 80020fe:	e023      	b.n	8002148 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	3b41      	subs	r3, #65	; 0x41
 8002112:	221f      	movs	r2, #31
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43da      	mvns	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	400a      	ands	r2, r1
 8002120:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	b29b      	uxth	r3, r3
 800212e:	4618      	mov	r0, r3
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b41      	subs	r3, #65	; 0x41
 800213c:	fa00 f203 	lsl.w	r2, r0, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a30      	ldr	r2, [pc, #192]	; (8002210 <HAL_ADC_ConfigChannel+0x29c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d10a      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x1f4>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800215a:	d105      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800215c:	4b2d      	ldr	r3, [pc, #180]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	4a2c      	ldr	r2, [pc, #176]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 8002162:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002166:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a28      	ldr	r2, [pc, #160]	; (8002210 <HAL_ADC_ConfigChannel+0x29c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10f      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b12      	cmp	r3, #18
 8002178:	d10b      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800217a:	4b26      	ldr	r3, [pc, #152]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	4a25      	ldr	r2, [pc, #148]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 8002180:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002184:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002186:	4b23      	ldr	r3, [pc, #140]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	4a22      	ldr	r2, [pc, #136]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 800218c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002190:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a1e      	ldr	r2, [pc, #120]	; (8002210 <HAL_ADC_ConfigChannel+0x29c>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d12b      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x280>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a1a      	ldr	r2, [pc, #104]	; (800220c <HAL_ADC_ConfigChannel+0x298>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d003      	beq.n	80021ae <HAL_ADC_ConfigChannel+0x23a>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b11      	cmp	r3, #17
 80021ac:	d122      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80021ae:	4b19      	ldr	r3, [pc, #100]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	4a18      	ldr	r2, [pc, #96]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 80021b4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80021b8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	4a15      	ldr	r2, [pc, #84]	; (8002214 <HAL_ADC_ConfigChannel+0x2a0>)
 80021c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021c4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a10      	ldr	r2, [pc, #64]	; (800220c <HAL_ADC_ConfigChannel+0x298>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d111      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80021d0:	4b11      	ldr	r3, [pc, #68]	; (8002218 <HAL_ADC_ConfigChannel+0x2a4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a11      	ldr	r2, [pc, #68]	; (800221c <HAL_ADC_ConfigChannel+0x2a8>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0c9a      	lsrs	r2, r3, #18
 80021dc:	4613      	mov	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80021e6:	e002      	b.n	80021ee <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f9      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	10000012 	.word	0x10000012
 8002210:	40012000 	.word	0x40012000
 8002214:	40012300 	.word	0x40012300
 8002218:	20000000 	.word	0x20000000
 800221c:	431bde83 	.word	0x431bde83

08002220 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002228:	4b78      	ldr	r3, [pc, #480]	; (800240c <ADC_Init+0x1ec>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	4a77      	ldr	r2, [pc, #476]	; (800240c <ADC_Init+0x1ec>)
 800222e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002232:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002234:	4b75      	ldr	r3, [pc, #468]	; (800240c <ADC_Init+0x1ec>)
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4973      	ldr	r1, [pc, #460]	; (800240c <ADC_Init+0x1ec>)
 800223e:	4313      	orrs	r3, r2
 8002240:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002250:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6859      	ldr	r1, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	021a      	lsls	r2, r3, #8
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	430a      	orrs	r2, r1
 8002264:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002274:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6859      	ldr	r1, [r3, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002296:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6899      	ldr	r1, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	430a      	orrs	r2, r1
 80022a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ae:	4a58      	ldr	r2, [pc, #352]	; (8002410 <ADC_Init+0x1f0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d022      	beq.n	80022fa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6899      	ldr	r1, [r3, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6899      	ldr	r1, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	e00f      	b.n	800231a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002308:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002318:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 0202 	bic.w	r2, r2, #2
 8002328:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6899      	ldr	r1, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	005a      	lsls	r2, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d01b      	beq.n	8002380 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002356:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002366:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6859      	ldr	r1, [r3, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	3b01      	subs	r3, #1
 8002374:	035a      	lsls	r2, r3, #13
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	430a      	orrs	r2, r1
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	e007      	b.n	8002390 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800238e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800239e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	3b01      	subs	r3, #1
 80023ac:	051a      	lsls	r2, r3, #20
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6899      	ldr	r1, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023d2:	025a      	lsls	r2, r3, #9
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	430a      	orrs	r2, r1
 80023da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6899      	ldr	r1, [r3, #8]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	029a      	lsls	r2, r3, #10
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	609a      	str	r2, [r3, #8]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40012300 	.word	0x40012300
 8002410:	0f000001 	.word	0x0f000001

08002414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002424:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <__NVIC_SetPriorityGrouping+0x40>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002430:	4013      	ands	r3, r2
 8002432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <__NVIC_SetPriorityGrouping+0x44>)
 800243e:	4313      	orrs	r3, r2
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <__NVIC_SetPriorityGrouping+0x40>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00
 8002458:	05fa0000 	.word	0x05fa0000

0800245c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <__NVIC_GetPriorityGrouping+0x18>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	0a1b      	lsrs	r3, r3, #8
 8002466:	f003 0307 	and.w	r3, r3, #7
}
 800246a:	4618      	mov	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	2b00      	cmp	r3, #0
 8002488:	db0b      	blt.n	80024a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	f003 021f 	and.w	r2, r3, #31
 8002490:	4907      	ldr	r1, [pc, #28]	; (80024b0 <__NVIC_EnableIRQ+0x38>)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	095b      	lsrs	r3, r3, #5
 8002498:	2001      	movs	r0, #1
 800249a:	fa00 f202 	lsl.w	r2, r0, r2
 800249e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000e100 	.word	0xe000e100

080024b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db0a      	blt.n	80024de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	490c      	ldr	r1, [pc, #48]	; (8002500 <__NVIC_SetPriority+0x4c>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	0112      	lsls	r2, r2, #4
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	440b      	add	r3, r1
 80024d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024dc:	e00a      	b.n	80024f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4908      	ldr	r1, [pc, #32]	; (8002504 <__NVIC_SetPriority+0x50>)
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	3b04      	subs	r3, #4
 80024ec:	0112      	lsls	r2, r2, #4
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	440b      	add	r3, r1
 80024f2:	761a      	strb	r2, [r3, #24]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000e100 	.word	0xe000e100
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002508:	b480      	push	{r7}
 800250a:	b089      	sub	sp, #36	; 0x24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f1c3 0307 	rsb	r3, r3, #7
 8002522:	2b04      	cmp	r3, #4
 8002524:	bf28      	it	cs
 8002526:	2304      	movcs	r3, #4
 8002528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3304      	adds	r3, #4
 800252e:	2b06      	cmp	r3, #6
 8002530:	d902      	bls.n	8002538 <NVIC_EncodePriority+0x30>
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3b03      	subs	r3, #3
 8002536:	e000      	b.n	800253a <NVIC_EncodePriority+0x32>
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800253c:	f04f 32ff 	mov.w	r2, #4294967295
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	401a      	ands	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002550:	f04f 31ff 	mov.w	r1, #4294967295
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	fa01 f303 	lsl.w	r3, r1, r3
 800255a:	43d9      	mvns	r1, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	4313      	orrs	r3, r2
         );
}
 8002562:	4618      	mov	r0, r3
 8002564:	3724      	adds	r7, #36	; 0x24
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002580:	d301      	bcc.n	8002586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002582:	2301      	movs	r3, #1
 8002584:	e00f      	b.n	80025a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002586:	4a0a      	ldr	r2, [pc, #40]	; (80025b0 <SysTick_Config+0x40>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3b01      	subs	r3, #1
 800258c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258e:	210f      	movs	r1, #15
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	f7ff ff8e 	bl	80024b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002598:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <SysTick_Config+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259e:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <SysTick_Config+0x40>)
 80025a0:	2207      	movs	r2, #7
 80025a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	e000e010 	.word	0xe000e010

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff29 	bl	8002414 <__NVIC_SetPriorityGrouping>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025dc:	f7ff ff3e 	bl	800245c <__NVIC_GetPriorityGrouping>
 80025e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f7ff ff8e 	bl	8002508 <NVIC_EncodePriority>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff5d 	bl	80024b4 <__NVIC_SetPriority>
}
 80025fa:	bf00      	nop
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff31 	bl	8002478 <__NVIC_EnableIRQ>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ffa2 	bl	8002570 <SysTick_Config>
 800262c:	4603      	mov	r3, r0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e06a      	b.n	8002720 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002650:	2b00      	cmp	r3, #0
 8002652:	d106      	bne.n	8002662 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2223      	movs	r2, #35	; 0x23
 8002658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7fe ffcb 	bl	80015f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002662:	4b31      	ldr	r3, [pc, #196]	; (8002728 <HAL_ETH_Init+0xf0>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002666:	4a30      	ldr	r2, [pc, #192]	; (8002728 <HAL_ETH_Init+0xf0>)
 8002668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800266c:	6453      	str	r3, [r2, #68]	; 0x44
 800266e:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <HAL_ETH_Init+0xf0>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002676:	60bb      	str	r3, [r7, #8]
 8002678:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800267a:	4b2c      	ldr	r3, [pc, #176]	; (800272c <HAL_ETH_Init+0xf4>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	4a2b      	ldr	r2, [pc, #172]	; (800272c <HAL_ETH_Init+0xf4>)
 8002680:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002684:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002686:	4b29      	ldr	r3, [pc, #164]	; (800272c <HAL_ETH_Init+0xf4>)
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	4927      	ldr	r1, [pc, #156]	; (800272c <HAL_ETH_Init+0xf4>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002694:	4b25      	ldr	r3, [pc, #148]	; (800272c <HAL_ETH_Init+0xf4>)
 8002696:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	6812      	ldr	r2, [r2, #0]
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80026ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026b0:	f7ff fa86 	bl	8001bc0 <HAL_GetTick>
 80026b4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80026b6:	e011      	b.n	80026dc <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80026b8:	f7ff fa82 	bl	8001bc0 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80026c6:	d909      	bls.n	80026dc <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2204      	movs	r2, #4
 80026cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	22e0      	movs	r2, #224	; 0xe0
 80026d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e021      	b.n	8002720 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1e4      	bne.n	80026b8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f958 	bl	80029a4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 f9ff 	bl	8002af8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 fa55 	bl	8002baa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	461a      	mov	r2, r3
 8002706:	2100      	movs	r1, #0
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f000 f9bd 	bl	8002a88 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2210      	movs	r2, #16
 800271a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800

08002730 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	4b51      	ldr	r3, [pc, #324]	; (800288c <ETH_SetMACConfig+0x15c>)
 8002746:	4013      	ands	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	7c1b      	ldrb	r3, [r3, #16]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d102      	bne.n	8002758 <ETH_SetMACConfig+0x28>
 8002752:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002756:	e000      	b.n	800275a <ETH_SetMACConfig+0x2a>
 8002758:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	7c5b      	ldrb	r3, [r3, #17]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d102      	bne.n	8002768 <ETH_SetMACConfig+0x38>
 8002762:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002766:	e000      	b.n	800276a <ETH_SetMACConfig+0x3a>
 8002768:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800276a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002770:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	7fdb      	ldrb	r3, [r3, #31]
 8002776:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002778:	431a      	orrs	r2, r3
                        macconf->Speed |
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800277e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	7f92      	ldrb	r2, [r2, #30]
 8002784:	2a00      	cmp	r2, #0
 8002786:	d102      	bne.n	800278e <ETH_SetMACConfig+0x5e>
 8002788:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800278c:	e000      	b.n	8002790 <ETH_SetMACConfig+0x60>
 800278e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002790:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	7f1b      	ldrb	r3, [r3, #28]
 8002796:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002798:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800279e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	791b      	ldrb	r3, [r3, #4]
 80027a4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80027a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80027ae:	2a00      	cmp	r2, #0
 80027b0:	d102      	bne.n	80027b8 <ETH_SetMACConfig+0x88>
 80027b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027b6:	e000      	b.n	80027ba <ETH_SetMACConfig+0x8a>
 80027b8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80027ba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	7bdb      	ldrb	r3, [r3, #15]
 80027c0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80027c2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80027c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80027d0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80027d2:	4313      	orrs	r3, r2
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80027ea:	2001      	movs	r0, #1
 80027ec:	f7ff f9f4 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002806:	4013      	ands	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800280e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002816:	2a00      	cmp	r2, #0
 8002818:	d101      	bne.n	800281e <ETH_SetMACConfig+0xee>
 800281a:	2280      	movs	r2, #128	; 0x80
 800281c:	e000      	b.n	8002820 <ETH_SetMACConfig+0xf0>
 800281e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002820:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002826:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800282e:	2a01      	cmp	r2, #1
 8002830:	d101      	bne.n	8002836 <ETH_SetMACConfig+0x106>
 8002832:	2208      	movs	r2, #8
 8002834:	e000      	b.n	8002838 <ETH_SetMACConfig+0x108>
 8002836:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002838:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002840:	2a01      	cmp	r2, #1
 8002842:	d101      	bne.n	8002848 <ETH_SetMACConfig+0x118>
 8002844:	2204      	movs	r2, #4
 8002846:	e000      	b.n	800284a <ETH_SetMACConfig+0x11a>
 8002848:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800284a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002852:	2a01      	cmp	r2, #1
 8002854:	d101      	bne.n	800285a <ETH_SetMACConfig+0x12a>
 8002856:	2202      	movs	r2, #2
 8002858:	e000      	b.n	800285c <ETH_SetMACConfig+0x12c>
 800285a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800285c:	4313      	orrs	r3, r2
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002874:	2001      	movs	r0, #1
 8002876:	f7ff f9af 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	619a      	str	r2, [r3, #24]
}
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	ff20810f 	.word	0xff20810f

08002890 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4b3d      	ldr	r3, [pc, #244]	; (80029a0 <ETH_SetDMAConfig+0x110>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	7b1b      	ldrb	r3, [r3, #12]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d102      	bne.n	80028bc <ETH_SetDMAConfig+0x2c>
 80028b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80028ba:	e000      	b.n	80028be <ETH_SetDMAConfig+0x2e>
 80028bc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	7b5b      	ldrb	r3, [r3, #13]
 80028c2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80028c4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	7f52      	ldrb	r2, [r2, #29]
 80028ca:	2a00      	cmp	r2, #0
 80028cc:	d102      	bne.n	80028d4 <ETH_SetDMAConfig+0x44>
 80028ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028d2:	e000      	b.n	80028d6 <ETH_SetDMAConfig+0x46>
 80028d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80028d6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	7b9b      	ldrb	r3, [r3, #14]
 80028dc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80028de:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80028e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	7f1b      	ldrb	r3, [r3, #28]
 80028ea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80028ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	7f9b      	ldrb	r3, [r3, #30]
 80028f2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80028f4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80028fa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002902:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002904:	4313      	orrs	r3, r2
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4313      	orrs	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002914:	461a      	mov	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002926:	2001      	movs	r0, #1
 8002928:	f7ff f956 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002934:	461a      	mov	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	791b      	ldrb	r3, [r3, #4]
 800293e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002944:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800294a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002950:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002958:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800295a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002960:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002962:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002968:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002972:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002976:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002984:	2001      	movs	r0, #1
 8002986:	f7ff f927 	bl	8001bd8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002992:	461a      	mov	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6013      	str	r3, [r2, #0]
}
 8002998:	bf00      	nop
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	f8de3f23 	.word	0xf8de3f23

080029a4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b0a6      	sub	sp, #152	; 0x98
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80029ac:	2301      	movs	r3, #1
 80029ae:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80029b2:	2301      	movs	r3, #1
 80029b4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80029b8:	2300      	movs	r3, #0
 80029ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80029bc:	2300      	movs	r3, #0
 80029be:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80029c2:	2301      	movs	r3, #1
 80029c4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80029c8:	2300      	movs	r3, #0
 80029ca:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80029ce:	2301      	movs	r3, #1
 80029d0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80029da:	2300      	movs	r3, #0
 80029dc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80029e0:	2300      	movs	r3, #0
 80029e2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80029fa:	2300      	movs	r3, #0
 80029fc:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002a06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002a0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a10:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002a18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fe86 	bl	8002730 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002a24:	2301      	movs	r3, #1
 8002a26:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002a40:	2300      	movs	r3, #0
 8002a42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002a46:	2300      	movs	r3, #0
 8002a48:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002a50:	2301      	movs	r3, #1
 8002a52:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002a54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a58:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002a5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a5e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002a60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a64:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002a66:	2301      	movs	r3, #1
 8002a68:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002a70:	2300      	movs	r3, #0
 8002a72:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002a74:	f107 0308 	add.w	r3, r7, #8
 8002a78:	4619      	mov	r1, r3
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff ff08 	bl	8002890 <ETH_SetDMAConfig>
}
 8002a80:	bf00      	nop
 8002a82:	3798      	adds	r7, #152	; 0x98
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3305      	adds	r3, #5
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	3204      	adds	r2, #4
 8002aa0:	7812      	ldrb	r2, [r2, #0]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4b11      	ldr	r3, [pc, #68]	; (8002af0 <ETH_MACAddressConfig+0x68>)
 8002aaa:	4413      	add	r3, r2
 8002aac:	461a      	mov	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	3303      	adds	r3, #3
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	061a      	lsls	r2, r3, #24
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	3302      	adds	r3, #2
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	041b      	lsls	r3, r3, #16
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	4313      	orrs	r3, r2
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	7812      	ldrb	r2, [r2, #0]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002ad6:	68ba      	ldr	r2, [r7, #8]
 8002ad8:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <ETH_MACAddressConfig+0x6c>)
 8002ada:	4413      	add	r3, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	6013      	str	r3, [r2, #0]
}
 8002ae2:	bf00      	nop
 8002ae4:	371c      	adds	r7, #28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40028040 	.word	0x40028040
 8002af4:	40028044 	.word	0x40028044

08002af8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b00:	2300      	movs	r3, #0
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	e03e      	b.n	8002b84 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68d9      	ldr	r1, [r3, #12]
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	440b      	add	r3, r1
 8002b16:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	2200      	movs	r2, #0
 8002b22:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2200      	movs	r2, #0
 8002b28:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002b30:	68b9      	ldr	r1, [r7, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	3206      	adds	r2, #6
 8002b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d80c      	bhi.n	8002b68 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68d9      	ldr	r1, [r3, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	4613      	mov	r3, r2
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	4413      	add	r3, r2
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	440b      	add	r3, r1
 8002b60:	461a      	mov	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	60da      	str	r2, [r3, #12]
 8002b66:	e004      	b.n	8002b72 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	3301      	adds	r3, #1
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2b03      	cmp	r3, #3
 8002b88:	d9bd      	bls.n	8002b06 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b9c:	611a      	str	r2, [r3, #16]
}
 8002b9e:	bf00      	nop
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b085      	sub	sp, #20
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	e046      	b.n	8002c46 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6919      	ldr	r1, [r3, #16]
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	440b      	add	r3, r1
 8002bc8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2200      	movs	r2, #0
 8002be0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	2200      	movs	r2, #0
 8002be6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	2200      	movs	r2, #0
 8002bec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002bf4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002bfc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002c0a:	68b9      	ldr	r1, [r7, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	3212      	adds	r2, #18
 8002c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d80c      	bhi.n	8002c36 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6919      	ldr	r1, [r3, #16]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	440b      	add	r3, r1
 8002c2e:	461a      	mov	r2, r3
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	60da      	str	r2, [r3, #12]
 8002c34:	e004      	b.n	8002c40 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	3301      	adds	r3, #1
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2b03      	cmp	r3, #3
 8002c4a:	d9b5      	bls.n	8002bb8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691a      	ldr	r2, [r3, #16]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c76:	60da      	str	r2, [r3, #12]
}
 8002c78:	bf00      	nop
 8002c7a:	3714      	adds	r7, #20
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	; 0x24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
 8002ca2:	e175      	b.n	8002f90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	f040 8164 	bne.w	8002f8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d005      	beq.n	8002cda <HAL_GPIO_Init+0x56>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d130      	bne.n	8002d3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d10:	2201      	movs	r2, #1
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 0201 	and.w	r2, r3, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d017      	beq.n	8002d78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	2203      	movs	r2, #3
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d123      	bne.n	8002dcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	08da      	lsrs	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3208      	adds	r2, #8
 8002d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	08da      	lsrs	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3208      	adds	r2, #8
 8002dc6:	69b9      	ldr	r1, [r7, #24]
 8002dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0203 	and.w	r2, r3, #3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 80be 	beq.w	8002f8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	4b66      	ldr	r3, [pc, #408]	; (8002fa8 <HAL_GPIO_Init+0x324>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	4a65      	ldr	r2, [pc, #404]	; (8002fa8 <HAL_GPIO_Init+0x324>)
 8002e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e18:	6453      	str	r3, [r2, #68]	; 0x44
 8002e1a:	4b63      	ldr	r3, [pc, #396]	; (8002fa8 <HAL_GPIO_Init+0x324>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002e26:	4a61      	ldr	r2, [pc, #388]	; (8002fac <HAL_GPIO_Init+0x328>)
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	089b      	lsrs	r3, r3, #2
 8002e2c:	3302      	adds	r3, #2
 8002e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f003 0303 	and.w	r3, r3, #3
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	220f      	movs	r2, #15
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4013      	ands	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a58      	ldr	r2, [pc, #352]	; (8002fb0 <HAL_GPIO_Init+0x32c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d037      	beq.n	8002ec2 <HAL_GPIO_Init+0x23e>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a57      	ldr	r2, [pc, #348]	; (8002fb4 <HAL_GPIO_Init+0x330>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d031      	beq.n	8002ebe <HAL_GPIO_Init+0x23a>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a56      	ldr	r2, [pc, #344]	; (8002fb8 <HAL_GPIO_Init+0x334>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d02b      	beq.n	8002eba <HAL_GPIO_Init+0x236>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a55      	ldr	r2, [pc, #340]	; (8002fbc <HAL_GPIO_Init+0x338>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d025      	beq.n	8002eb6 <HAL_GPIO_Init+0x232>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a54      	ldr	r2, [pc, #336]	; (8002fc0 <HAL_GPIO_Init+0x33c>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01f      	beq.n	8002eb2 <HAL_GPIO_Init+0x22e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a53      	ldr	r2, [pc, #332]	; (8002fc4 <HAL_GPIO_Init+0x340>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d019      	beq.n	8002eae <HAL_GPIO_Init+0x22a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a52      	ldr	r2, [pc, #328]	; (8002fc8 <HAL_GPIO_Init+0x344>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d013      	beq.n	8002eaa <HAL_GPIO_Init+0x226>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a51      	ldr	r2, [pc, #324]	; (8002fcc <HAL_GPIO_Init+0x348>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00d      	beq.n	8002ea6 <HAL_GPIO_Init+0x222>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a50      	ldr	r2, [pc, #320]	; (8002fd0 <HAL_GPIO_Init+0x34c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d007      	beq.n	8002ea2 <HAL_GPIO_Init+0x21e>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a4f      	ldr	r2, [pc, #316]	; (8002fd4 <HAL_GPIO_Init+0x350>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d101      	bne.n	8002e9e <HAL_GPIO_Init+0x21a>
 8002e9a:	2309      	movs	r3, #9
 8002e9c:	e012      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002e9e:	230a      	movs	r3, #10
 8002ea0:	e010      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002ea2:	2308      	movs	r3, #8
 8002ea4:	e00e      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002ea6:	2307      	movs	r3, #7
 8002ea8:	e00c      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002eaa:	2306      	movs	r3, #6
 8002eac:	e00a      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002eae:	2305      	movs	r3, #5
 8002eb0:	e008      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002eb2:	2304      	movs	r3, #4
 8002eb4:	e006      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e004      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002eba:	2302      	movs	r3, #2
 8002ebc:	e002      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_GPIO_Init+0x240>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	69fa      	ldr	r2, [r7, #28]
 8002ec6:	f002 0203 	and.w	r2, r2, #3
 8002eca:	0092      	lsls	r2, r2, #2
 8002ecc:	4093      	lsls	r3, r2
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ed4:	4935      	ldr	r1, [pc, #212]	; (8002fac <HAL_GPIO_Init+0x328>)
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	089b      	lsrs	r3, r3, #2
 8002eda:	3302      	adds	r3, #2
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ee2:	4b3d      	ldr	r3, [pc, #244]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	43db      	mvns	r3, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f06:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f0c:	4b32      	ldr	r3, [pc, #200]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f30:	4a29      	ldr	r2, [pc, #164]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f36:	4b28      	ldr	r3, [pc, #160]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4013      	ands	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f5a:	4a1f      	ldr	r2, [pc, #124]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f60:	4b1d      	ldr	r3, [pc, #116]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f84:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <HAL_GPIO_Init+0x354>)
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	61fb      	str	r3, [r7, #28]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	2b0f      	cmp	r3, #15
 8002f94:	f67f ae86 	bls.w	8002ca4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002f98:	bf00      	nop
 8002f9a:	bf00      	nop
 8002f9c:	3724      	adds	r7, #36	; 0x24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40013800 	.word	0x40013800
 8002fb0:	40020000 	.word	0x40020000
 8002fb4:	40020400 	.word	0x40020400
 8002fb8:	40020800 	.word	0x40020800
 8002fbc:	40020c00 	.word	0x40020c00
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	40021400 	.word	0x40021400
 8002fc8:	40021800 	.word	0x40021800
 8002fcc:	40021c00 	.word	0x40021c00
 8002fd0:	40022000 	.word	0x40022000
 8002fd4:	40022400 	.word	0x40022400
 8002fd8:	40013c00 	.word	0x40013c00

08002fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fec:	787b      	ldrb	r3, [r7, #1]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002ff8:	e003      	b.n	8003002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002ffa:	887b      	ldrh	r3, [r7, #2]
 8002ffc:	041a      	lsls	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	619a      	str	r2, [r3, #24]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr

0800300e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800300e:	b480      	push	{r7}
 8003010:	b085      	sub	sp, #20
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
 8003016:	460b      	mov	r3, r1
 8003018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003020:	887a      	ldrh	r2, [r7, #2]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4013      	ands	r3, r2
 8003026:	041a      	lsls	r2, r3, #16
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	43d9      	mvns	r1, r3
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	400b      	ands	r3, r1
 8003030:	431a      	orrs	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	619a      	str	r2, [r3, #24]
}
 8003036:	bf00      	nop
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800304e:	4b08      	ldr	r3, [pc, #32]	; (8003070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003050:	695a      	ldr	r2, [r3, #20]
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	4013      	ands	r3, r2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d006      	beq.n	8003068 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800305a:	4a05      	ldr	r2, [pc, #20]	; (8003070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fd ff68 	bl	8000f38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003068:	bf00      	nop
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40013c00 	.word	0x40013c00

08003074 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003076:	b08f      	sub	sp, #60	; 0x3c
 8003078:	af0a      	add	r7, sp, #40	; 0x28
 800307a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e116      	b.n	80032b4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d106      	bne.n	80030a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7fe fc15 	bl	80018d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2203      	movs	r2, #3
 80030aa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d102      	bne.n	80030c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f002 fdb9 	bl	8005c3c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	603b      	str	r3, [r7, #0]
 80030d0:	687e      	ldr	r6, [r7, #4]
 80030d2:	466d      	mov	r5, sp
 80030d4:	f106 0410 	add.w	r4, r6, #16
 80030d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80030e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80030e8:	1d33      	adds	r3, r6, #4
 80030ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030ec:	6838      	ldr	r0, [r7, #0]
 80030ee:	f002 fd4d 	bl	8005b8c <USB_CoreInit>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2202      	movs	r2, #2
 80030fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0d7      	b.n	80032b4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2100      	movs	r1, #0
 800310a:	4618      	mov	r0, r3
 800310c:	f002 fda7 	bl	8005c5e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003110:	2300      	movs	r3, #0
 8003112:	73fb      	strb	r3, [r7, #15]
 8003114:	e04a      	b.n	80031ac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003116:	7bfa      	ldrb	r2, [r7, #15]
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4413      	add	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	333d      	adds	r3, #61	; 0x3d
 8003126:	2201      	movs	r2, #1
 8003128:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800312a:	7bfa      	ldrb	r2, [r7, #15]
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	333c      	adds	r3, #60	; 0x3c
 800313a:	7bfa      	ldrb	r2, [r7, #15]
 800313c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800313e:	7bfa      	ldrb	r2, [r7, #15]
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	b298      	uxth	r0, r3
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4413      	add	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	3344      	adds	r3, #68	; 0x44
 8003152:	4602      	mov	r2, r0
 8003154:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003156:	7bfa      	ldrb	r2, [r7, #15]
 8003158:	6879      	ldr	r1, [r7, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	4413      	add	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	440b      	add	r3, r1
 8003164:	3340      	adds	r3, #64	; 0x40
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800316a:	7bfa      	ldrb	r2, [r7, #15]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4413      	add	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	3348      	adds	r3, #72	; 0x48
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800317e:	7bfa      	ldrb	r2, [r7, #15]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	4413      	add	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	334c      	adds	r3, #76	; 0x4c
 800318e:	2200      	movs	r2, #0
 8003190:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003192:	7bfa      	ldrb	r2, [r7, #15]
 8003194:	6879      	ldr	r1, [r7, #4]
 8003196:	4613      	mov	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	440b      	add	r3, r1
 80031a0:	3354      	adds	r3, #84	; 0x54
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	3301      	adds	r3, #1
 80031aa:	73fb      	strb	r3, [r7, #15]
 80031ac:	7bfa      	ldrb	r2, [r7, #15]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d3af      	bcc.n	8003116 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	e044      	b.n	8003246 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80031bc:	7bfa      	ldrb	r2, [r7, #15]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80031ce:	2200      	movs	r2, #0
 80031d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80031d2:	7bfa      	ldrb	r2, [r7, #15]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	4413      	add	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80031e8:	7bfa      	ldrb	r2, [r7, #15]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	4413      	add	r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80031fa:	2200      	movs	r2, #0
 80031fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80031fe:	7bfa      	ldrb	r2, [r7, #15]
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	4613      	mov	r3, r2
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	440b      	add	r3, r1
 800320c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003210:	2200      	movs	r2, #0
 8003212:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003214:	7bfa      	ldrb	r2, [r7, #15]
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	4613      	mov	r3, r2
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4413      	add	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	440b      	add	r3, r1
 8003222:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800322a:	7bfa      	ldrb	r2, [r7, #15]
 800322c:	6879      	ldr	r1, [r7, #4]
 800322e:	4613      	mov	r3, r2
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	4413      	add	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	440b      	add	r3, r1
 8003238:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003240:	7bfb      	ldrb	r3, [r7, #15]
 8003242:	3301      	adds	r3, #1
 8003244:	73fb      	strb	r3, [r7, #15]
 8003246:	7bfa      	ldrb	r2, [r7, #15]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	429a      	cmp	r2, r3
 800324e:	d3b5      	bcc.n	80031bc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	603b      	str	r3, [r7, #0]
 8003256:	687e      	ldr	r6, [r7, #4]
 8003258:	466d      	mov	r5, sp
 800325a:	f106 0410 	add.w	r4, r6, #16
 800325e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003260:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003266:	e894 0003 	ldmia.w	r4, {r0, r1}
 800326a:	e885 0003 	stmia.w	r5, {r0, r1}
 800326e:	1d33      	adds	r3, r6, #4
 8003270:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003272:	6838      	ldr	r0, [r7, #0]
 8003274:	f002 fd40 	bl	8005cf8 <USB_DevInit>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2202      	movs	r2, #2
 8003282:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e014      	b.n	80032b4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d102      	bne.n	80032a8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f80a 	bl	80032bc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f002 fefe 	bl	80060ae <USB_DevDisconnect>

  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080032bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80032ea:	4b05      	ldr	r3, [pc, #20]	; (8003300 <HAL_PCDEx_ActivateLPM+0x44>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3714      	adds	r7, #20
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	10000003 	.word	0x10000003

08003304 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003308:	4b05      	ldr	r3, [pc, #20]	; (8003320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a04      	ldr	r2, [pc, #16]	; (8003320 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800330e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003312:	6013      	str	r3, [r2, #0]
}
 8003314:	bf00      	nop
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40007000 	.word	0x40007000

08003324 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800332e:	4b23      	ldr	r3, [pc, #140]	; (80033bc <HAL_PWREx_EnableOverDrive+0x98>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	4a22      	ldr	r2, [pc, #136]	; (80033bc <HAL_PWREx_EnableOverDrive+0x98>)
 8003334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003338:	6413      	str	r3, [r2, #64]	; 0x40
 800333a:	4b20      	ldr	r3, [pc, #128]	; (80033bc <HAL_PWREx_EnableOverDrive+0x98>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003346:	4b1e      	ldr	r3, [pc, #120]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a1d      	ldr	r2, [pc, #116]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800334c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003350:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003352:	f7fe fc35 	bl	8001bc0 <HAL_GetTick>
 8003356:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003358:	e009      	b.n	800336e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800335a:	f7fe fc31 	bl	8001bc0 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003368:	d901      	bls.n	800336e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e022      	b.n	80033b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800336e:	4b14      	ldr	r3, [pc, #80]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800337a:	d1ee      	bne.n	800335a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800337c:	4b10      	ldr	r3, [pc, #64]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a0f      	ldr	r2, [pc, #60]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003382:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003386:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003388:	f7fe fc1a 	bl	8001bc0 <HAL_GetTick>
 800338c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800338e:	e009      	b.n	80033a4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003390:	f7fe fc16 	bl	8001bc0 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800339e:	d901      	bls.n	80033a4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e007      	b.n	80033b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80033a4:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033b0:	d1ee      	bne.n	8003390 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40023800 	.word	0x40023800
 80033c0:	40007000 	.word	0x40007000

080033c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80033cc:	2300      	movs	r3, #0
 80033ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e29b      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 8087 	beq.w	80034f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e8:	4b96      	ldr	r3, [pc, #600]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d00c      	beq.n	800340e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033f4:	4b93      	ldr	r3, [pc, #588]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 030c 	and.w	r3, r3, #12
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d112      	bne.n	8003426 <HAL_RCC_OscConfig+0x62>
 8003400:	4b90      	ldr	r3, [pc, #576]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003408:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800340c:	d10b      	bne.n	8003426 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340e:	4b8d      	ldr	r3, [pc, #564]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d06c      	beq.n	80034f4 <HAL_RCC_OscConfig+0x130>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d168      	bne.n	80034f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e275      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800342e:	d106      	bne.n	800343e <HAL_RCC_OscConfig+0x7a>
 8003430:	4b84      	ldr	r3, [pc, #528]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a83      	ldr	r2, [pc, #524]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003436:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	e02e      	b.n	800349c <HAL_RCC_OscConfig+0xd8>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10c      	bne.n	8003460 <HAL_RCC_OscConfig+0x9c>
 8003446:	4b7f      	ldr	r3, [pc, #508]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a7e      	ldr	r2, [pc, #504]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800344c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	4b7c      	ldr	r3, [pc, #496]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a7b      	ldr	r2, [pc, #492]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	e01d      	b.n	800349c <HAL_RCC_OscConfig+0xd8>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003468:	d10c      	bne.n	8003484 <HAL_RCC_OscConfig+0xc0>
 800346a:	4b76      	ldr	r3, [pc, #472]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a75      	ldr	r2, [pc, #468]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003470:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	4b73      	ldr	r3, [pc, #460]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a72      	ldr	r2, [pc, #456]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800347c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003480:	6013      	str	r3, [r2, #0]
 8003482:	e00b      	b.n	800349c <HAL_RCC_OscConfig+0xd8>
 8003484:	4b6f      	ldr	r3, [pc, #444]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a6e      	ldr	r2, [pc, #440]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800348a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800348e:	6013      	str	r3, [r2, #0]
 8003490:	4b6c      	ldr	r3, [pc, #432]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a6b      	ldr	r2, [pc, #428]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003496:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800349a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d013      	beq.n	80034cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a4:	f7fe fb8c 	bl	8001bc0 <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034ac:	f7fe fb88 	bl	8001bc0 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b64      	cmp	r3, #100	; 0x64
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e229      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034be:	4b61      	ldr	r3, [pc, #388]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0f0      	beq.n	80034ac <HAL_RCC_OscConfig+0xe8>
 80034ca:	e014      	b.n	80034f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034cc:	f7fe fb78 	bl	8001bc0 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d4:	f7fe fb74 	bl	8001bc0 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b64      	cmp	r3, #100	; 0x64
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e215      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e6:	4b57      	ldr	r3, [pc, #348]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f0      	bne.n	80034d4 <HAL_RCC_OscConfig+0x110>
 80034f2:	e000      	b.n	80034f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d069      	beq.n	80035d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003502:	4b50      	ldr	r3, [pc, #320]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00b      	beq.n	8003526 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800350e:	4b4d      	ldr	r3, [pc, #308]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	2b08      	cmp	r3, #8
 8003518:	d11c      	bne.n	8003554 <HAL_RCC_OscConfig+0x190>
 800351a:	4b4a      	ldr	r3, [pc, #296]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d116      	bne.n	8003554 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003526:	4b47      	ldr	r3, [pc, #284]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d005      	beq.n	800353e <HAL_RCC_OscConfig+0x17a>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d001      	beq.n	800353e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e1e9      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353e:	4b41      	ldr	r3, [pc, #260]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	493d      	ldr	r1, [pc, #244]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800354e:	4313      	orrs	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003552:	e040      	b.n	80035d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d023      	beq.n	80035a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800355c:	4b39      	ldr	r3, [pc, #228]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a38      	ldr	r2, [pc, #224]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003568:	f7fe fb2a 	bl	8001bc0 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003570:	f7fe fb26 	bl	8001bc0 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e1c7      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	4b30      	ldr	r3, [pc, #192]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0f0      	beq.n	8003570 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358e:	4b2d      	ldr	r3, [pc, #180]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4929      	ldr	r1, [pc, #164]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	600b      	str	r3, [r1, #0]
 80035a2:	e018      	b.n	80035d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035a4:	4b27      	ldr	r3, [pc, #156]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a26      	ldr	r2, [pc, #152]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80035aa:	f023 0301 	bic.w	r3, r3, #1
 80035ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7fe fb06 	bl	8001bc0 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035b8:	f7fe fb02 	bl	8001bc0 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e1a3      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ca:	4b1e      	ldr	r3, [pc, #120]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d038      	beq.n	8003654 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d019      	beq.n	800361e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ea:	4b16      	ldr	r3, [pc, #88]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80035ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035ee:	4a15      	ldr	r2, [pc, #84]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f6:	f7fe fae3 	bl	8001bc0 <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fe:	f7fe fadf 	bl	8001bc0 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e180      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003610:	4b0c      	ldr	r3, [pc, #48]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d0f0      	beq.n	80035fe <HAL_RCC_OscConfig+0x23a>
 800361c:	e01a      	b.n	8003654 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800361e:	4b09      	ldr	r3, [pc, #36]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003620:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003622:	4a08      	ldr	r2, [pc, #32]	; (8003644 <HAL_RCC_OscConfig+0x280>)
 8003624:	f023 0301 	bic.w	r3, r3, #1
 8003628:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362a:	f7fe fac9 	bl	8001bc0 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003630:	e00a      	b.n	8003648 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003632:	f7fe fac5 	bl	8001bc0 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d903      	bls.n	8003648 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e166      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
 8003644:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003648:	4b92      	ldr	r3, [pc, #584]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800364a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1ee      	bne.n	8003632 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0304 	and.w	r3, r3, #4
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 80a4 	beq.w	80037aa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003662:	4b8c      	ldr	r3, [pc, #560]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10d      	bne.n	800368a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	4b89      	ldr	r3, [pc, #548]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	4a88      	ldr	r2, [pc, #544]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003678:	6413      	str	r3, [r2, #64]	; 0x40
 800367a:	4b86      	ldr	r3, [pc, #536]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003686:	2301      	movs	r3, #1
 8003688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800368a:	4b83      	ldr	r3, [pc, #524]	; (8003898 <HAL_RCC_OscConfig+0x4d4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d118      	bne.n	80036c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003696:	4b80      	ldr	r3, [pc, #512]	; (8003898 <HAL_RCC_OscConfig+0x4d4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a7f      	ldr	r2, [pc, #508]	; (8003898 <HAL_RCC_OscConfig+0x4d4>)
 800369c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036a2:	f7fe fa8d 	bl	8001bc0 <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036aa:	f7fe fa89 	bl	8001bc0 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b64      	cmp	r3, #100	; 0x64
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e12a      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036bc:	4b76      	ldr	r3, [pc, #472]	; (8003898 <HAL_RCC_OscConfig+0x4d4>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d106      	bne.n	80036de <HAL_RCC_OscConfig+0x31a>
 80036d0:	4b70      	ldr	r3, [pc, #448]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d4:	4a6f      	ldr	r2, [pc, #444]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036d6:	f043 0301 	orr.w	r3, r3, #1
 80036da:	6713      	str	r3, [r2, #112]	; 0x70
 80036dc:	e02d      	b.n	800373a <HAL_RCC_OscConfig+0x376>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10c      	bne.n	8003700 <HAL_RCC_OscConfig+0x33c>
 80036e6:	4b6b      	ldr	r3, [pc, #428]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ea:	4a6a      	ldr	r2, [pc, #424]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036ec:	f023 0301 	bic.w	r3, r3, #1
 80036f0:	6713      	str	r3, [r2, #112]	; 0x70
 80036f2:	4b68      	ldr	r3, [pc, #416]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f6:	4a67      	ldr	r2, [pc, #412]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80036f8:	f023 0304 	bic.w	r3, r3, #4
 80036fc:	6713      	str	r3, [r2, #112]	; 0x70
 80036fe:	e01c      	b.n	800373a <HAL_RCC_OscConfig+0x376>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	2b05      	cmp	r3, #5
 8003706:	d10c      	bne.n	8003722 <HAL_RCC_OscConfig+0x35e>
 8003708:	4b62      	ldr	r3, [pc, #392]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800370a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370c:	4a61      	ldr	r2, [pc, #388]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800370e:	f043 0304 	orr.w	r3, r3, #4
 8003712:	6713      	str	r3, [r2, #112]	; 0x70
 8003714:	4b5f      	ldr	r3, [pc, #380]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003718:	4a5e      	ldr	r2, [pc, #376]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	6713      	str	r3, [r2, #112]	; 0x70
 8003720:	e00b      	b.n	800373a <HAL_RCC_OscConfig+0x376>
 8003722:	4b5c      	ldr	r3, [pc, #368]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003726:	4a5b      	ldr	r2, [pc, #364]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003728:	f023 0301 	bic.w	r3, r3, #1
 800372c:	6713      	str	r3, [r2, #112]	; 0x70
 800372e:	4b59      	ldr	r3, [pc, #356]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003732:	4a58      	ldr	r2, [pc, #352]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003734:	f023 0304 	bic.w	r3, r3, #4
 8003738:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d015      	beq.n	800376e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003742:	f7fe fa3d 	bl	8001bc0 <HAL_GetTick>
 8003746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003748:	e00a      	b.n	8003760 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800374a:	f7fe fa39 	bl	8001bc0 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	f241 3288 	movw	r2, #5000	; 0x1388
 8003758:	4293      	cmp	r3, r2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e0d8      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003760:	4b4c      	ldr	r3, [pc, #304]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0ee      	beq.n	800374a <HAL_RCC_OscConfig+0x386>
 800376c:	e014      	b.n	8003798 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376e:	f7fe fa27 	bl	8001bc0 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003774:	e00a      	b.n	800378c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003776:	f7fe fa23 	bl	8001bc0 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	f241 3288 	movw	r2, #5000	; 0x1388
 8003784:	4293      	cmp	r3, r2
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e0c2      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800378c:	4b41      	ldr	r3, [pc, #260]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800378e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ee      	bne.n	8003776 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003798:	7dfb      	ldrb	r3, [r7, #23]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d105      	bne.n	80037aa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379e:	4b3d      	ldr	r3, [pc, #244]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	4a3c      	ldr	r2, [pc, #240]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80ae 	beq.w	8003910 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037b4:	4b37      	ldr	r3, [pc, #220]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 030c 	and.w	r3, r3, #12
 80037bc:	2b08      	cmp	r3, #8
 80037be:	d06d      	beq.n	800389c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d14b      	bne.n	8003860 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c8:	4b32      	ldr	r3, [pc, #200]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a31      	ldr	r2, [pc, #196]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe f9f4 	bl	8001bc0 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fe f9f0 	bl	8001bc0 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e091      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ee:	4b29      	ldr	r3, [pc, #164]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69da      	ldr	r2, [r3, #28]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003808:	019b      	lsls	r3, r3, #6
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	085b      	lsrs	r3, r3, #1
 8003812:	3b01      	subs	r3, #1
 8003814:	041b      	lsls	r3, r3, #16
 8003816:	431a      	orrs	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381c:	061b      	lsls	r3, r3, #24
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	071b      	lsls	r3, r3, #28
 8003826:	491b      	ldr	r1, [pc, #108]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800382c:	4b19      	ldr	r3, [pc, #100]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a18      	ldr	r2, [pc, #96]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003832:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003836:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fe f9c2 	bl	8001bc0 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003840:	f7fe f9be 	bl	8001bc0 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e05f      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003852:	4b10      	ldr	r3, [pc, #64]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0x47c>
 800385e:	e057      	b.n	8003910 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003860:	4b0c      	ldr	r3, [pc, #48]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a0b      	ldr	r2, [pc, #44]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003866:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800386a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fe f9a8 	bl	8001bc0 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003874:	f7fe f9a4 	bl	8001bc0 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e045      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003886:	4b03      	ldr	r3, [pc, #12]	; (8003894 <HAL_RCC_OscConfig+0x4d0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x4b0>
 8003892:	e03d      	b.n	8003910 <HAL_RCC_OscConfig+0x54c>
 8003894:	40023800 	.word	0x40023800
 8003898:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800389c:	4b1f      	ldr	r3, [pc, #124]	; (800391c <HAL_RCC_OscConfig+0x558>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d030      	beq.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d129      	bne.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d122      	bne.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038cc:	4013      	ands	r3, r2
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d119      	bne.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e2:	085b      	lsrs	r3, r3, #1
 80038e4:	3b01      	subs	r3, #1
 80038e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d10f      	bne.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d107      	bne.n	800390c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003906:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003908:	429a      	cmp	r2, r3
 800390a:	d001      	beq.n	8003910 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40023800 	.word	0x40023800

08003920 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0d0      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003938:	4b6a      	ldr	r3, [pc, #424]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 030f 	and.w	r3, r3, #15
 8003940:	683a      	ldr	r2, [r7, #0]
 8003942:	429a      	cmp	r2, r3
 8003944:	d910      	bls.n	8003968 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003946:	4b67      	ldr	r3, [pc, #412]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f023 020f 	bic.w	r2, r3, #15
 800394e:	4965      	ldr	r1, [pc, #404]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	4313      	orrs	r3, r2
 8003954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003956:	4b63      	ldr	r3, [pc, #396]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	429a      	cmp	r2, r3
 8003962:	d001      	beq.n	8003968 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0b8      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d020      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003980:	4b59      	ldr	r3, [pc, #356]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a58      	ldr	r2, [pc, #352]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003986:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800398a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0308 	and.w	r3, r3, #8
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003998:	4b53      	ldr	r3, [pc, #332]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	4a52      	ldr	r2, [pc, #328]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 800399e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a4:	4b50      	ldr	r3, [pc, #320]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	494d      	ldr	r1, [pc, #308]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d040      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d107      	bne.n	80039da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ca:	4b47      	ldr	r3, [pc, #284]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d115      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e07f      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d107      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e2:	4b41      	ldr	r3, [pc, #260]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e073      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f2:	4b3d      	ldr	r3, [pc, #244]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e06b      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a02:	4b39      	ldr	r3, [pc, #228]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f023 0203 	bic.w	r2, r3, #3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	4936      	ldr	r1, [pc, #216]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a14:	f7fe f8d4 	bl	8001bc0 <HAL_GetTick>
 8003a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a1a:	e00a      	b.n	8003a32 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a1c:	f7fe f8d0 	bl	8001bc0 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e053      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a32:	4b2d      	ldr	r3, [pc, #180]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 020c 	and.w	r2, r3, #12
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d1eb      	bne.n	8003a1c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a44:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 030f 	and.w	r3, r3, #15
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d210      	bcs.n	8003a74 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a52:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 020f 	bic.w	r2, r3, #15
 8003a5a:	4922      	ldr	r1, [pc, #136]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a62:	4b20      	ldr	r3, [pc, #128]	; (8003ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 030f 	and.w	r3, r3, #15
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e032      	b.n	8003ada <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a80:	4b19      	ldr	r3, [pc, #100]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4916      	ldr	r1, [pc, #88]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d009      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a9e:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	490e      	ldr	r1, [pc, #56]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab2:	f000 f821 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	; (8003ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	091b      	lsrs	r3, r3, #4
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	490a      	ldr	r1, [pc, #40]	; (8003aec <HAL_RCC_ClockConfig+0x1cc>)
 8003ac4:	5ccb      	ldrb	r3, [r1, r3]
 8003ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aca:	4a09      	ldr	r2, [pc, #36]	; (8003af0 <HAL_RCC_ClockConfig+0x1d0>)
 8003acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ace:	4b09      	ldr	r3, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x1d4>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fe f830 	bl	8001b38 <HAL_InitTick>

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40023c00 	.word	0x40023c00
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	08010260 	.word	0x08010260
 8003af0:	20000000 	.word	0x20000000
 8003af4:	20000004 	.word	0x20000004

08003af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003afc:	b094      	sub	sp, #80	; 0x50
 8003afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	647b      	str	r3, [r7, #68]	; 0x44
 8003b04:	2300      	movs	r3, #0
 8003b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b08:	2300      	movs	r3, #0
 8003b0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b10:	4b79      	ldr	r3, [pc, #484]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 030c 	and.w	r3, r3, #12
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d00d      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0x40>
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	f200 80e1 	bhi.w	8003ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x34>
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b2a:	e0db      	b.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b2c:	4b73      	ldr	r3, [pc, #460]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8003b2e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b30:	e0db      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b32:	4b73      	ldr	r3, [pc, #460]	; (8003d00 <HAL_RCC_GetSysClockFreq+0x208>)
 8003b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003b36:	e0d8      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b38:	4b6f      	ldr	r3, [pc, #444]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b40:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b42:	4b6d      	ldr	r3, [pc, #436]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d063      	beq.n	8003c16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b4e:	4b6a      	ldr	r3, [pc, #424]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	099b      	lsrs	r3, r3, #6
 8003b54:	2200      	movs	r2, #0
 8003b56:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b58:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b60:	633b      	str	r3, [r7, #48]	; 0x30
 8003b62:	2300      	movs	r3, #0
 8003b64:	637b      	str	r3, [r7, #52]	; 0x34
 8003b66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b6a:	4622      	mov	r2, r4
 8003b6c:	462b      	mov	r3, r5
 8003b6e:	f04f 0000 	mov.w	r0, #0
 8003b72:	f04f 0100 	mov.w	r1, #0
 8003b76:	0159      	lsls	r1, r3, #5
 8003b78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b7c:	0150      	lsls	r0, r2, #5
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4621      	mov	r1, r4
 8003b84:	1a51      	subs	r1, r2, r1
 8003b86:	6139      	str	r1, [r7, #16]
 8003b88:	4629      	mov	r1, r5
 8003b8a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b9c:	4659      	mov	r1, fp
 8003b9e:	018b      	lsls	r3, r1, #6
 8003ba0:	4651      	mov	r1, sl
 8003ba2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ba6:	4651      	mov	r1, sl
 8003ba8:	018a      	lsls	r2, r1, #6
 8003baa:	4651      	mov	r1, sl
 8003bac:	ebb2 0801 	subs.w	r8, r2, r1
 8003bb0:	4659      	mov	r1, fp
 8003bb2:	eb63 0901 	sbc.w	r9, r3, r1
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	f04f 0300 	mov.w	r3, #0
 8003bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003bca:	4690      	mov	r8, r2
 8003bcc:	4699      	mov	r9, r3
 8003bce:	4623      	mov	r3, r4
 8003bd0:	eb18 0303 	adds.w	r3, r8, r3
 8003bd4:	60bb      	str	r3, [r7, #8]
 8003bd6:	462b      	mov	r3, r5
 8003bd8:	eb49 0303 	adc.w	r3, r9, r3
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	f04f 0300 	mov.w	r3, #0
 8003be6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bea:	4629      	mov	r1, r5
 8003bec:	024b      	lsls	r3, r1, #9
 8003bee:	4621      	mov	r1, r4
 8003bf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003bf4:	4621      	mov	r1, r4
 8003bf6:	024a      	lsls	r2, r1, #9
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bfe:	2200      	movs	r2, #0
 8003c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c08:	f7fc fd3e 	bl	8000688 <__aeabi_uldivmod>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	4613      	mov	r3, r2
 8003c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c14:	e058      	b.n	8003cc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c16:	4b38      	ldr	r3, [pc, #224]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	099b      	lsrs	r3, r3, #6
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	4618      	mov	r0, r3
 8003c20:	4611      	mov	r1, r2
 8003c22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003c26:	623b      	str	r3, [r7, #32]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c30:	4642      	mov	r2, r8
 8003c32:	464b      	mov	r3, r9
 8003c34:	f04f 0000 	mov.w	r0, #0
 8003c38:	f04f 0100 	mov.w	r1, #0
 8003c3c:	0159      	lsls	r1, r3, #5
 8003c3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c42:	0150      	lsls	r0, r2, #5
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	4641      	mov	r1, r8
 8003c4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c4e:	4649      	mov	r1, r9
 8003c50:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c54:	f04f 0200 	mov.w	r2, #0
 8003c58:	f04f 0300 	mov.w	r3, #0
 8003c5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c68:	ebb2 040a 	subs.w	r4, r2, sl
 8003c6c:	eb63 050b 	sbc.w	r5, r3, fp
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	00eb      	lsls	r3, r5, #3
 8003c7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c7e:	00e2      	lsls	r2, r4, #3
 8003c80:	4614      	mov	r4, r2
 8003c82:	461d      	mov	r5, r3
 8003c84:	4643      	mov	r3, r8
 8003c86:	18e3      	adds	r3, r4, r3
 8003c88:	603b      	str	r3, [r7, #0]
 8003c8a:	464b      	mov	r3, r9
 8003c8c:	eb45 0303 	adc.w	r3, r5, r3
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	f04f 0300 	mov.w	r3, #0
 8003c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	028b      	lsls	r3, r1, #10
 8003ca2:	4621      	mov	r1, r4
 8003ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ca8:	4621      	mov	r1, r4
 8003caa:	028a      	lsls	r2, r1, #10
 8003cac:	4610      	mov	r0, r2
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	61bb      	str	r3, [r7, #24]
 8003cb6:	61fa      	str	r2, [r7, #28]
 8003cb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cbc:	f7fc fce4 	bl	8000688 <__aeabi_uldivmod>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003cc8:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003cd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ce0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ce2:	e002      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ce4:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8003ce6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3750      	adds	r7, #80	; 0x50
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	00f42400 	.word	0x00f42400
 8003d00:	007a1200 	.word	0x007a1200

08003d04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d08:	4b03      	ldr	r3, [pc, #12]	; (8003d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	20000000 	.word	0x20000000

08003d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d20:	f7ff fff0 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d24:	4602      	mov	r2, r0
 8003d26:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	0a9b      	lsrs	r3, r3, #10
 8003d2c:	f003 0307 	and.w	r3, r3, #7
 8003d30:	4903      	ldr	r1, [pc, #12]	; (8003d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d32:	5ccb      	ldrb	r3, [r1, r3]
 8003d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	08010270 	.word	0x08010270

08003d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d48:	f7ff ffdc 	bl	8003d04 <HAL_RCC_GetHCLKFreq>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	4b05      	ldr	r3, [pc, #20]	; (8003d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	0b5b      	lsrs	r3, r3, #13
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	4903      	ldr	r1, [pc, #12]	; (8003d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d5a:	5ccb      	ldrb	r3, [r1, r3]
 8003d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40023800 	.word	0x40023800
 8003d68:	08010270 	.word	0x08010270

08003d6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003d80:	2300      	movs	r3, #0
 8003d82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003d84:	2300      	movs	r3, #0
 8003d86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d012      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d94:	4b69      	ldr	r3, [pc, #420]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	4a68      	ldr	r2, [pc, #416]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d9a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003d9e:	6093      	str	r3, [r2, #8]
 8003da0:	4b66      	ldr	r3, [pc, #408]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da8:	4964      	ldr	r1, [pc, #400]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003db6:	2301      	movs	r3, #1
 8003db8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d017      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dc6:	4b5d      	ldr	r3, [pc, #372]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dcc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd4:	4959      	ldr	r1, [pc, #356]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003de4:	d101      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003de6:	2301      	movs	r3, #1
 8003de8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003df2:	2301      	movs	r3, #1
 8003df4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d017      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e02:	4b4e      	ldr	r3, [pc, #312]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e08:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e10:	494a      	ldr	r1, [pc, #296]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e20:	d101      	bne.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003e22:	2301      	movs	r3, #1
 8003e24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0320 	and.w	r3, r3, #32
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 808b 	beq.w	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e50:	4b3a      	ldr	r3, [pc, #232]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	4a39      	ldr	r2, [pc, #228]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	6413      	str	r3, [r2, #64]	; 0x40
 8003e5c:	4b37      	ldr	r3, [pc, #220]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e68:	4b35      	ldr	r3, [pc, #212]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a34      	ldr	r2, [pc, #208]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e74:	f7fd fea4 	bl	8001bc0 <HAL_GetTick>
 8003e78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e7a:	e008      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e7c:	f7fd fea0 	bl	8001bc0 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b64      	cmp	r3, #100	; 0x64
 8003e88:	d901      	bls.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e38f      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d0f0      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e9a:	4b28      	ldr	r3, [pc, #160]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ea2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d035      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d02e      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003eb8:	4b20      	ldr	r3, [pc, #128]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ec0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ec2:	4b1e      	ldr	r3, [pc, #120]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec6:	4a1d      	ldr	r2, [pc, #116]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ecc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ece:	4b1b      	ldr	r3, [pc, #108]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed2:	4a1a      	ldr	r2, [pc, #104]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003eda:	4a18      	ldr	r2, [pc, #96]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ee0:	4b16      	ldr	r3, [pc, #88]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d114      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eec:	f7fd fe68 	bl	8001bc0 <HAL_GetTick>
 8003ef0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef2:	e00a      	b.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ef4:	f7fd fe64 	bl	8001bc0 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e351      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f0a:	4b0c      	ldr	r3, [pc, #48]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0ee      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f22:	d111      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003f24:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f30:	4b04      	ldr	r3, [pc, #16]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003f32:	400b      	ands	r3, r1
 8003f34:	4901      	ldr	r1, [pc, #4]	; (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	608b      	str	r3, [r1, #8]
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	40007000 	.word	0x40007000
 8003f44:	0ffffcff 	.word	0x0ffffcff
 8003f48:	4bac      	ldr	r3, [pc, #688]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4aab      	ldr	r2, [pc, #684]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f4e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f52:	6093      	str	r3, [r2, #8]
 8003f54:	4ba9      	ldr	r3, [pc, #676]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f60:	49a6      	ldr	r1, [pc, #664]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d010      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f72:	4ba2      	ldr	r3, [pc, #648]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f78:	4aa0      	ldr	r2, [pc, #640]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f7e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003f82:	4b9e      	ldr	r3, [pc, #632]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f84:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f8c:	499b      	ldr	r1, [pc, #620]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00a      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fa0:	4b96      	ldr	r3, [pc, #600]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fae:	4993      	ldr	r1, [pc, #588]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fc2:	4b8e      	ldr	r3, [pc, #568]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fd0:	498a      	ldr	r1, [pc, #552]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00a      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fe4:	4b85      	ldr	r3, [pc, #532]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ff2:	4982      	ldr	r1, [pc, #520]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00a      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004006:	4b7d      	ldr	r3, [pc, #500]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004014:	4979      	ldr	r1, [pc, #484]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004016:	4313      	orrs	r3, r2
 8004018:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004028:	4b74      	ldr	r3, [pc, #464]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800402a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402e:	f023 0203 	bic.w	r2, r3, #3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004036:	4971      	ldr	r1, [pc, #452]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004038:	4313      	orrs	r3, r2
 800403a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800404a:	4b6c      	ldr	r3, [pc, #432]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800404c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004050:	f023 020c 	bic.w	r2, r3, #12
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004058:	4968      	ldr	r1, [pc, #416]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800405a:	4313      	orrs	r3, r2
 800405c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00a      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800406c:	4b63      	ldr	r3, [pc, #396]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800406e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004072:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800407a:	4960      	ldr	r1, [pc, #384]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800407c:	4313      	orrs	r3, r2
 800407e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800408e:	4b5b      	ldr	r3, [pc, #364]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004094:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800409c:	4957      	ldr	r1, [pc, #348]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00a      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040b0:	4b52      	ldr	r3, [pc, #328]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040be:	494f      	ldr	r1, [pc, #316]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80040d2:	4b4a      	ldr	r3, [pc, #296]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	4946      	ldr	r1, [pc, #280]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00a      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80040f4:	4b41      	ldr	r3, [pc, #260]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80040f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004102:	493e      	ldr	r1, [pc, #248]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00a      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004116:	4b39      	ldr	r3, [pc, #228]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800411c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004124:	4935      	ldr	r1, [pc, #212]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004126:	4313      	orrs	r3, r2
 8004128:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00a      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004138:	4b30      	ldr	r3, [pc, #192]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800413a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800413e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004146:	492d      	ldr	r1, [pc, #180]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004148:	4313      	orrs	r3, r2
 800414a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d011      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800415a:	4b28      	ldr	r3, [pc, #160]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800415c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004160:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004168:	4924      	ldr	r1, [pc, #144]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800416a:	4313      	orrs	r3, r2
 800416c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004174:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004178:	d101      	bne.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800417a:	2301      	movs	r3, #1
 800417c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0308 	and.w	r3, r3, #8
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800418a:	2301      	movs	r3, #1
 800418c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800419a:	4b18      	ldr	r3, [pc, #96]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800419c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041a8:	4914      	ldr	r1, [pc, #80]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00b      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80041bc:	4b0f      	ldr	r3, [pc, #60]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041cc:	490b      	ldr	r1, [pc, #44]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00f      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80041e0:	4b06      	ldr	r3, [pc, #24]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041f0:	4902      	ldr	r1, [pc, #8]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80041f8:	e002      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00b      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800420c:	4b8a      	ldr	r3, [pc, #552]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800420e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004212:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421c:	4986      	ldr	r1, [pc, #536]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00b      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004230:	4b81      	ldr	r3, [pc, #516]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004232:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004236:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004240:	497d      	ldr	r1, [pc, #500]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	2b01      	cmp	r3, #1
 800424c:	d006      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80d6 	beq.w	8004408 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800425c:	4b76      	ldr	r3, [pc, #472]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a75      	ldr	r2, [pc, #468]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004262:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004266:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004268:	f7fd fcaa 	bl	8001bc0 <HAL_GetTick>
 800426c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800426e:	e008      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004270:	f7fd fca6 	bl	8001bc0 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b64      	cmp	r3, #100	; 0x64
 800427c:	d901      	bls.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e195      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004282:	4b6d      	ldr	r3, [pc, #436]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1f0      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d021      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d11d      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042a2:	4b65      	ldr	r3, [pc, #404]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a8:	0c1b      	lsrs	r3, r3, #16
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80042b0:	4b61      	ldr	r3, [pc, #388]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042b6:	0e1b      	lsrs	r3, r3, #24
 80042b8:	f003 030f 	and.w	r3, r3, #15
 80042bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	019a      	lsls	r2, r3, #6
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	041b      	lsls	r3, r3, #16
 80042c8:	431a      	orrs	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	061b      	lsls	r3, r3, #24
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	071b      	lsls	r3, r3, #28
 80042d6:	4958      	ldr	r1, [pc, #352]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d004      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042f2:	d00a      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d02e      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004308:	d129      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800430a:	4b4b      	ldr	r3, [pc, #300]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800430c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004310:	0c1b      	lsrs	r3, r3, #16
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004318:	4b47      	ldr	r3, [pc, #284]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800431a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800431e:	0f1b      	lsrs	r3, r3, #28
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	019a      	lsls	r2, r3, #6
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	041b      	lsls	r3, r3, #16
 8004330:	431a      	orrs	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	061b      	lsls	r3, r3, #24
 8004338:	431a      	orrs	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	071b      	lsls	r3, r3, #28
 800433e:	493e      	ldr	r1, [pc, #248]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004340:	4313      	orrs	r3, r2
 8004342:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004346:	4b3c      	ldr	r3, [pc, #240]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004348:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800434c:	f023 021f 	bic.w	r2, r3, #31
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	3b01      	subs	r3, #1
 8004356:	4938      	ldr	r1, [pc, #224]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004358:	4313      	orrs	r3, r2
 800435a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d01d      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800436a:	4b33      	ldr	r3, [pc, #204]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800436c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004370:	0e1b      	lsrs	r3, r3, #24
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004378:	4b2f      	ldr	r3, [pc, #188]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800437a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800437e:	0f1b      	lsrs	r3, r3, #28
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	019a      	lsls	r2, r3, #6
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	041b      	lsls	r3, r3, #16
 8004392:	431a      	orrs	r2, r3
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	061b      	lsls	r3, r3, #24
 8004398:	431a      	orrs	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	071b      	lsls	r3, r3, #28
 800439e:	4926      	ldr	r1, [pc, #152]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d011      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	019a      	lsls	r2, r3, #6
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	041b      	lsls	r3, r3, #16
 80043be:	431a      	orrs	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	061b      	lsls	r3, r3, #24
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	071b      	lsls	r3, r3, #28
 80043ce:	491a      	ldr	r1, [pc, #104]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043d6:	4b18      	ldr	r3, [pc, #96]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a17      	ldr	r2, [pc, #92]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80043e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043e2:	f7fd fbed 	bl	8001bc0 <HAL_GetTick>
 80043e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043e8:	e008      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043ea:	f7fd fbe9 	bl	8001bc0 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b64      	cmp	r3, #100	; 0x64
 80043f6:	d901      	bls.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e0d8      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043fc:	4b0e      	ldr	r3, [pc, #56]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0f0      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	2b01      	cmp	r3, #1
 800440c:	f040 80ce 	bne.w	80045ac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004410:	4b09      	ldr	r3, [pc, #36]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a08      	ldr	r2, [pc, #32]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004416:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800441a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800441c:	f7fd fbd0 	bl	8001bc0 <HAL_GetTick>
 8004420:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004422:	e00b      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004424:	f7fd fbcc 	bl	8001bc0 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	2b64      	cmp	r3, #100	; 0x64
 8004430:	d904      	bls.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004432:	2303      	movs	r3, #3
 8004434:	e0bb      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004436:	bf00      	nop
 8004438:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800443c:	4b5e      	ldr	r3, [pc, #376]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004444:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004448:	d0ec      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800445a:	2b00      	cmp	r3, #0
 800445c:	d009      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004466:	2b00      	cmp	r3, #0
 8004468:	d02e      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	2b00      	cmp	r3, #0
 8004470:	d12a      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004472:	4b51      	ldr	r3, [pc, #324]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004478:	0c1b      	lsrs	r3, r3, #16
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004480:	4b4d      	ldr	r3, [pc, #308]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004486:	0f1b      	lsrs	r3, r3, #28
 8004488:	f003 0307 	and.w	r3, r3, #7
 800448c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	019a      	lsls	r2, r3, #6
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	041b      	lsls	r3, r3, #16
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	061b      	lsls	r3, r3, #24
 80044a0:	431a      	orrs	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	071b      	lsls	r3, r3, #28
 80044a6:	4944      	ldr	r1, [pc, #272]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80044ae:	4b42      	ldr	r3, [pc, #264]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044bc:	3b01      	subs	r3, #1
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	493d      	ldr	r1, [pc, #244]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d022      	beq.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044dc:	d11d      	bne.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80044de:	4b36      	ldr	r3, [pc, #216]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044e4:	0e1b      	lsrs	r3, r3, #24
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044ec:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80044ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f2:	0f1b      	lsrs	r3, r3, #28
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	019a      	lsls	r2, r3, #6
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	041b      	lsls	r3, r3, #16
 8004506:	431a      	orrs	r2, r3
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	061b      	lsls	r3, r3, #24
 800450c:	431a      	orrs	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	071b      	lsls	r3, r3, #28
 8004512:	4929      	ldr	r1, [pc, #164]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004514:	4313      	orrs	r3, r2
 8004516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	2b00      	cmp	r3, #0
 8004524:	d028      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004526:	4b24      	ldr	r3, [pc, #144]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800452c:	0e1b      	lsrs	r3, r3, #24
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004534:	4b20      	ldr	r3, [pc, #128]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800453a:	0c1b      	lsrs	r3, r3, #16
 800453c:	f003 0303 	and.w	r3, r3, #3
 8004540:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	019a      	lsls	r2, r3, #6
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	041b      	lsls	r3, r3, #16
 800454c:	431a      	orrs	r2, r3
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	061b      	lsls	r3, r3, #24
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	69db      	ldr	r3, [r3, #28]
 8004558:	071b      	lsls	r3, r3, #28
 800455a:	4917      	ldr	r1, [pc, #92]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800455c:	4313      	orrs	r3, r2
 800455e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004562:	4b15      	ldr	r3, [pc, #84]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004564:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004568:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004570:	4911      	ldr	r1, [pc, #68]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004572:	4313      	orrs	r3, r2
 8004574:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004578:	4b0f      	ldr	r3, [pc, #60]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a0e      	ldr	r2, [pc, #56]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800457e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004584:	f7fd fb1c 	bl	8001bc0 <HAL_GetTick>
 8004588:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800458a:	e008      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800458c:	f7fd fb18 	bl	8001bc0 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b64      	cmp	r3, #100	; 0x64
 8004598:	d901      	bls.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e007      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800459e:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045aa:	d1ef      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3720      	adds	r7, #32
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	40023800 	.word	0x40023800

080045bc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e071      	b.n	80046b6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	7f5b      	ldrb	r3, [r3, #29]
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d105      	bne.n	80045e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fd f8c0 	bl	8001768 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	d053      	beq.n	80046a4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	22ca      	movs	r2, #202	; 0xca
 8004602:	625a      	str	r2, [r3, #36]	; 0x24
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2253      	movs	r2, #83	; 0x53
 800460a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f92f 	bl	8004870 <RTC_EnterInitMode>
 8004612:	4603      	mov	r3, r0
 8004614:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004616:	7bfb      	ldrb	r3, [r7, #15]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d12a      	bne.n	8004672 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6899      	ldr	r1, [r3, #8]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	4b26      	ldr	r3, [pc, #152]	; (80046c0 <HAL_RTC_Init+0x104>)
 8004628:	400b      	ands	r3, r1
 800462a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6899      	ldr	r1, [r3, #8]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	431a      	orrs	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	431a      	orrs	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	430a      	orrs	r2, r1
 8004648:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	68d2      	ldr	r2, [r2, #12]
 8004652:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6919      	ldr	r1, [r3, #16]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	041a      	lsls	r2, r3, #16
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	430a      	orrs	r2, r1
 8004666:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 f938 	bl	80048de <RTC_ExitInitMode>
 800466e:	4603      	mov	r3, r0
 8004670:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004672:	7bfb      	ldrb	r3, [r7, #15]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d110      	bne.n	800469a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0208 	bic.w	r2, r2, #8
 8004686:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	699a      	ldr	r2, [r3, #24]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	22ff      	movs	r2, #255	; 0xff
 80046a0:	625a      	str	r2, [r3, #36]	; 0x24
 80046a2:	e001      	b.n	80046a8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80046a4:	2300      	movs	r3, #0
 80046a6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d102      	bne.n	80046b4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	ff8fffbf 	.word	0xff8fffbf

080046c4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	4b22      	ldr	r3, [pc, #136]	; (800477c <HAL_RTC_GetTime+0xb8>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	0c1b      	lsrs	r3, r3, #16
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004702:	b2da      	uxtb	r2, r3
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	0a1b      	lsrs	r3, r3, #8
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004712:	b2da      	uxtb	r2, r3
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	b2db      	uxtb	r3, r3
 800471c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004720:	b2da      	uxtb	r2, r3
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	0d9b      	lsrs	r3, r3, #22
 800472a:	b2db      	uxtb	r3, r3
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	b2da      	uxtb	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d11a      	bne.n	8004772 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 f8f1 	bl	8004928 <RTC_Bcd2ToByte>
 8004746:	4603      	mov	r3, r0
 8004748:	461a      	mov	r2, r3
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	785b      	ldrb	r3, [r3, #1]
 8004752:	4618      	mov	r0, r3
 8004754:	f000 f8e8 	bl	8004928 <RTC_Bcd2ToByte>
 8004758:	4603      	mov	r3, r0
 800475a:	461a      	mov	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	789b      	ldrb	r3, [r3, #2]
 8004764:	4618      	mov	r0, r3
 8004766:	f000 f8df 	bl	8004928 <RTC_Bcd2ToByte>
 800476a:	4603      	mov	r3, r0
 800476c:	461a      	mov	r2, r3
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3718      	adds	r7, #24
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	007f7f7f 	.word	0x007f7f7f

08004780 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	4b21      	ldr	r3, [pc, #132]	; (800481c <HAL_RTC_GetDate+0x9c>)
 8004798:	4013      	ands	r3, r2
 800479a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	0c1b      	lsrs	r3, r3, #16
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	0a1b      	lsrs	r3, r3, #8
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	f003 031f 	and.w	r3, r3, #31
 80047b0:	b2da      	uxtb	r2, r3
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	0b5b      	lsrs	r3, r3, #13
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	b2da      	uxtb	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d11a      	bne.n	8004810 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	78db      	ldrb	r3, [r3, #3]
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 f8a2 	bl	8004928 <RTC_Bcd2ToByte>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461a      	mov	r2, r3
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	785b      	ldrb	r3, [r3, #1]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 f899 	bl	8004928 <RTC_Bcd2ToByte>
 80047f6:	4603      	mov	r3, r0
 80047f8:	461a      	mov	r2, r3
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	789b      	ldrb	r3, [r3, #2]
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f890 	bl	8004928 <RTC_Bcd2ToByte>
 8004808:	4603      	mov	r3, r0
 800480a:	461a      	mov	r2, r3
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	00ffff3f 	.word	0x00ffff3f

08004820 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800483a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800483c:	f7fd f9c0 	bl	8001bc0 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004842:	e009      	b.n	8004858 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004844:	f7fd f9bc 	bl	8001bc0 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004852:	d901      	bls.n	8004858 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e007      	b.n	8004868 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0ee      	beq.n	8004844 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800487c:	2300      	movs	r3, #0
 800487e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488a:	2b00      	cmp	r3, #0
 800488c:	d122      	bne.n	80048d4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800489c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800489e:	f7fd f98f 	bl	8001bc0 <HAL_GetTick>
 80048a2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80048a4:	e00c      	b.n	80048c0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80048a6:	f7fd f98b 	bl	8001bc0 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048b4:	d904      	bls.n	80048c0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2204      	movs	r2, #4
 80048ba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d102      	bne.n	80048d4 <RTC_EnterInitMode+0x64>
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d1e8      	bne.n	80048a6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80048d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b084      	sub	sp, #16
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048e6:	2300      	movs	r3, #0
 80048e8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048f8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 0320 	and.w	r3, r3, #32
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10a      	bne.n	800491e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff ff89 	bl	8004820 <HAL_RTC_WaitForSynchro>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d004      	beq.n	800491e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2204      	movs	r2, #4
 8004918:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800491e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004920:	4618      	mov	r0, r3
 8004922:	3710      	adds	r7, #16
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004932:	2300      	movs	r3, #0
 8004934:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004936:	79fb      	ldrb	r3, [r7, #7]
 8004938:	091b      	lsrs	r3, r3, #4
 800493a:	b2db      	uxtb	r3, r3
 800493c:	461a      	mov	r2, r3
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	b2da      	uxtb	r2, r3
 800494c:	79fb      	ldrb	r3, [r7, #7]
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	b2db      	uxtb	r3, r3
 8004954:	4413      	add	r3, r2
 8004956:	b2db      	uxtb	r3, r3
}
 8004958:	4618      	mov	r0, r3
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e049      	b.n	8004a0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc ff1a 	bl	80017c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2202      	movs	r2, #2
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	3304      	adds	r3, #4
 80049a0:	4619      	mov	r1, r3
 80049a2:	4610      	mov	r0, r2
 80049a4:	f000 f9f6 	bl	8004d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2201      	movs	r2, #1
 80049b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d001      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e054      	b.n	8004ad6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a26      	ldr	r2, [pc, #152]	; (8004ae4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d022      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a56:	d01d      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a22      	ldr	r2, [pc, #136]	; (8004ae8 <HAL_TIM_Base_Start_IT+0xd4>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d018      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a21      	ldr	r2, [pc, #132]	; (8004aec <HAL_TIM_Base_Start_IT+0xd8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d013      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1f      	ldr	r2, [pc, #124]	; (8004af0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d00e      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a1e      	ldr	r2, [pc, #120]	; (8004af4 <HAL_TIM_Base_Start_IT+0xe0>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d009      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	; (8004af8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d004      	beq.n	8004a94 <HAL_TIM_Base_Start_IT+0x80>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1b      	ldr	r2, [pc, #108]	; (8004afc <HAL_TIM_Base_Start_IT+0xe8>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d115      	bne.n	8004ac0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	4b19      	ldr	r3, [pc, #100]	; (8004b00 <HAL_TIM_Base_Start_IT+0xec>)
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b06      	cmp	r3, #6
 8004aa4:	d015      	beq.n	8004ad2 <HAL_TIM_Base_Start_IT+0xbe>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aac:	d011      	beq.n	8004ad2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f042 0201 	orr.w	r2, r2, #1
 8004abc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004abe:	e008      	b.n	8004ad2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0201 	orr.w	r2, r2, #1
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	e000      	b.n	8004ad4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40000400 	.word	0x40000400
 8004aec:	40000800 	.word	0x40000800
 8004af0:	40000c00 	.word	0x40000c00
 8004af4:	40010400 	.word	0x40010400
 8004af8:	40014000 	.word	0x40014000
 8004afc:	40001800 	.word	0x40001800
 8004b00:	00010007 	.word	0x00010007

08004b04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d122      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d11b      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0202 	mvn.w	r2, #2
 8004b30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 f905 	bl	8004d56 <HAL_TIM_IC_CaptureCallback>
 8004b4c:	e005      	b.n	8004b5a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f8f7 	bl	8004d42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f908 	bl	8004d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f003 0304 	and.w	r3, r3, #4
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d122      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b04      	cmp	r3, #4
 8004b7a:	d11b      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f06f 0204 	mvn.w	r2, #4
 8004b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2202      	movs	r2, #2
 8004b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f8db 	bl	8004d56 <HAL_TIM_IC_CaptureCallback>
 8004ba0:	e005      	b.n	8004bae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f8cd 	bl	8004d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 f8de 	bl	8004d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d122      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d11b      	bne.n	8004c08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0208 	mvn.w	r2, #8
 8004bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f000 f8b1 	bl	8004d56 <HAL_TIM_IC_CaptureCallback>
 8004bf4:	e005      	b.n	8004c02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f8a3 	bl	8004d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f8b4 	bl	8004d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f003 0310 	and.w	r3, r3, #16
 8004c12:	2b10      	cmp	r3, #16
 8004c14:	d122      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	f003 0310 	and.w	r3, r3, #16
 8004c20:	2b10      	cmp	r3, #16
 8004c22:	d11b      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f06f 0210 	mvn.w	r2, #16
 8004c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2208      	movs	r2, #8
 8004c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f887 	bl	8004d56 <HAL_TIM_IC_CaptureCallback>
 8004c48:	e005      	b.n	8004c56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f879 	bl	8004d42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 f88a 	bl	8004d6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d10e      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d107      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0201 	mvn.w	r2, #1
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fc f970 	bl	8000f68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c92:	2b80      	cmp	r3, #128	; 0x80
 8004c94:	d10e      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca0:	2b80      	cmp	r3, #128	; 0x80
 8004ca2:	d107      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f9a8 	bl	8005004 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cc2:	d10e      	bne.n	8004ce2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cce:	2b80      	cmp	r3, #128	; 0x80
 8004cd0:	d107      	bne.n	8004ce2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f99b 	bl	8005018 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b40      	cmp	r3, #64	; 0x40
 8004cee:	d10e      	bne.n	8004d0e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfa:	2b40      	cmp	r3, #64	; 0x40
 8004cfc:	d107      	bne.n	8004d0e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f838 	bl	8004d7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d10e      	bne.n	8004d3a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f003 0320 	and.w	r3, r3, #32
 8004d26:	2b20      	cmp	r3, #32
 8004d28:	d107      	bne.n	8004d3a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f06f 0220 	mvn.w	r2, #32
 8004d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 f95b 	bl	8004ff0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d3a:	bf00      	nop
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d42:	b480      	push	{r7}
 8004d44:	b083      	sub	sp, #12
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d4a:	bf00      	nop
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b083      	sub	sp, #12
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
	...

08004d94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a40      	ldr	r2, [pc, #256]	; (8004ea8 <TIM_Base_SetConfig+0x114>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d013      	beq.n	8004dd4 <TIM_Base_SetConfig+0x40>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db2:	d00f      	beq.n	8004dd4 <TIM_Base_SetConfig+0x40>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a3d      	ldr	r2, [pc, #244]	; (8004eac <TIM_Base_SetConfig+0x118>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00b      	beq.n	8004dd4 <TIM_Base_SetConfig+0x40>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a3c      	ldr	r2, [pc, #240]	; (8004eb0 <TIM_Base_SetConfig+0x11c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d007      	beq.n	8004dd4 <TIM_Base_SetConfig+0x40>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a3b      	ldr	r2, [pc, #236]	; (8004eb4 <TIM_Base_SetConfig+0x120>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d003      	beq.n	8004dd4 <TIM_Base_SetConfig+0x40>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a3a      	ldr	r2, [pc, #232]	; (8004eb8 <TIM_Base_SetConfig+0x124>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d108      	bne.n	8004de6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a2f      	ldr	r2, [pc, #188]	; (8004ea8 <TIM_Base_SetConfig+0x114>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d02b      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df4:	d027      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a2c      	ldr	r2, [pc, #176]	; (8004eac <TIM_Base_SetConfig+0x118>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d023      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a2b      	ldr	r2, [pc, #172]	; (8004eb0 <TIM_Base_SetConfig+0x11c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d01f      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a2a      	ldr	r2, [pc, #168]	; (8004eb4 <TIM_Base_SetConfig+0x120>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01b      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a29      	ldr	r2, [pc, #164]	; (8004eb8 <TIM_Base_SetConfig+0x124>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d017      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a28      	ldr	r2, [pc, #160]	; (8004ebc <TIM_Base_SetConfig+0x128>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a27      	ldr	r2, [pc, #156]	; (8004ec0 <TIM_Base_SetConfig+0x12c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d00f      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a26      	ldr	r2, [pc, #152]	; (8004ec4 <TIM_Base_SetConfig+0x130>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00b      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a25      	ldr	r2, [pc, #148]	; (8004ec8 <TIM_Base_SetConfig+0x134>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d007      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a24      	ldr	r2, [pc, #144]	; (8004ecc <TIM_Base_SetConfig+0x138>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d003      	beq.n	8004e46 <TIM_Base_SetConfig+0xb2>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a23      	ldr	r2, [pc, #140]	; (8004ed0 <TIM_Base_SetConfig+0x13c>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d108      	bne.n	8004e58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	689a      	ldr	r2, [r3, #8]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a0a      	ldr	r2, [pc, #40]	; (8004ea8 <TIM_Base_SetConfig+0x114>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d003      	beq.n	8004e8c <TIM_Base_SetConfig+0xf8>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a0c      	ldr	r2, [pc, #48]	; (8004eb8 <TIM_Base_SetConfig+0x124>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d103      	bne.n	8004e94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	615a      	str	r2, [r3, #20]
}
 8004e9a:	bf00      	nop
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40000400 	.word	0x40000400
 8004eb0:	40000800 	.word	0x40000800
 8004eb4:	40000c00 	.word	0x40000c00
 8004eb8:	40010400 	.word	0x40010400
 8004ebc:	40014000 	.word	0x40014000
 8004ec0:	40014400 	.word	0x40014400
 8004ec4:	40014800 	.word	0x40014800
 8004ec8:	40001800 	.word	0x40001800
 8004ecc:	40001c00 	.word	0x40001c00
 8004ed0:	40002000 	.word	0x40002000

08004ed4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d101      	bne.n	8004eec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ee8:	2302      	movs	r3, #2
 8004eea:	e06d      	b.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a30      	ldr	r2, [pc, #192]	; (8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d004      	beq.n	8004f20 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a2f      	ldr	r2, [pc, #188]	; (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d108      	bne.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004f26:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f38:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a20      	ldr	r2, [pc, #128]	; (8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d022      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f5e:	d01d      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1d      	ldr	r2, [pc, #116]	; (8004fdc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d013      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1a      	ldr	r2, [pc, #104]	; (8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a15      	ldr	r2, [pc, #84]	; (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a16      	ldr	r2, [pc, #88]	; (8004fe8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a15      	ldr	r2, [pc, #84]	; (8004fec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d10c      	bne.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fa2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3714      	adds	r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	40010000 	.word	0x40010000
 8004fd8:	40010400 	.word	0x40010400
 8004fdc:	40000400 	.word	0x40000400
 8004fe0:	40000800 	.word	0x40000800
 8004fe4:	40000c00 	.word	0x40000c00
 8004fe8:	40014000 	.word	0x40014000
 8004fec:	40001800 	.word	0x40001800

08004ff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e040      	b.n	80050c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005042:	2b00      	cmp	r3, #0
 8005044:	d106      	bne.n	8005054 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fc fbde 	bl	8001810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2224      	movs	r2, #36	; 0x24
 8005058:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0201 	bic.w	r2, r2, #1
 8005068:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f974 	bl	8005358 <UART_SetConfig>
 8005070:	4603      	mov	r3, r0
 8005072:	2b01      	cmp	r3, #1
 8005074:	d101      	bne.n	800507a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e022      	b.n	80050c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	d002      	beq.n	8005088 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fbcc 	bl	8005820 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005096:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 fc53 	bl	8005964 <UART_CheckIdleState>
 80050be:	4603      	mov	r3, r0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b08a      	sub	sp, #40	; 0x28
 80050cc:	af02      	add	r7, sp, #8
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	4613      	mov	r3, r2
 80050d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050dc:	2b20      	cmp	r3, #32
 80050de:	d171      	bne.n	80051c4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d002      	beq.n	80050ec <HAL_UART_Transmit+0x24>
 80050e6:	88fb      	ldrh	r3, [r7, #6]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d101      	bne.n	80050f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e06a      	b.n	80051c6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2221      	movs	r2, #33	; 0x21
 80050fc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050fe:	f7fc fd5f 	bl	8001bc0 <HAL_GetTick>
 8005102:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	88fa      	ldrh	r2, [r7, #6]
 8005108:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	88fa      	ldrh	r2, [r7, #6]
 8005110:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511c:	d108      	bne.n	8005130 <HAL_UART_Transmit+0x68>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d104      	bne.n	8005130 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	61bb      	str	r3, [r7, #24]
 800512e:	e003      	b.n	8005138 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005134:	2300      	movs	r3, #0
 8005136:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005138:	e02c      	b.n	8005194 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2200      	movs	r2, #0
 8005142:	2180      	movs	r1, #128	; 0x80
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 fc5a 	bl	80059fe <UART_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e038      	b.n	80051c6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10b      	bne.n	8005172 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005168:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	3302      	adds	r3, #2
 800516e:	61bb      	str	r3, [r7, #24]
 8005170:	e007      	b.n	8005182 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	781a      	ldrb	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	3301      	adds	r3, #1
 8005180:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1cc      	bne.n	800513a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2200      	movs	r2, #0
 80051a8:	2140      	movs	r1, #64	; 0x40
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 fc27 	bl	80059fe <UART_WaitOnFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e005      	b.n	80051c6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2220      	movs	r2, #32
 80051be:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80051c0:	2300      	movs	r3, #0
 80051c2:	e000      	b.n	80051c6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80051c4:	2302      	movs	r3, #2
  }
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3720      	adds	r7, #32
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b08a      	sub	sp, #40	; 0x28
 80051d2:	af02      	add	r7, sp, #8
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	603b      	str	r3, [r7, #0]
 80051da:	4613      	mov	r3, r2
 80051dc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051e4:	2b20      	cmp	r3, #32
 80051e6:	f040 80b1 	bne.w	800534c <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_UART_Receive+0x28>
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e0a9      	b.n	800534e <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2222      	movs	r2, #34	; 0x22
 8005206:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005210:	f7fc fcd6 	bl	8001bc0 <HAL_GetTick>
 8005214:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	88fa      	ldrh	r2, [r7, #6]
 800521a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	88fa      	ldrh	r2, [r7, #6]
 8005222:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800522e:	d10e      	bne.n	800524e <HAL_UART_Receive+0x80>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d105      	bne.n	8005244 <HAL_UART_Receive+0x76>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800523e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005242:	e02d      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	22ff      	movs	r2, #255	; 0xff
 8005248:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800524c:	e028      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10d      	bne.n	8005272 <HAL_UART_Receive+0xa4>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d104      	bne.n	8005268 <HAL_UART_Receive+0x9a>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	22ff      	movs	r2, #255	; 0xff
 8005262:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005266:	e01b      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	227f      	movs	r2, #127	; 0x7f
 800526c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005270:	e016      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800527a:	d10d      	bne.n	8005298 <HAL_UART_Receive+0xca>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d104      	bne.n	800528e <HAL_UART_Receive+0xc0>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	227f      	movs	r2, #127	; 0x7f
 8005288:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800528c:	e008      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	223f      	movs	r2, #63	; 0x3f
 8005292:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005296:	e003      	b.n	80052a0 <HAL_UART_Receive+0xd2>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80052a6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052b0:	d108      	bne.n	80052c4 <HAL_UART_Receive+0xf6>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d104      	bne.n	80052c4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80052ba:	2300      	movs	r3, #0
 80052bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	61bb      	str	r3, [r7, #24]
 80052c2:	e003      	b.n	80052cc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052c8:	2300      	movs	r3, #0
 80052ca:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80052cc:	e032      	b.n	8005334 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2200      	movs	r2, #0
 80052d6:	2120      	movs	r1, #32
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 fb90 	bl	80059fe <UART_WaitOnFlagUntilTimeout>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e032      	b.n	800534e <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10c      	bne.n	8005308 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	8a7b      	ldrh	r3, [r7, #18]
 80052f8:	4013      	ands	r3, r2
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	3302      	adds	r3, #2
 8005304:	61bb      	str	r3, [r7, #24]
 8005306:	e00c      	b.n	8005322 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	b2da      	uxtb	r2, r3
 8005310:	8a7b      	ldrh	r3, [r7, #18]
 8005312:	b2db      	uxtb	r3, r3
 8005314:	4013      	ands	r3, r2
 8005316:	b2da      	uxtb	r2, r3
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	3301      	adds	r3, #1
 8005320:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005328:	b29b      	uxth	r3, r3
 800532a:	3b01      	subs	r3, #1
 800532c:	b29a      	uxth	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1c6      	bne.n	80052ce <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005348:	2300      	movs	r3, #0
 800534a:	e000      	b.n	800534e <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800534c:	2302      	movs	r3, #2
  }
}
 800534e:	4618      	mov	r0, r3
 8005350:	3720      	adds	r7, #32
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005360:	2300      	movs	r3, #0
 8005362:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	431a      	orrs	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	69db      	ldr	r3, [r3, #28]
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	4ba6      	ldr	r3, [pc, #664]	; (800561c <UART_SetConfig+0x2c4>)
 8005384:	4013      	ands	r3, r2
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	6812      	ldr	r2, [r2, #0]
 800538a:	6979      	ldr	r1, [r7, #20]
 800538c:	430b      	orrs	r3, r1
 800538e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68da      	ldr	r2, [r3, #12]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a94      	ldr	r2, [pc, #592]	; (8005620 <UART_SetConfig+0x2c8>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d120      	bne.n	8005416 <UART_SetConfig+0xbe>
 80053d4:	4b93      	ldr	r3, [pc, #588]	; (8005624 <UART_SetConfig+0x2cc>)
 80053d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053da:	f003 0303 	and.w	r3, r3, #3
 80053de:	2b03      	cmp	r3, #3
 80053e0:	d816      	bhi.n	8005410 <UART_SetConfig+0xb8>
 80053e2:	a201      	add	r2, pc, #4	; (adr r2, 80053e8 <UART_SetConfig+0x90>)
 80053e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e8:	080053f9 	.word	0x080053f9
 80053ec:	08005405 	.word	0x08005405
 80053f0:	080053ff 	.word	0x080053ff
 80053f4:	0800540b 	.word	0x0800540b
 80053f8:	2301      	movs	r3, #1
 80053fa:	77fb      	strb	r3, [r7, #31]
 80053fc:	e150      	b.n	80056a0 <UART_SetConfig+0x348>
 80053fe:	2302      	movs	r3, #2
 8005400:	77fb      	strb	r3, [r7, #31]
 8005402:	e14d      	b.n	80056a0 <UART_SetConfig+0x348>
 8005404:	2304      	movs	r3, #4
 8005406:	77fb      	strb	r3, [r7, #31]
 8005408:	e14a      	b.n	80056a0 <UART_SetConfig+0x348>
 800540a:	2308      	movs	r3, #8
 800540c:	77fb      	strb	r3, [r7, #31]
 800540e:	e147      	b.n	80056a0 <UART_SetConfig+0x348>
 8005410:	2310      	movs	r3, #16
 8005412:	77fb      	strb	r3, [r7, #31]
 8005414:	e144      	b.n	80056a0 <UART_SetConfig+0x348>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a83      	ldr	r2, [pc, #524]	; (8005628 <UART_SetConfig+0x2d0>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d132      	bne.n	8005486 <UART_SetConfig+0x12e>
 8005420:	4b80      	ldr	r3, [pc, #512]	; (8005624 <UART_SetConfig+0x2cc>)
 8005422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005426:	f003 030c 	and.w	r3, r3, #12
 800542a:	2b0c      	cmp	r3, #12
 800542c:	d828      	bhi.n	8005480 <UART_SetConfig+0x128>
 800542e:	a201      	add	r2, pc, #4	; (adr r2, 8005434 <UART_SetConfig+0xdc>)
 8005430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005434:	08005469 	.word	0x08005469
 8005438:	08005481 	.word	0x08005481
 800543c:	08005481 	.word	0x08005481
 8005440:	08005481 	.word	0x08005481
 8005444:	08005475 	.word	0x08005475
 8005448:	08005481 	.word	0x08005481
 800544c:	08005481 	.word	0x08005481
 8005450:	08005481 	.word	0x08005481
 8005454:	0800546f 	.word	0x0800546f
 8005458:	08005481 	.word	0x08005481
 800545c:	08005481 	.word	0x08005481
 8005460:	08005481 	.word	0x08005481
 8005464:	0800547b 	.word	0x0800547b
 8005468:	2300      	movs	r3, #0
 800546a:	77fb      	strb	r3, [r7, #31]
 800546c:	e118      	b.n	80056a0 <UART_SetConfig+0x348>
 800546e:	2302      	movs	r3, #2
 8005470:	77fb      	strb	r3, [r7, #31]
 8005472:	e115      	b.n	80056a0 <UART_SetConfig+0x348>
 8005474:	2304      	movs	r3, #4
 8005476:	77fb      	strb	r3, [r7, #31]
 8005478:	e112      	b.n	80056a0 <UART_SetConfig+0x348>
 800547a:	2308      	movs	r3, #8
 800547c:	77fb      	strb	r3, [r7, #31]
 800547e:	e10f      	b.n	80056a0 <UART_SetConfig+0x348>
 8005480:	2310      	movs	r3, #16
 8005482:	77fb      	strb	r3, [r7, #31]
 8005484:	e10c      	b.n	80056a0 <UART_SetConfig+0x348>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a68      	ldr	r2, [pc, #416]	; (800562c <UART_SetConfig+0x2d4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d120      	bne.n	80054d2 <UART_SetConfig+0x17a>
 8005490:	4b64      	ldr	r3, [pc, #400]	; (8005624 <UART_SetConfig+0x2cc>)
 8005492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005496:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800549a:	2b30      	cmp	r3, #48	; 0x30
 800549c:	d013      	beq.n	80054c6 <UART_SetConfig+0x16e>
 800549e:	2b30      	cmp	r3, #48	; 0x30
 80054a0:	d814      	bhi.n	80054cc <UART_SetConfig+0x174>
 80054a2:	2b20      	cmp	r3, #32
 80054a4:	d009      	beq.n	80054ba <UART_SetConfig+0x162>
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d810      	bhi.n	80054cc <UART_SetConfig+0x174>
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <UART_SetConfig+0x15c>
 80054ae:	2b10      	cmp	r3, #16
 80054b0:	d006      	beq.n	80054c0 <UART_SetConfig+0x168>
 80054b2:	e00b      	b.n	80054cc <UART_SetConfig+0x174>
 80054b4:	2300      	movs	r3, #0
 80054b6:	77fb      	strb	r3, [r7, #31]
 80054b8:	e0f2      	b.n	80056a0 <UART_SetConfig+0x348>
 80054ba:	2302      	movs	r3, #2
 80054bc:	77fb      	strb	r3, [r7, #31]
 80054be:	e0ef      	b.n	80056a0 <UART_SetConfig+0x348>
 80054c0:	2304      	movs	r3, #4
 80054c2:	77fb      	strb	r3, [r7, #31]
 80054c4:	e0ec      	b.n	80056a0 <UART_SetConfig+0x348>
 80054c6:	2308      	movs	r3, #8
 80054c8:	77fb      	strb	r3, [r7, #31]
 80054ca:	e0e9      	b.n	80056a0 <UART_SetConfig+0x348>
 80054cc:	2310      	movs	r3, #16
 80054ce:	77fb      	strb	r3, [r7, #31]
 80054d0:	e0e6      	b.n	80056a0 <UART_SetConfig+0x348>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a56      	ldr	r2, [pc, #344]	; (8005630 <UART_SetConfig+0x2d8>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d120      	bne.n	800551e <UART_SetConfig+0x1c6>
 80054dc:	4b51      	ldr	r3, [pc, #324]	; (8005624 <UART_SetConfig+0x2cc>)
 80054de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80054e6:	2bc0      	cmp	r3, #192	; 0xc0
 80054e8:	d013      	beq.n	8005512 <UART_SetConfig+0x1ba>
 80054ea:	2bc0      	cmp	r3, #192	; 0xc0
 80054ec:	d814      	bhi.n	8005518 <UART_SetConfig+0x1c0>
 80054ee:	2b80      	cmp	r3, #128	; 0x80
 80054f0:	d009      	beq.n	8005506 <UART_SetConfig+0x1ae>
 80054f2:	2b80      	cmp	r3, #128	; 0x80
 80054f4:	d810      	bhi.n	8005518 <UART_SetConfig+0x1c0>
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <UART_SetConfig+0x1a8>
 80054fa:	2b40      	cmp	r3, #64	; 0x40
 80054fc:	d006      	beq.n	800550c <UART_SetConfig+0x1b4>
 80054fe:	e00b      	b.n	8005518 <UART_SetConfig+0x1c0>
 8005500:	2300      	movs	r3, #0
 8005502:	77fb      	strb	r3, [r7, #31]
 8005504:	e0cc      	b.n	80056a0 <UART_SetConfig+0x348>
 8005506:	2302      	movs	r3, #2
 8005508:	77fb      	strb	r3, [r7, #31]
 800550a:	e0c9      	b.n	80056a0 <UART_SetConfig+0x348>
 800550c:	2304      	movs	r3, #4
 800550e:	77fb      	strb	r3, [r7, #31]
 8005510:	e0c6      	b.n	80056a0 <UART_SetConfig+0x348>
 8005512:	2308      	movs	r3, #8
 8005514:	77fb      	strb	r3, [r7, #31]
 8005516:	e0c3      	b.n	80056a0 <UART_SetConfig+0x348>
 8005518:	2310      	movs	r3, #16
 800551a:	77fb      	strb	r3, [r7, #31]
 800551c:	e0c0      	b.n	80056a0 <UART_SetConfig+0x348>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a44      	ldr	r2, [pc, #272]	; (8005634 <UART_SetConfig+0x2dc>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d125      	bne.n	8005574 <UART_SetConfig+0x21c>
 8005528:	4b3e      	ldr	r3, [pc, #248]	; (8005624 <UART_SetConfig+0x2cc>)
 800552a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005532:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005536:	d017      	beq.n	8005568 <UART_SetConfig+0x210>
 8005538:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800553c:	d817      	bhi.n	800556e <UART_SetConfig+0x216>
 800553e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005542:	d00b      	beq.n	800555c <UART_SetConfig+0x204>
 8005544:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005548:	d811      	bhi.n	800556e <UART_SetConfig+0x216>
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <UART_SetConfig+0x1fe>
 800554e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005552:	d006      	beq.n	8005562 <UART_SetConfig+0x20a>
 8005554:	e00b      	b.n	800556e <UART_SetConfig+0x216>
 8005556:	2300      	movs	r3, #0
 8005558:	77fb      	strb	r3, [r7, #31]
 800555a:	e0a1      	b.n	80056a0 <UART_SetConfig+0x348>
 800555c:	2302      	movs	r3, #2
 800555e:	77fb      	strb	r3, [r7, #31]
 8005560:	e09e      	b.n	80056a0 <UART_SetConfig+0x348>
 8005562:	2304      	movs	r3, #4
 8005564:	77fb      	strb	r3, [r7, #31]
 8005566:	e09b      	b.n	80056a0 <UART_SetConfig+0x348>
 8005568:	2308      	movs	r3, #8
 800556a:	77fb      	strb	r3, [r7, #31]
 800556c:	e098      	b.n	80056a0 <UART_SetConfig+0x348>
 800556e:	2310      	movs	r3, #16
 8005570:	77fb      	strb	r3, [r7, #31]
 8005572:	e095      	b.n	80056a0 <UART_SetConfig+0x348>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a2f      	ldr	r2, [pc, #188]	; (8005638 <UART_SetConfig+0x2e0>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d125      	bne.n	80055ca <UART_SetConfig+0x272>
 800557e:	4b29      	ldr	r3, [pc, #164]	; (8005624 <UART_SetConfig+0x2cc>)
 8005580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005584:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005588:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800558c:	d017      	beq.n	80055be <UART_SetConfig+0x266>
 800558e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005592:	d817      	bhi.n	80055c4 <UART_SetConfig+0x26c>
 8005594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005598:	d00b      	beq.n	80055b2 <UART_SetConfig+0x25a>
 800559a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800559e:	d811      	bhi.n	80055c4 <UART_SetConfig+0x26c>
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d003      	beq.n	80055ac <UART_SetConfig+0x254>
 80055a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a8:	d006      	beq.n	80055b8 <UART_SetConfig+0x260>
 80055aa:	e00b      	b.n	80055c4 <UART_SetConfig+0x26c>
 80055ac:	2301      	movs	r3, #1
 80055ae:	77fb      	strb	r3, [r7, #31]
 80055b0:	e076      	b.n	80056a0 <UART_SetConfig+0x348>
 80055b2:	2302      	movs	r3, #2
 80055b4:	77fb      	strb	r3, [r7, #31]
 80055b6:	e073      	b.n	80056a0 <UART_SetConfig+0x348>
 80055b8:	2304      	movs	r3, #4
 80055ba:	77fb      	strb	r3, [r7, #31]
 80055bc:	e070      	b.n	80056a0 <UART_SetConfig+0x348>
 80055be:	2308      	movs	r3, #8
 80055c0:	77fb      	strb	r3, [r7, #31]
 80055c2:	e06d      	b.n	80056a0 <UART_SetConfig+0x348>
 80055c4:	2310      	movs	r3, #16
 80055c6:	77fb      	strb	r3, [r7, #31]
 80055c8:	e06a      	b.n	80056a0 <UART_SetConfig+0x348>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1b      	ldr	r2, [pc, #108]	; (800563c <UART_SetConfig+0x2e4>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d138      	bne.n	8005646 <UART_SetConfig+0x2ee>
 80055d4:	4b13      	ldr	r3, [pc, #76]	; (8005624 <UART_SetConfig+0x2cc>)
 80055d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055da:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80055de:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80055e2:	d017      	beq.n	8005614 <UART_SetConfig+0x2bc>
 80055e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80055e8:	d82a      	bhi.n	8005640 <UART_SetConfig+0x2e8>
 80055ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ee:	d00b      	beq.n	8005608 <UART_SetConfig+0x2b0>
 80055f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f4:	d824      	bhi.n	8005640 <UART_SetConfig+0x2e8>
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <UART_SetConfig+0x2aa>
 80055fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055fe:	d006      	beq.n	800560e <UART_SetConfig+0x2b6>
 8005600:	e01e      	b.n	8005640 <UART_SetConfig+0x2e8>
 8005602:	2300      	movs	r3, #0
 8005604:	77fb      	strb	r3, [r7, #31]
 8005606:	e04b      	b.n	80056a0 <UART_SetConfig+0x348>
 8005608:	2302      	movs	r3, #2
 800560a:	77fb      	strb	r3, [r7, #31]
 800560c:	e048      	b.n	80056a0 <UART_SetConfig+0x348>
 800560e:	2304      	movs	r3, #4
 8005610:	77fb      	strb	r3, [r7, #31]
 8005612:	e045      	b.n	80056a0 <UART_SetConfig+0x348>
 8005614:	2308      	movs	r3, #8
 8005616:	77fb      	strb	r3, [r7, #31]
 8005618:	e042      	b.n	80056a0 <UART_SetConfig+0x348>
 800561a:	bf00      	nop
 800561c:	efff69f3 	.word	0xefff69f3
 8005620:	40011000 	.word	0x40011000
 8005624:	40023800 	.word	0x40023800
 8005628:	40004400 	.word	0x40004400
 800562c:	40004800 	.word	0x40004800
 8005630:	40004c00 	.word	0x40004c00
 8005634:	40005000 	.word	0x40005000
 8005638:	40011400 	.word	0x40011400
 800563c:	40007800 	.word	0x40007800
 8005640:	2310      	movs	r3, #16
 8005642:	77fb      	strb	r3, [r7, #31]
 8005644:	e02c      	b.n	80056a0 <UART_SetConfig+0x348>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a72      	ldr	r2, [pc, #456]	; (8005814 <UART_SetConfig+0x4bc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d125      	bne.n	800569c <UART_SetConfig+0x344>
 8005650:	4b71      	ldr	r3, [pc, #452]	; (8005818 <UART_SetConfig+0x4c0>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800565a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800565e:	d017      	beq.n	8005690 <UART_SetConfig+0x338>
 8005660:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005664:	d817      	bhi.n	8005696 <UART_SetConfig+0x33e>
 8005666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800566a:	d00b      	beq.n	8005684 <UART_SetConfig+0x32c>
 800566c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005670:	d811      	bhi.n	8005696 <UART_SetConfig+0x33e>
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <UART_SetConfig+0x326>
 8005676:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800567a:	d006      	beq.n	800568a <UART_SetConfig+0x332>
 800567c:	e00b      	b.n	8005696 <UART_SetConfig+0x33e>
 800567e:	2300      	movs	r3, #0
 8005680:	77fb      	strb	r3, [r7, #31]
 8005682:	e00d      	b.n	80056a0 <UART_SetConfig+0x348>
 8005684:	2302      	movs	r3, #2
 8005686:	77fb      	strb	r3, [r7, #31]
 8005688:	e00a      	b.n	80056a0 <UART_SetConfig+0x348>
 800568a:	2304      	movs	r3, #4
 800568c:	77fb      	strb	r3, [r7, #31]
 800568e:	e007      	b.n	80056a0 <UART_SetConfig+0x348>
 8005690:	2308      	movs	r3, #8
 8005692:	77fb      	strb	r3, [r7, #31]
 8005694:	e004      	b.n	80056a0 <UART_SetConfig+0x348>
 8005696:	2310      	movs	r3, #16
 8005698:	77fb      	strb	r3, [r7, #31]
 800569a:	e001      	b.n	80056a0 <UART_SetConfig+0x348>
 800569c:	2310      	movs	r3, #16
 800569e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056a8:	d15b      	bne.n	8005762 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80056aa:	7ffb      	ldrb	r3, [r7, #31]
 80056ac:	2b08      	cmp	r3, #8
 80056ae:	d828      	bhi.n	8005702 <UART_SetConfig+0x3aa>
 80056b0:	a201      	add	r2, pc, #4	; (adr r2, 80056b8 <UART_SetConfig+0x360>)
 80056b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b6:	bf00      	nop
 80056b8:	080056dd 	.word	0x080056dd
 80056bc:	080056e5 	.word	0x080056e5
 80056c0:	080056ed 	.word	0x080056ed
 80056c4:	08005703 	.word	0x08005703
 80056c8:	080056f3 	.word	0x080056f3
 80056cc:	08005703 	.word	0x08005703
 80056d0:	08005703 	.word	0x08005703
 80056d4:	08005703 	.word	0x08005703
 80056d8:	080056fb 	.word	0x080056fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056dc:	f7fe fb1e 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 80056e0:	61b8      	str	r0, [r7, #24]
        break;
 80056e2:	e013      	b.n	800570c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056e4:	f7fe fb2e 	bl	8003d44 <HAL_RCC_GetPCLK2Freq>
 80056e8:	61b8      	str	r0, [r7, #24]
        break;
 80056ea:	e00f      	b.n	800570c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056ec:	4b4b      	ldr	r3, [pc, #300]	; (800581c <UART_SetConfig+0x4c4>)
 80056ee:	61bb      	str	r3, [r7, #24]
        break;
 80056f0:	e00c      	b.n	800570c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056f2:	f7fe fa01 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 80056f6:	61b8      	str	r0, [r7, #24]
        break;
 80056f8:	e008      	b.n	800570c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056fe:	61bb      	str	r3, [r7, #24]
        break;
 8005700:	e004      	b.n	800570c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	77bb      	strb	r3, [r7, #30]
        break;
 800570a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d074      	beq.n	80057fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	005a      	lsls	r2, r3, #1
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	085b      	lsrs	r3, r3, #1
 800571c:	441a      	add	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	fbb2 f3f3 	udiv	r3, r2, r3
 8005726:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	2b0f      	cmp	r3, #15
 800572c:	d916      	bls.n	800575c <UART_SetConfig+0x404>
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005734:	d212      	bcs.n	800575c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	b29b      	uxth	r3, r3
 800573a:	f023 030f 	bic.w	r3, r3, #15
 800573e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	085b      	lsrs	r3, r3, #1
 8005744:	b29b      	uxth	r3, r3
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	b29a      	uxth	r2, r3
 800574c:	89fb      	ldrh	r3, [r7, #14]
 800574e:	4313      	orrs	r3, r2
 8005750:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	89fa      	ldrh	r2, [r7, #14]
 8005758:	60da      	str	r2, [r3, #12]
 800575a:	e04f      	b.n	80057fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	77bb      	strb	r3, [r7, #30]
 8005760:	e04c      	b.n	80057fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005762:	7ffb      	ldrb	r3, [r7, #31]
 8005764:	2b08      	cmp	r3, #8
 8005766:	d828      	bhi.n	80057ba <UART_SetConfig+0x462>
 8005768:	a201      	add	r2, pc, #4	; (adr r2, 8005770 <UART_SetConfig+0x418>)
 800576a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576e:	bf00      	nop
 8005770:	08005795 	.word	0x08005795
 8005774:	0800579d 	.word	0x0800579d
 8005778:	080057a5 	.word	0x080057a5
 800577c:	080057bb 	.word	0x080057bb
 8005780:	080057ab 	.word	0x080057ab
 8005784:	080057bb 	.word	0x080057bb
 8005788:	080057bb 	.word	0x080057bb
 800578c:	080057bb 	.word	0x080057bb
 8005790:	080057b3 	.word	0x080057b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005794:	f7fe fac2 	bl	8003d1c <HAL_RCC_GetPCLK1Freq>
 8005798:	61b8      	str	r0, [r7, #24]
        break;
 800579a:	e013      	b.n	80057c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800579c:	f7fe fad2 	bl	8003d44 <HAL_RCC_GetPCLK2Freq>
 80057a0:	61b8      	str	r0, [r7, #24]
        break;
 80057a2:	e00f      	b.n	80057c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057a4:	4b1d      	ldr	r3, [pc, #116]	; (800581c <UART_SetConfig+0x4c4>)
 80057a6:	61bb      	str	r3, [r7, #24]
        break;
 80057a8:	e00c      	b.n	80057c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057aa:	f7fe f9a5 	bl	8003af8 <HAL_RCC_GetSysClockFreq>
 80057ae:	61b8      	str	r0, [r7, #24]
        break;
 80057b0:	e008      	b.n	80057c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057b6:	61bb      	str	r3, [r7, #24]
        break;
 80057b8:	e004      	b.n	80057c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	77bb      	strb	r3, [r7, #30]
        break;
 80057c2:	bf00      	nop
    }

    if (pclk != 0U)
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d018      	beq.n	80057fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	085a      	lsrs	r2, r3, #1
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	441a      	add	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	2b0f      	cmp	r3, #15
 80057e2:	d909      	bls.n	80057f8 <UART_SetConfig+0x4a0>
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057ea:	d205      	bcs.n	80057f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	60da      	str	r2, [r3, #12]
 80057f6:	e001      	b.n	80057fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005808:	7fbb      	ldrb	r3, [r7, #30]
}
 800580a:	4618      	mov	r0, r3
 800580c:	3720      	adds	r7, #32
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
 8005812:	bf00      	nop
 8005814:	40007c00 	.word	0x40007c00
 8005818:	40023800 	.word	0x40023800
 800581c:	00f42400 	.word	0x00f42400

08005820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00a      	beq.n	800584a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00a      	beq.n	800588e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	430a      	orrs	r2, r1
 800588c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	430a      	orrs	r2, r1
 80058ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00a      	beq.n	80058d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	f003 0320 	and.w	r3, r3, #32
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	430a      	orrs	r2, r1
 80058f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d01a      	beq.n	8005936 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800591e:	d10a      	bne.n	8005936 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00a      	beq.n	8005958 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	605a      	str	r2, [r3, #4]
  }
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af02      	add	r7, sp, #8
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005974:	f7fc f924 	bl	8001bc0 <HAL_GetTick>
 8005978:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b08      	cmp	r3, #8
 8005986:	d10e      	bne.n	80059a6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005988:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f831 	bl	80059fe <UART_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e027      	b.n	80059f6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d10e      	bne.n	80059d2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059b8:	9300      	str	r3, [sp, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f81b 	bl	80059fe <UART_WaitOnFlagUntilTimeout>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e011      	b.n	80059f6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2220      	movs	r2, #32
 80059dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}

080059fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b09c      	sub	sp, #112	; 0x70
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	60f8      	str	r0, [r7, #12]
 8005a06:	60b9      	str	r1, [r7, #8]
 8005a08:	603b      	str	r3, [r7, #0]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a0e:	e0a7      	b.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a16:	f000 80a3 	beq.w	8005b60 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1a:	f7fc f8d1 	bl	8001bc0 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d302      	bcc.n	8005a30 <UART_WaitOnFlagUntilTimeout+0x32>
 8005a2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d13f      	bne.n	8005ab0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005a3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a44:	667b      	str	r3, [r7, #100]	; 0x64
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005a54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005a5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e6      	bne.n	8005a30 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3308      	adds	r3, #8
 8005a68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a74:	f023 0301 	bic.w	r3, r3, #1
 8005a78:	663b      	str	r3, [r7, #96]	; 0x60
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	3308      	adds	r3, #8
 8005a80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005a82:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2220      	movs	r2, #32
 8005aa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e068      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d050      	beq.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69db      	ldr	r3, [r3, #28]
 8005ac4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005acc:	d148      	bne.n	8005b60 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ad6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae0:	e853 3f00 	ldrex	r3, [r3]
 8005ae4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005aec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	461a      	mov	r2, r3
 8005af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af6:	637b      	str	r3, [r7, #52]	; 0x34
 8005af8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005afc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005afe:	e841 2300 	strex	r3, r2, [r1]
 8005b02:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1e6      	bne.n	8005ad8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	3308      	adds	r3, #8
 8005b10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	e853 3f00 	ldrex	r3, [r3]
 8005b18:	613b      	str	r3, [r7, #16]
   return(result);
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f023 0301 	bic.w	r3, r3, #1
 8005b20:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3308      	adds	r3, #8
 8005b28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005b2a:	623a      	str	r2, [r7, #32]
 8005b2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2e:	69f9      	ldr	r1, [r7, #28]
 8005b30:	6a3a      	ldr	r2, [r7, #32]
 8005b32:	e841 2300 	strex	r3, r2, [r1]
 8005b36:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d1e5      	bne.n	8005b0a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2220      	movs	r2, #32
 8005b42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e010      	b.n	8005b82 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	69da      	ldr	r2, [r3, #28]
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	bf0c      	ite	eq
 8005b70:	2301      	moveq	r3, #1
 8005b72:	2300      	movne	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	461a      	mov	r2, r3
 8005b78:	79fb      	ldrb	r3, [r7, #7]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	f43f af48 	beq.w	8005a10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3770      	adds	r7, #112	; 0x70
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
 8005b96:	f107 001c 	add.w	r0, r7, #28
 8005b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d120      	bne.n	8005be6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	4b20      	ldr	r3, [pc, #128]	; (8005c38 <USB_CoreInit+0xac>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005bc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d105      	bne.n	8005bda <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 fa96 	bl	800610c <USB_CoreReset>
 8005be0:	4603      	mov	r3, r0
 8005be2:	73fb      	strb	r3, [r7, #15]
 8005be4:	e010      	b.n	8005c08 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 fa8a 	bl	800610c <USB_CoreReset>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c00:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d10b      	bne.n	8005c26 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f043 0206 	orr.w	r2, r3, #6
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f043 0220 	orr.w	r2, r3, #32
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005c26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c32:	b004      	add	sp, #16
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	ffbdffbf 	.word	0xffbdffbf

08005c3c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f023 0201 	bic.w	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	460b      	mov	r3, r1
 8005c68:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c7a:	78fb      	ldrb	r3, [r7, #3]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d115      	bne.n	8005cac <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c8c:	2001      	movs	r0, #1
 8005c8e:	f7fb ffa3 	bl	8001bd8 <HAL_Delay>
      ms++;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	3301      	adds	r3, #1
 8005c96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fa29 	bl	80060f0 <USB_GetMode>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d01e      	beq.n	8005ce2 <USB_SetCurrentMode+0x84>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2b31      	cmp	r3, #49	; 0x31
 8005ca8:	d9f0      	bls.n	8005c8c <USB_SetCurrentMode+0x2e>
 8005caa:	e01a      	b.n	8005ce2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005cac:	78fb      	ldrb	r3, [r7, #3]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d115      	bne.n	8005cde <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	f7fb ff8a 	bl	8001bd8 <HAL_Delay>
      ms++;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fa10 	bl	80060f0 <USB_GetMode>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d005      	beq.n	8005ce2 <USB_SetCurrentMode+0x84>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2b31      	cmp	r3, #49	; 0x31
 8005cda:	d9f0      	bls.n	8005cbe <USB_SetCurrentMode+0x60>
 8005cdc:	e001      	b.n	8005ce2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e005      	b.n	8005cee <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2b32      	cmp	r3, #50	; 0x32
 8005ce6:	d101      	bne.n	8005cec <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e000      	b.n	8005cee <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b086      	sub	sp, #24
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005d12:	2300      	movs	r3, #0
 8005d14:	613b      	str	r3, [r7, #16]
 8005d16:	e009      	b.n	8005d2c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	3340      	adds	r3, #64	; 0x40
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	2200      	movs	r2, #0
 8005d24:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2b0e      	cmp	r3, #14
 8005d30:	d9f2      	bls.n	8005d18 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d11c      	bne.n	8005d72 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d46:	f043 0302 	orr.w	r3, r3, #2
 8005d4a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d50:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	e005      	b.n	8005d7e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d76:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005d84:	461a      	mov	r2, r3
 8005d86:	2300      	movs	r3, #0
 8005d88:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d90:	4619      	mov	r1, r3
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d98:	461a      	mov	r2, r3
 8005d9a:	680b      	ldr	r3, [r1, #0]
 8005d9c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d10c      	bne.n	8005dbe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d104      	bne.n	8005db4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005daa:	2100      	movs	r1, #0
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f965 	bl	800607c <USB_SetDevSpeed>
 8005db2:	e008      	b.n	8005dc6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005db4:	2101      	movs	r1, #1
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f960 	bl	800607c <USB_SetDevSpeed>
 8005dbc:	e003      	b.n	8005dc6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005dbe:	2103      	movs	r1, #3
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f95b 	bl	800607c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005dc6:	2110      	movs	r1, #16
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 f8f3 	bl	8005fb4 <USB_FlushTxFifo>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d001      	beq.n	8005dd8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 f91f 	bl	800601c <USB_FlushRxFifo>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dee:	461a      	mov	r2, r3
 8005df0:	2300      	movs	r3, #0
 8005df2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e06:	461a      	mov	r2, r3
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	e043      	b.n	8005e9a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	015a      	lsls	r2, r3, #5
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4413      	add	r3, r2
 8005e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e28:	d118      	bne.n	8005e5c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d10a      	bne.n	8005e46 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	015a      	lsls	r2, r3, #5
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4413      	add	r3, r2
 8005e38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	e013      	b.n	8005e6e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	015a      	lsls	r2, r3, #5
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e52:	461a      	mov	r2, r3
 8005e54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	e008      	b.n	8005e6e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e68:	461a      	mov	r2, r3
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e92:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	3301      	adds	r3, #1
 8005e98:	613b      	str	r3, [r7, #16]
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d3b7      	bcc.n	8005e12 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	613b      	str	r3, [r7, #16]
 8005ea6:	e043      	b.n	8005f30 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005eba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ebe:	d118      	bne.n	8005ef2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10a      	bne.n	8005edc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ed8:	6013      	str	r3, [r2, #0]
 8005eda:	e013      	b.n	8005f04 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ee8:	461a      	mov	r2, r3
 8005eea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005eee:	6013      	str	r3, [r2, #0]
 8005ef0:	e008      	b.n	8005f04 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	015a      	lsls	r2, r3, #5
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	4413      	add	r3, r2
 8005efa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005efe:	461a      	mov	r2, r3
 8005f00:	2300      	movs	r3, #0
 8005f02:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	015a      	lsls	r2, r3, #5
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f10:	461a      	mov	r2, r3
 8005f12:	2300      	movs	r3, #0
 8005f14:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	015a      	lsls	r2, r3, #5
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f22:	461a      	mov	r2, r3
 8005f24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f28:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	613b      	str	r3, [r7, #16]
 8005f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d3b7      	bcc.n	8005ea8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f4a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005f58:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d105      	bne.n	8005f6c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	f043 0210 	orr.w	r2, r3, #16
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	699a      	ldr	r2, [r3, #24]
 8005f70:	4b0e      	ldr	r3, [pc, #56]	; (8005fac <USB_DevInit+0x2b4>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d005      	beq.n	8005f8a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	f043 0208 	orr.w	r2, r3, #8
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d105      	bne.n	8005f9c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699a      	ldr	r2, [r3, #24]
 8005f94:	4b06      	ldr	r3, [pc, #24]	; (8005fb0 <USB_DevInit+0x2b8>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3718      	adds	r7, #24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fa8:	b004      	add	sp, #16
 8005faa:	4770      	bx	lr
 8005fac:	803c3800 	.word	0x803c3800
 8005fb0:	40000004 	.word	0x40000004

08005fb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4a13      	ldr	r2, [pc, #76]	; (8006018 <USB_FlushTxFifo+0x64>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d901      	bls.n	8005fd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	e01b      	b.n	800600c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	daf2      	bge.n	8005fc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	019b      	lsls	r3, r3, #6
 8005fe4:	f043 0220 	orr.w	r2, r3, #32
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a08      	ldr	r2, [pc, #32]	; (8006018 <USB_FlushTxFifo+0x64>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d901      	bls.n	8005ffe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e006      	b.n	800600c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b20      	cmp	r3, #32
 8006008:	d0f0      	beq.n	8005fec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800600a:	2300      	movs	r3, #0
}
 800600c:	4618      	mov	r0, r3
 800600e:	3714      	adds	r7, #20
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	00030d40 	.word	0x00030d40

0800601c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006024:	2300      	movs	r3, #0
 8006026:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	3301      	adds	r3, #1
 800602c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	4a11      	ldr	r2, [pc, #68]	; (8006078 <USB_FlushRxFifo+0x5c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d901      	bls.n	800603a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e018      	b.n	800606c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	daf2      	bge.n	8006028 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2210      	movs	r2, #16
 800604a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	3301      	adds	r3, #1
 8006050:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	4a08      	ldr	r2, [pc, #32]	; (8006078 <USB_FlushRxFifo+0x5c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d901      	bls.n	800605e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e006      	b.n	800606c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	f003 0310 	and.w	r3, r3, #16
 8006066:	2b10      	cmp	r3, #16
 8006068:	d0f0      	beq.n	800604c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	00030d40 	.word	0x00030d40

0800607c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	460b      	mov	r3, r1
 8006086:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	68f9      	ldr	r1, [r7, #12]
 8006098:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800609c:	4313      	orrs	r3, r2
 800609e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr

080060ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b085      	sub	sp, #20
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80060c8:	f023 0303 	bic.w	r3, r3, #3
 80060cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80060dc:	f043 0302 	orr.w	r3, r3, #2
 80060e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	695b      	ldr	r3, [r3, #20]
 80060fc:	f003 0301 	and.w	r3, r3, #1
}
 8006100:	4618      	mov	r0, r3
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006114:	2300      	movs	r3, #0
 8006116:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	3301      	adds	r3, #1
 800611c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4a13      	ldr	r2, [pc, #76]	; (8006170 <USB_CoreReset+0x64>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d901      	bls.n	800612a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e01b      	b.n	8006162 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	daf2      	bge.n	8006118 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f043 0201 	orr.w	r2, r3, #1
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	3301      	adds	r3, #1
 8006146:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4a09      	ldr	r2, [pc, #36]	; (8006170 <USB_CoreReset+0x64>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d901      	bls.n	8006154 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e006      	b.n	8006162 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	2b01      	cmp	r3, #1
 800615e:	d0f0      	beq.n	8006142 <USB_CoreReset+0x36>

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	00030d40 	.word	0x00030d40

08006174 <filtlength>:
    0.000000449585560,
    0.000001278766757,
    -0.000001509740857,
    0.0};

int filtlength(const char* name) {
 8006174:	b580      	push	{r7, lr}
 8006176:	b086      	sub	sp, #24
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
    int len = strlen(name);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7fa f8bf 	bl	8000300 <strlen>
 8006182:	4603      	mov	r3, r0
 8006184:	613b      	str	r3, [r7, #16]
    int i = 0;
 8006186:	2300      	movs	r3, #0
 8006188:	617b      	str	r3, [r7, #20]
    char *new_str = NULL;
 800618a:	2300      	movs	r3, #0
 800618c:	60fb      	str	r3, [r7, #12]
    int N = 0;
 800618e:	2300      	movs	r3, #0
 8006190:	60bb      	str	r3, [r7, #8]
	if (!strcmp(name,"haar") || !strcmp(name,"db1")) {
 8006192:	49a1      	ldr	r1, [pc, #644]	; (8006418 <filtlength+0x2a4>)
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7fa f853 	bl	8000240 <strcmp>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d006      	beq.n	80061ae <filtlength+0x3a>
 80061a0:	499e      	ldr	r1, [pc, #632]	; (800641c <filtlength+0x2a8>)
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7fa f84c 	bl	8000240 <strcmp>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <filtlength+0x3e>
		return 2;
 80061ae:	2302      	movs	r3, #2
 80061b0:	e206      	b.n	80065c0 <filtlength+0x44c>
	}
    else if (len > 2 && strstr(name, "db") != NULL)
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	2b02      	cmp	r3, #2
 80061b6:	dd33      	ble.n	8006220 <filtlength+0xac>
 80061b8:	4999      	ldr	r1, [pc, #612]	; (8006420 <filtlength+0x2ac>)
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f005 f8ac 	bl	800b318 <strstr>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d02c      	beq.n	8006220 <filtlength+0xac>
    {
        new_str = (char*)malloc(sizeof(char)*(len-2 + 1));
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	3b01      	subs	r3, #1
 80061ca:	4618      	mov	r0, r3
 80061cc:	f003 fe3c 	bl	8009e48 <malloc>
 80061d0:	4603      	mov	r3, r0
 80061d2:	60fb      	str	r3, [r7, #12]
        for (i = 2; i < len + 1; i++)
 80061d4:	2302      	movs	r3, #2
 80061d6:	617b      	str	r3, [r7, #20]
 80061d8:	e00b      	b.n	80061f2 <filtlength+0x7e>
            new_str[i - 2] = name[i];
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	441a      	add	r2, r3
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	3b02      	subs	r3, #2
 80061e4:	68f9      	ldr	r1, [r7, #12]
 80061e6:	440b      	add	r3, r1
 80061e8:	7812      	ldrb	r2, [r2, #0]
 80061ea:	701a      	strb	r2, [r3, #0]
        for (i = 2; i < len + 1; i++)
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	3301      	adds	r3, #1
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	429a      	cmp	r2, r3
 80061f8:	daef      	bge.n	80061da <filtlength+0x66>

        N = atoi(new_str);
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f003 fdf8 	bl	8009df0 <atoi>
 8006200:	60b8      	str	r0, [r7, #8]
        free(new_str);
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f003 fe28 	bl	8009e58 <free>
        if (N>38)
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b26      	cmp	r3, #38	; 0x26
 800620c:	dd05      	ble.n	800621a <filtlength+0xa6>
        {
            printf("\n Filter Not in Database \n");
 800620e:	4885      	ldr	r0, [pc, #532]	; (8006424 <filtlength+0x2b0>)
 8006210:	f004 fecc 	bl	800afac <puts>
            return -1;
 8006214:	f04f 33ff 	mov.w	r3, #4294967295
 8006218:	e1d2      	b.n	80065c0 <filtlength+0x44c>
        }

        return N * 2;
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	e1cf      	b.n	80065c0 <filtlength+0x44c>
    }
	else if (!strcmp(name,"bior1.1")){
 8006220:	4981      	ldr	r1, [pc, #516]	; (8006428 <filtlength+0x2b4>)
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7fa f80c 	bl	8000240 <strcmp>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <filtlength+0xbe>
		return 2;
 800622e:	2302      	movs	r3, #2
 8006230:	e1c6      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior1.3")){
 8006232:	497e      	ldr	r1, [pc, #504]	; (800642c <filtlength+0x2b8>)
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7fa f803 	bl	8000240 <strcmp>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <filtlength+0xd0>
		return 6;
 8006240:	2306      	movs	r3, #6
 8006242:	e1bd      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior1.5")){
 8006244:	497a      	ldr	r1, [pc, #488]	; (8006430 <filtlength+0x2bc>)
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7f9 fffa 	bl	8000240 <strcmp>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <filtlength+0xe2>
		return 10;
 8006252:	230a      	movs	r3, #10
 8006254:	e1b4      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior2.2")){
 8006256:	4977      	ldr	r1, [pc, #476]	; (8006434 <filtlength+0x2c0>)
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7f9 fff1 	bl	8000240 <strcmp>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d101      	bne.n	8006268 <filtlength+0xf4>
		return 6;
 8006264:	2306      	movs	r3, #6
 8006266:	e1ab      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior2.4")){
 8006268:	4973      	ldr	r1, [pc, #460]	; (8006438 <filtlength+0x2c4>)
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7f9 ffe8 	bl	8000240 <strcmp>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <filtlength+0x106>
		return 10;
 8006276:	230a      	movs	r3, #10
 8006278:	e1a2      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior2.6")){
 800627a:	4970      	ldr	r1, [pc, #448]	; (800643c <filtlength+0x2c8>)
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f7f9 ffdf 	bl	8000240 <strcmp>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <filtlength+0x118>
		return 14;
 8006288:	230e      	movs	r3, #14
 800628a:	e199      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior2.8")){
 800628c:	496c      	ldr	r1, [pc, #432]	; (8006440 <filtlength+0x2cc>)
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7f9 ffd6 	bl	8000240 <strcmp>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d101      	bne.n	800629e <filtlength+0x12a>
		return 18;
 800629a:	2312      	movs	r3, #18
 800629c:	e190      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior3.1")){
 800629e:	4969      	ldr	r1, [pc, #420]	; (8006444 <filtlength+0x2d0>)
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7f9 ffcd 	bl	8000240 <strcmp>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d101      	bne.n	80062b0 <filtlength+0x13c>
		return 4;
 80062ac:	2304      	movs	r3, #4
 80062ae:	e187      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior3.3")){
 80062b0:	4965      	ldr	r1, [pc, #404]	; (8006448 <filtlength+0x2d4>)
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7f9 ffc4 	bl	8000240 <strcmp>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <filtlength+0x14e>
		return 8;
 80062be:	2308      	movs	r3, #8
 80062c0:	e17e      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior3.5")){
 80062c2:	4962      	ldr	r1, [pc, #392]	; (800644c <filtlength+0x2d8>)
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f7f9 ffbb 	bl	8000240 <strcmp>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <filtlength+0x160>
		return 12;
 80062d0:	230c      	movs	r3, #12
 80062d2:	e175      	b.n	80065c0 <filtlength+0x44c>
	}

	else if (!strcmp(name,"bior3.7")){
 80062d4:	495e      	ldr	r1, [pc, #376]	; (8006450 <filtlength+0x2dc>)
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7f9 ffb2 	bl	8000240 <strcmp>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <filtlength+0x172>
		return 16;
 80062e2:	2310      	movs	r3, #16
 80062e4:	e16c      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior3.9")){
 80062e6:	495b      	ldr	r1, [pc, #364]	; (8006454 <filtlength+0x2e0>)
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7f9 ffa9 	bl	8000240 <strcmp>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <filtlength+0x184>
		return 20;
 80062f4:	2314      	movs	r3, #20
 80062f6:	e163      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior4.4")){
 80062f8:	4957      	ldr	r1, [pc, #348]	; (8006458 <filtlength+0x2e4>)
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7f9 ffa0 	bl	8000240 <strcmp>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <filtlength+0x196>
		return 10;
 8006306:	230a      	movs	r3, #10
 8006308:	e15a      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior5.5")){
 800630a:	4954      	ldr	r1, [pc, #336]	; (800645c <filtlength+0x2e8>)
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7f9 ff97 	bl	8000240 <strcmp>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d101      	bne.n	800631c <filtlength+0x1a8>
		return 12;
 8006318:	230c      	movs	r3, #12
 800631a:	e151      	b.n	80065c0 <filtlength+0x44c>
	}
	else if (!strcmp(name,"bior6.8")){
 800631c:	4950      	ldr	r1, [pc, #320]	; (8006460 <filtlength+0x2ec>)
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7f9 ff8e 	bl	8000240 <strcmp>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d101      	bne.n	800632e <filtlength+0x1ba>
		return 18;
 800632a:	2312      	movs	r3, #18
 800632c:	e148      	b.n	80065c0 <filtlength+0x44c>
	}
    else if (!strcmp(name, "rbior1.1")){
 800632e:	494d      	ldr	r1, [pc, #308]	; (8006464 <filtlength+0x2f0>)
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7f9 ff85 	bl	8000240 <strcmp>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <filtlength+0x1cc>
        return 2;
 800633c:	2302      	movs	r3, #2
 800633e:	e13f      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior1.3")){
 8006340:	4949      	ldr	r1, [pc, #292]	; (8006468 <filtlength+0x2f4>)
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7f9 ff7c 	bl	8000240 <strcmp>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d101      	bne.n	8006352 <filtlength+0x1de>
        return 6;
 800634e:	2306      	movs	r3, #6
 8006350:	e136      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior1.5")){
 8006352:	4946      	ldr	r1, [pc, #280]	; (800646c <filtlength+0x2f8>)
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f7f9 ff73 	bl	8000240 <strcmp>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <filtlength+0x1f0>
        return 10;
 8006360:	230a      	movs	r3, #10
 8006362:	e12d      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior2.2")){
 8006364:	4942      	ldr	r1, [pc, #264]	; (8006470 <filtlength+0x2fc>)
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7f9 ff6a 	bl	8000240 <strcmp>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <filtlength+0x202>
        return 6;
 8006372:	2306      	movs	r3, #6
 8006374:	e124      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior2.4")){
 8006376:	493f      	ldr	r1, [pc, #252]	; (8006474 <filtlength+0x300>)
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7f9 ff61 	bl	8000240 <strcmp>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d101      	bne.n	8006388 <filtlength+0x214>
        return 10;
 8006384:	230a      	movs	r3, #10
 8006386:	e11b      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior2.6")){
 8006388:	493b      	ldr	r1, [pc, #236]	; (8006478 <filtlength+0x304>)
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7f9 ff58 	bl	8000240 <strcmp>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <filtlength+0x226>
        return 14;
 8006396:	230e      	movs	r3, #14
 8006398:	e112      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior2.8")){
 800639a:	4938      	ldr	r1, [pc, #224]	; (800647c <filtlength+0x308>)
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7f9 ff4f 	bl	8000240 <strcmp>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d101      	bne.n	80063ac <filtlength+0x238>
        return 18;
 80063a8:	2312      	movs	r3, #18
 80063aa:	e109      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior3.1")){
 80063ac:	4934      	ldr	r1, [pc, #208]	; (8006480 <filtlength+0x30c>)
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7f9 ff46 	bl	8000240 <strcmp>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <filtlength+0x24a>
        return 4;
 80063ba:	2304      	movs	r3, #4
 80063bc:	e100      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior3.3")){
 80063be:	4931      	ldr	r1, [pc, #196]	; (8006484 <filtlength+0x310>)
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7f9 ff3d 	bl	8000240 <strcmp>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d101      	bne.n	80063d0 <filtlength+0x25c>
        return 8;
 80063cc:	2308      	movs	r3, #8
 80063ce:	e0f7      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior3.5")){
 80063d0:	492d      	ldr	r1, [pc, #180]	; (8006488 <filtlength+0x314>)
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7f9 ff34 	bl	8000240 <strcmp>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <filtlength+0x26e>
        return 12;
 80063de:	230c      	movs	r3, #12
 80063e0:	e0ee      	b.n	80065c0 <filtlength+0x44c>
    }

    else if (!strcmp(name, "rbior3.7")){
 80063e2:	492a      	ldr	r1, [pc, #168]	; (800648c <filtlength+0x318>)
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7f9 ff2b 	bl	8000240 <strcmp>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <filtlength+0x280>
        return 16;
 80063f0:	2310      	movs	r3, #16
 80063f2:	e0e5      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior3.9")){
 80063f4:	4926      	ldr	r1, [pc, #152]	; (8006490 <filtlength+0x31c>)
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f7f9 ff22 	bl	8000240 <strcmp>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <filtlength+0x292>
        return 20;
 8006402:	2314      	movs	r3, #20
 8006404:	e0dc      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior4.4")){
 8006406:	4923      	ldr	r1, [pc, #140]	; (8006494 <filtlength+0x320>)
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7f9 ff19 	bl	8000240 <strcmp>
 800640e:	4603      	mov	r3, r0
 8006410:	2b00      	cmp	r3, #0
 8006412:	d141      	bne.n	8006498 <filtlength+0x324>
        return 10;
 8006414:	230a      	movs	r3, #10
 8006416:	e0d3      	b.n	80065c0 <filtlength+0x44c>
 8006418:	0800f124 	.word	0x0800f124
 800641c:	0800f12c 	.word	0x0800f12c
 8006420:	0800f130 	.word	0x0800f130
 8006424:	0800f134 	.word	0x0800f134
 8006428:	0800f150 	.word	0x0800f150
 800642c:	0800f158 	.word	0x0800f158
 8006430:	0800f160 	.word	0x0800f160
 8006434:	0800f168 	.word	0x0800f168
 8006438:	0800f170 	.word	0x0800f170
 800643c:	0800f178 	.word	0x0800f178
 8006440:	0800f180 	.word	0x0800f180
 8006444:	0800f188 	.word	0x0800f188
 8006448:	0800f190 	.word	0x0800f190
 800644c:	0800f198 	.word	0x0800f198
 8006450:	0800f1a0 	.word	0x0800f1a0
 8006454:	0800f1a8 	.word	0x0800f1a8
 8006458:	0800f1b0 	.word	0x0800f1b0
 800645c:	0800f1b8 	.word	0x0800f1b8
 8006460:	0800f1c0 	.word	0x0800f1c0
 8006464:	0800f1c8 	.word	0x0800f1c8
 8006468:	0800f1d4 	.word	0x0800f1d4
 800646c:	0800f1e0 	.word	0x0800f1e0
 8006470:	0800f1ec 	.word	0x0800f1ec
 8006474:	0800f1f8 	.word	0x0800f1f8
 8006478:	0800f204 	.word	0x0800f204
 800647c:	0800f210 	.word	0x0800f210
 8006480:	0800f21c 	.word	0x0800f21c
 8006484:	0800f228 	.word	0x0800f228
 8006488:	0800f234 	.word	0x0800f234
 800648c:	0800f240 	.word	0x0800f240
 8006490:	0800f24c 	.word	0x0800f24c
 8006494:	0800f258 	.word	0x0800f258
    }
    else if (!strcmp(name, "rbior5.5")){
 8006498:	494b      	ldr	r1, [pc, #300]	; (80065c8 <filtlength+0x454>)
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f7f9 fed0 	bl	8000240 <strcmp>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <filtlength+0x336>
        return 12;
 80064a6:	230c      	movs	r3, #12
 80064a8:	e08a      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "rbior6.8")){
 80064aa:	4948      	ldr	r1, [pc, #288]	; (80065cc <filtlength+0x458>)
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7f9 fec7 	bl	8000240 <strcmp>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <filtlength+0x348>
        return 18;
 80064b8:	2312      	movs	r3, #18
 80064ba:	e081      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (len > 4 && strstr(name, "coif") != NULL)
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b04      	cmp	r3, #4
 80064c0:	dd36      	ble.n	8006530 <filtlength+0x3bc>
 80064c2:	4943      	ldr	r1, [pc, #268]	; (80065d0 <filtlength+0x45c>)
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f004 ff27 	bl	800b318 <strstr>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d02f      	beq.n	8006530 <filtlength+0x3bc>
    {
        new_str = (char*)malloc(sizeof(char)*(len - 4 + 1));
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	3b03      	subs	r3, #3
 80064d4:	4618      	mov	r0, r3
 80064d6:	f003 fcb7 	bl	8009e48 <malloc>
 80064da:	4603      	mov	r3, r0
 80064dc:	60fb      	str	r3, [r7, #12]
        for (i = 4; i < len + 1; i++)
 80064de:	2304      	movs	r3, #4
 80064e0:	617b      	str	r3, [r7, #20]
 80064e2:	e00b      	b.n	80064fc <filtlength+0x388>
            new_str[i - 4] = name[i];
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	441a      	add	r2, r3
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	3b04      	subs	r3, #4
 80064ee:	68f9      	ldr	r1, [r7, #12]
 80064f0:	440b      	add	r3, r1
 80064f2:	7812      	ldrb	r2, [r2, #0]
 80064f4:	701a      	strb	r2, [r3, #0]
        for (i = 4; i < len + 1; i++)
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	3301      	adds	r3, #1
 80064fa:	617b      	str	r3, [r7, #20]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	429a      	cmp	r2, r3
 8006502:	daef      	bge.n	80064e4 <filtlength+0x370>

        N = atoi(new_str);
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f003 fc73 	bl	8009df0 <atoi>
 800650a:	60b8      	str	r0, [r7, #8]
        free(new_str);
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f003 fca3 	bl	8009e58 <free>
        if (N>17)
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	2b11      	cmp	r3, #17
 8006516:	dd05      	ble.n	8006524 <filtlength+0x3b0>
        {
            printf("\n Filter Not in Database \n");
 8006518:	482e      	ldr	r0, [pc, #184]	; (80065d4 <filtlength+0x460>)
 800651a:	f004 fd47 	bl	800afac <puts>
            return -1;
 800651e:	f04f 33ff 	mov.w	r3, #4294967295
 8006522:	e04d      	b.n	80065c0 <filtlength+0x44c>
        }

        return N * 6;
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	4413      	add	r3, r2
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	e047      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (len > 3 && strstr(name, "sym") != NULL)
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	2b03      	cmp	r3, #3
 8006534:	dd36      	ble.n	80065a4 <filtlength+0x430>
 8006536:	4928      	ldr	r1, [pc, #160]	; (80065d8 <filtlength+0x464>)
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f004 feed 	bl	800b318 <strstr>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d02f      	beq.n	80065a4 <filtlength+0x430>
    {
        new_str = (char*)malloc(sizeof(char)*(len - 3 + 1));
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	3b02      	subs	r3, #2
 8006548:	4618      	mov	r0, r3
 800654a:	f003 fc7d 	bl	8009e48 <malloc>
 800654e:	4603      	mov	r3, r0
 8006550:	60fb      	str	r3, [r7, #12]
        for (i = 3; i < len + 1; i++)
 8006552:	2303      	movs	r3, #3
 8006554:	617b      	str	r3, [r7, #20]
 8006556:	e00b      	b.n	8006570 <filtlength+0x3fc>
            new_str[i - 3] = name[i];
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	441a      	add	r2, r3
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	3b03      	subs	r3, #3
 8006562:	68f9      	ldr	r1, [r7, #12]
 8006564:	440b      	add	r3, r1
 8006566:	7812      	ldrb	r2, [r2, #0]
 8006568:	701a      	strb	r2, [r3, #0]
        for (i = 3; i < len + 1; i++)
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	3301      	adds	r3, #1
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	429a      	cmp	r2, r3
 8006576:	daef      	bge.n	8006558 <filtlength+0x3e4>

        N = atoi(new_str);
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f003 fc39 	bl	8009df0 <atoi>
 800657e:	60b8      	str	r0, [r7, #8]
        free(new_str);
 8006580:	68f8      	ldr	r0, [r7, #12]
 8006582:	f003 fc69 	bl	8009e58 <free>
        if (N>20 || N < 2)
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b14      	cmp	r3, #20
 800658a:	dc02      	bgt.n	8006592 <filtlength+0x41e>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b01      	cmp	r3, #1
 8006590:	dc05      	bgt.n	800659e <filtlength+0x42a>
        {
            printf("\n Filter Not in Database \n");
 8006592:	4810      	ldr	r0, [pc, #64]	; (80065d4 <filtlength+0x460>)
 8006594:	f004 fd0a 	bl	800afac <puts>
            return -1;
 8006598:	f04f 33ff 	mov.w	r3, #4294967295
 800659c:	e010      	b.n	80065c0 <filtlength+0x44c>
        }

        return N * 2;
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	005b      	lsls	r3, r3, #1
 80065a2:	e00d      	b.n	80065c0 <filtlength+0x44c>
    }
    else if (!strcmp(name, "meyer")){
 80065a4:	490d      	ldr	r1, [pc, #52]	; (80065dc <filtlength+0x468>)
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f7f9 fe4a 	bl	8000240 <strcmp>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <filtlength+0x442>
        return 102;
 80065b2:	2366      	movs	r3, #102	; 0x66
 80065b4:	e004      	b.n	80065c0 <filtlength+0x44c>
    }
	else {
		printf("\n Filter Not in Database \n");
 80065b6:	4807      	ldr	r0, [pc, #28]	; (80065d4 <filtlength+0x460>)
 80065b8:	f004 fcf8 	bl	800afac <puts>
		return -1;
 80065bc:	f04f 33ff 	mov.w	r3, #4294967295
	}

}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	0800f264 	.word	0x0800f264
 80065cc:	0800f270 	.word	0x0800f270
 80065d0:	0800f27c 	.word	0x0800f27c
 80065d4:	0800f134 	.word	0x0800f134
 80065d8:	0800f284 	.word	0x0800f284
 80065dc:	0800f288 	.word	0x0800f288

080065e0 <copy_reverse>:

void copy_reverse(const double *in, int N,double *out)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
    int count = 0;
 80065ec:	2300      	movs	r3, #0
 80065ee:	617b      	str	r3, [r7, #20]
    for (count = 0; count < N; count++)
 80065f0:	2300      	movs	r3, #0
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	e014      	b.n	8006620 <copy_reverse+0x40>
        out[count] = in[N - count - 1];
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	461a      	mov	r2, r3
 80065fe:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8006602:	4413      	add	r3, r2
 8006604:	00db      	lsls	r3, r3, #3
 8006606:	68fa      	ldr	r2, [r7, #12]
 8006608:	4413      	add	r3, r2
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	00d2      	lsls	r2, r2, #3
 800660e:	6879      	ldr	r1, [r7, #4]
 8006610:	4411      	add	r1, r2
 8006612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006616:	e9c1 2300 	strd	r2, r3, [r1]
    for (count = 0; count < N; count++)
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	3301      	adds	r3, #1
 800661e:	617b      	str	r3, [r7, #20]
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	429a      	cmp	r2, r3
 8006626:	dbe6      	blt.n	80065f6 <copy_reverse+0x16>
}
 8006628:	bf00      	nop
 800662a:	bf00      	nop
 800662c:	371c      	adds	r7, #28
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr

08006636 <qmf_wrev>:

void qmf_wrev(const double *in, int N, double *out)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b086      	sub	sp, #24
 800663a:	af00      	add	r7, sp, #0
 800663c:	60f8      	str	r0, [r7, #12]
 800663e:	60b9      	str	r1, [r7, #8]
 8006640:	607a      	str	r2, [r7, #4]
    double *sigOutTemp;
    sigOutTemp = (double*)malloc(N*sizeof(double));
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	4618      	mov	r0, r3
 8006648:	f003 fbfe 	bl	8009e48 <malloc>
 800664c:	4603      	mov	r3, r0
 800664e:	617b      	str	r3, [r7, #20]

    qmf_even(in, N, sigOutTemp);
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	68b9      	ldr	r1, [r7, #8]
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 f80c 	bl	8006672 <qmf_even>
    copy_reverse(sigOutTemp, N, out);
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	68b9      	ldr	r1, [r7, #8]
 800665e:	6978      	ldr	r0, [r7, #20]
 8006660:	f7ff ffbe 	bl	80065e0 <copy_reverse>

    free(sigOutTemp);
 8006664:	6978      	ldr	r0, [r7, #20]
 8006666:	f003 fbf7 	bl	8009e58 <free>
    return;
 800666a:	bf00      	nop
}
 800666c:	3718      	adds	r7, #24
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <qmf_even>:

void qmf_even(const double *in, int N,double *out)
{
 8006672:	b480      	push	{r7}
 8006674:	b087      	sub	sp, #28
 8006676:	af00      	add	r7, sp, #0
 8006678:	60f8      	str	r0, [r7, #12]
 800667a:	60b9      	str	r1, [r7, #8]
 800667c:	607a      	str	r2, [r7, #4]
    int count = 0;
 800667e:	2300      	movs	r3, #0
 8006680:	617b      	str	r3, [r7, #20]
    for (count = 0; count < N; count++)
 8006682:	2300      	movs	r3, #0
 8006684:	617b      	str	r3, [r7, #20]
 8006686:	e027      	b.n	80066d8 <qmf_even+0x66>
    {
        out[count] = in[N - count - 1];
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	1ad3      	subs	r3, r2, r3
 800668e:	461a      	mov	r2, r3
 8006690:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8006694:	4413      	add	r3, r2
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	4413      	add	r3, r2
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	00d2      	lsls	r2, r2, #3
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	4411      	add	r1, r2
 80066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a8:	e9c1 2300 	strd	r2, r3, [r1]
        if (count % 2 != 0)
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00d      	beq.n	80066d2 <qmf_even+0x60>
        {
            out[count] = -1 * out[count];
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4413      	add	r3, r2
 80066be:	ed93 7b00 	vldr	d7, [r3]
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	4413      	add	r3, r2
 80066ca:	eeb1 7b47 	vneg.f64	d7, d7
 80066ce:	ed83 7b00 	vstr	d7, [r3]
    for (count = 0; count < N; count++)
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	3301      	adds	r3, #1
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	429a      	cmp	r2, r3
 80066de:	dbd3      	blt.n	8006688 <qmf_even+0x16>
        }
    }
}
 80066e0:	bf00      	nop
 80066e2:	bf00      	nop
 80066e4:	371c      	adds	r7, #28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <copy>:
void copy(const double *in, int N, double *out)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b087      	sub	sp, #28
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	60b9      	str	r1, [r7, #8]
 80066f8:	607a      	str	r2, [r7, #4]
    int count = 0;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]
    for (count = 0; count < N; count++)
 80066fe:	2300      	movs	r3, #0
 8006700:	617b      	str	r3, [r7, #20]
 8006702:	e00e      	b.n	8006722 <copy+0x34>
        out[count] = in[count];
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	4413      	add	r3, r2
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	00d2      	lsls	r2, r2, #3
 8006710:	6879      	ldr	r1, [r7, #4]
 8006712:	4411      	add	r1, r2
 8006714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006718:	e9c1 2300 	strd	r2, r3, [r1]
    for (count = 0; count < N; count++)
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	3301      	adds	r3, #1
 8006720:	617b      	str	r3, [r7, #20]
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	429a      	cmp	r2, r3
 8006728:	dbec      	blt.n	8006704 <copy+0x16>
}
 800672a:	bf00      	nop
 800672c:	bf00      	nop
 800672e:	371c      	adds	r7, #28
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <filtcoef>:

int filtcoef(const char* name, double *lp1, double *hp1, double *lp2, double *hp2) {
 8006738:	b580      	push	{r7, lr}
 800673a:	b098      	sub	sp, #96	; 0x60
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
 8006744:	603b      	str	r3, [r7, #0]
    int i = 0; 
 8006746:	2300      	movs	r3, #0
 8006748:	65fb      	str	r3, [r7, #92]	; 0x5c
    int N = filtlength(name);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f7ff fd12 	bl	8006174 <filtlength>
 8006750:	65b8      	str	r0, [r7, #88]	; 0x58
	if (!strcmp(name,"haar") || !strcmp(name,"db1")) {
 8006752:	4999      	ldr	r1, [pc, #612]	; (80069b8 <filtcoef+0x280>)
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f7f9 fd73 	bl	8000240 <strcmp>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d006      	beq.n	800676e <filtcoef+0x36>
 8006760:	4996      	ldr	r1, [pc, #600]	; (80069bc <filtcoef+0x284>)
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7f9 fd6c 	bl	8000240 <strcmp>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d116      	bne.n	800679c <filtcoef+0x64>
        copy_reverse(db1, N, lp1);
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006772:	4893      	ldr	r0, [pc, #588]	; (80069c0 <filtcoef+0x288>)
 8006774:	f7ff ff34 	bl	80065e0 <copy_reverse>
        qmf_wrev(db1, N, hp1);
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800677c:	4890      	ldr	r0, [pc, #576]	; (80069c0 <filtcoef+0x288>)
 800677e:	f7ff ff5a 	bl	8006636 <qmf_wrev>
        copy(db1, N, lp2);
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006786:	488e      	ldr	r0, [pc, #568]	; (80069c0 <filtcoef+0x288>)
 8006788:	f7ff ffb1 	bl	80066ee <copy>
        qmf_even(db1, N, hp2);
 800678c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800678e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006790:	488b      	ldr	r0, [pc, #556]	; (80069c0 <filtcoef+0x288>)
 8006792:	f7ff ff6e 	bl	8006672 <qmf_even>

		return N;
 8006796:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006798:	f002 b8e6 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db2")){
 800679c:	4989      	ldr	r1, [pc, #548]	; (80069c4 <filtcoef+0x28c>)
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f7f9 fd4e 	bl	8000240 <strcmp>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d116      	bne.n	80067d8 <filtcoef+0xa0>
        copy_reverse(db2, N, lp1);
 80067aa:	68ba      	ldr	r2, [r7, #8]
 80067ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067ae:	4886      	ldr	r0, [pc, #536]	; (80069c8 <filtcoef+0x290>)
 80067b0:	f7ff ff16 	bl	80065e0 <copy_reverse>
        qmf_wrev(db2, N, hp1);
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067b8:	4883      	ldr	r0, [pc, #524]	; (80069c8 <filtcoef+0x290>)
 80067ba:	f7ff ff3c 	bl	8006636 <qmf_wrev>
        copy(db2, N, lp2);
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067c2:	4881      	ldr	r0, [pc, #516]	; (80069c8 <filtcoef+0x290>)
 80067c4:	f7ff ff93 	bl	80066ee <copy>
        qmf_even(db2, N, hp2);
 80067c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067cc:	487e      	ldr	r0, [pc, #504]	; (80069c8 <filtcoef+0x290>)
 80067ce:	f7ff ff50 	bl	8006672 <qmf_even>

        return N;
 80067d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80067d4:	f002 b8c8 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db3")){
 80067d8:	497c      	ldr	r1, [pc, #496]	; (80069cc <filtcoef+0x294>)
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f7f9 fd30 	bl	8000240 <strcmp>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d116      	bne.n	8006814 <filtcoef+0xdc>
        copy_reverse(db3, N, lp1);
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067ea:	4879      	ldr	r0, [pc, #484]	; (80069d0 <filtcoef+0x298>)
 80067ec:	f7ff fef8 	bl	80065e0 <copy_reverse>
        qmf_wrev(db3, N, hp1);
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067f4:	4876      	ldr	r0, [pc, #472]	; (80069d0 <filtcoef+0x298>)
 80067f6:	f7ff ff1e 	bl	8006636 <qmf_wrev>
        copy(db3, N, lp2);
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067fe:	4874      	ldr	r0, [pc, #464]	; (80069d0 <filtcoef+0x298>)
 8006800:	f7ff ff75 	bl	80066ee <copy>
        qmf_even(db3, N, hp2);
 8006804:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006806:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006808:	4871      	ldr	r0, [pc, #452]	; (80069d0 <filtcoef+0x298>)
 800680a:	f7ff ff32 	bl	8006672 <qmf_even>

        return N;
 800680e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006810:	f002 b8aa 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db4")){
 8006814:	496f      	ldr	r1, [pc, #444]	; (80069d4 <filtcoef+0x29c>)
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f7f9 fd12 	bl	8000240 <strcmp>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d116      	bne.n	8006850 <filtcoef+0x118>
        copy_reverse(db4, N, lp1);
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006826:	486c      	ldr	r0, [pc, #432]	; (80069d8 <filtcoef+0x2a0>)
 8006828:	f7ff feda 	bl	80065e0 <copy_reverse>
        qmf_wrev(db4, N, hp1);
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006830:	4869      	ldr	r0, [pc, #420]	; (80069d8 <filtcoef+0x2a0>)
 8006832:	f7ff ff00 	bl	8006636 <qmf_wrev>
        copy(db4, N, lp2);
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800683a:	4867      	ldr	r0, [pc, #412]	; (80069d8 <filtcoef+0x2a0>)
 800683c:	f7ff ff57 	bl	80066ee <copy>
        qmf_even(db4, N, hp2);
 8006840:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006842:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006844:	4864      	ldr	r0, [pc, #400]	; (80069d8 <filtcoef+0x2a0>)
 8006846:	f7ff ff14 	bl	8006672 <qmf_even>

        return N;
 800684a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800684c:	f002 b88c 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db5")){
 8006850:	4962      	ldr	r1, [pc, #392]	; (80069dc <filtcoef+0x2a4>)
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f7f9 fcf4 	bl	8000240 <strcmp>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d116      	bne.n	800688c <filtcoef+0x154>
        copy_reverse(db5, N, lp1);
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006862:	485f      	ldr	r0, [pc, #380]	; (80069e0 <filtcoef+0x2a8>)
 8006864:	f7ff febc 	bl	80065e0 <copy_reverse>
        qmf_wrev(db5, N, hp1);
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800686c:	485c      	ldr	r0, [pc, #368]	; (80069e0 <filtcoef+0x2a8>)
 800686e:	f7ff fee2 	bl	8006636 <qmf_wrev>
        copy(db5, N, lp2);
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006876:	485a      	ldr	r0, [pc, #360]	; (80069e0 <filtcoef+0x2a8>)
 8006878:	f7ff ff39 	bl	80066ee <copy>
        qmf_even(db5, N, hp2);
 800687c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800687e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006880:	4857      	ldr	r0, [pc, #348]	; (80069e0 <filtcoef+0x2a8>)
 8006882:	f7ff fef6 	bl	8006672 <qmf_even>

        return N;
 8006886:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006888:	f002 b86e 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db6")){
 800688c:	4955      	ldr	r1, [pc, #340]	; (80069e4 <filtcoef+0x2ac>)
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f7f9 fcd6 	bl	8000240 <strcmp>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d116      	bne.n	80068c8 <filtcoef+0x190>
        copy_reverse(db6, N, lp1);
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800689e:	4852      	ldr	r0, [pc, #328]	; (80069e8 <filtcoef+0x2b0>)
 80068a0:	f7ff fe9e 	bl	80065e0 <copy_reverse>
        qmf_wrev(db6, N, hp1);
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068a8:	484f      	ldr	r0, [pc, #316]	; (80069e8 <filtcoef+0x2b0>)
 80068aa:	f7ff fec4 	bl	8006636 <qmf_wrev>
        copy(db6, N, lp2);
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068b2:	484d      	ldr	r0, [pc, #308]	; (80069e8 <filtcoef+0x2b0>)
 80068b4:	f7ff ff1b 	bl	80066ee <copy>
        qmf_even(db6, N, hp2);
 80068b8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80068ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068bc:	484a      	ldr	r0, [pc, #296]	; (80069e8 <filtcoef+0x2b0>)
 80068be:	f7ff fed8 	bl	8006672 <qmf_even>

        return N;
 80068c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068c4:	f002 b850 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db7")){
 80068c8:	4948      	ldr	r1, [pc, #288]	; (80069ec <filtcoef+0x2b4>)
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f7f9 fcb8 	bl	8000240 <strcmp>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d116      	bne.n	8006904 <filtcoef+0x1cc>
        copy_reverse(db7, N, lp1);
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068da:	4845      	ldr	r0, [pc, #276]	; (80069f0 <filtcoef+0x2b8>)
 80068dc:	f7ff fe80 	bl	80065e0 <copy_reverse>
        qmf_wrev(db7, N, hp1);
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068e4:	4842      	ldr	r0, [pc, #264]	; (80069f0 <filtcoef+0x2b8>)
 80068e6:	f7ff fea6 	bl	8006636 <qmf_wrev>
        copy(db7, N, lp2);
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068ee:	4840      	ldr	r0, [pc, #256]	; (80069f0 <filtcoef+0x2b8>)
 80068f0:	f7ff fefd 	bl	80066ee <copy>
        qmf_even(db7, N, hp2);
 80068f4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80068f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80068f8:	483d      	ldr	r0, [pc, #244]	; (80069f0 <filtcoef+0x2b8>)
 80068fa:	f7ff feba 	bl	8006672 <qmf_even>

        return N;
 80068fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006900:	f002 b832 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db8")){
 8006904:	493b      	ldr	r1, [pc, #236]	; (80069f4 <filtcoef+0x2bc>)
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f7f9 fc9a 	bl	8000240 <strcmp>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d116      	bne.n	8006940 <filtcoef+0x208>
        copy_reverse(db8, N, lp1);
 8006912:	68ba      	ldr	r2, [r7, #8]
 8006914:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006916:	4838      	ldr	r0, [pc, #224]	; (80069f8 <filtcoef+0x2c0>)
 8006918:	f7ff fe62 	bl	80065e0 <copy_reverse>
        qmf_wrev(db8, N, hp1);
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006920:	4835      	ldr	r0, [pc, #212]	; (80069f8 <filtcoef+0x2c0>)
 8006922:	f7ff fe88 	bl	8006636 <qmf_wrev>
        copy(db8, N, lp2);
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800692a:	4833      	ldr	r0, [pc, #204]	; (80069f8 <filtcoef+0x2c0>)
 800692c:	f7ff fedf 	bl	80066ee <copy>
        qmf_even(db8, N, hp2);
 8006930:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006932:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006934:	4830      	ldr	r0, [pc, #192]	; (80069f8 <filtcoef+0x2c0>)
 8006936:	f7ff fe9c 	bl	8006672 <qmf_even>

        return N;
 800693a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800693c:	f002 b814 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db9")){
 8006940:	492e      	ldr	r1, [pc, #184]	; (80069fc <filtcoef+0x2c4>)
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f7f9 fc7c 	bl	8000240 <strcmp>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d116      	bne.n	800697c <filtcoef+0x244>
        copy_reverse(db9, N, lp1);
 800694e:	68ba      	ldr	r2, [r7, #8]
 8006950:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006952:	482b      	ldr	r0, [pc, #172]	; (8006a00 <filtcoef+0x2c8>)
 8006954:	f7ff fe44 	bl	80065e0 <copy_reverse>
        qmf_wrev(db9, N, hp1);
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800695c:	4828      	ldr	r0, [pc, #160]	; (8006a00 <filtcoef+0x2c8>)
 800695e:	f7ff fe6a 	bl	8006636 <qmf_wrev>
        copy(db9, N, lp2);
 8006962:	683a      	ldr	r2, [r7, #0]
 8006964:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006966:	4826      	ldr	r0, [pc, #152]	; (8006a00 <filtcoef+0x2c8>)
 8006968:	f7ff fec1 	bl	80066ee <copy>
        qmf_even(db9, N, hp2);
 800696c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800696e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006970:	4823      	ldr	r0, [pc, #140]	; (8006a00 <filtcoef+0x2c8>)
 8006972:	f7ff fe7e 	bl	8006672 <qmf_even>

        return N;
 8006976:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006978:	f001 bff6 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"db10")){
 800697c:	4921      	ldr	r1, [pc, #132]	; (8006a04 <filtcoef+0x2cc>)
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f7f9 fc5e 	bl	8000240 <strcmp>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d140      	bne.n	8006a0c <filtcoef+0x2d4>
        copy_reverse(db10, N, lp1);
 800698a:	68ba      	ldr	r2, [r7, #8]
 800698c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800698e:	481e      	ldr	r0, [pc, #120]	; (8006a08 <filtcoef+0x2d0>)
 8006990:	f7ff fe26 	bl	80065e0 <copy_reverse>
        qmf_wrev(db10, N, hp1);
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006998:	481b      	ldr	r0, [pc, #108]	; (8006a08 <filtcoef+0x2d0>)
 800699a:	f7ff fe4c 	bl	8006636 <qmf_wrev>
        copy(db10, N, lp2);
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80069a2:	4819      	ldr	r0, [pc, #100]	; (8006a08 <filtcoef+0x2d0>)
 80069a4:	f7ff fea3 	bl	80066ee <copy>
        qmf_even(db10, N, hp2);
 80069a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80069aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80069ac:	4816      	ldr	r0, [pc, #88]	; (8006a08 <filtcoef+0x2d0>)
 80069ae:	f7ff fe60 	bl	8006672 <qmf_even>

        return N;
 80069b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80069b4:	f001 bfd8 	b.w	8008968 <filtcoef+0x2230>
 80069b8:	0800f124 	.word	0x0800f124
 80069bc:	0800f12c 	.word	0x0800f12c
 80069c0:	08010278 	.word	0x08010278
 80069c4:	0800f290 	.word	0x0800f290
 80069c8:	08010288 	.word	0x08010288
 80069cc:	0800f294 	.word	0x0800f294
 80069d0:	080102a8 	.word	0x080102a8
 80069d4:	0800f298 	.word	0x0800f298
 80069d8:	080102d8 	.word	0x080102d8
 80069dc:	0800f29c 	.word	0x0800f29c
 80069e0:	08010318 	.word	0x08010318
 80069e4:	0800f2a0 	.word	0x0800f2a0
 80069e8:	08010368 	.word	0x08010368
 80069ec:	0800f2a4 	.word	0x0800f2a4
 80069f0:	080103c8 	.word	0x080103c8
 80069f4:	0800f2a8 	.word	0x0800f2a8
 80069f8:	08010438 	.word	0x08010438
 80069fc:	0800f2ac 	.word	0x0800f2ac
 8006a00:	080104b8 	.word	0x080104b8
 8006a04:	0800f2b0 	.word	0x0800f2b0
 8006a08:	08010548 	.word	0x08010548
	}

	else if (!strcmp(name,"db11")){
 8006a0c:	4995      	ldr	r1, [pc, #596]	; (8006c64 <filtcoef+0x52c>)
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f7f9 fc16 	bl	8000240 <strcmp>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d116      	bne.n	8006a48 <filtcoef+0x310>
        copy_reverse(db11, N, lp1);
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a1e:	4892      	ldr	r0, [pc, #584]	; (8006c68 <filtcoef+0x530>)
 8006a20:	f7ff fdde 	bl	80065e0 <copy_reverse>
        qmf_wrev(db11, N, hp1);
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a28:	488f      	ldr	r0, [pc, #572]	; (8006c68 <filtcoef+0x530>)
 8006a2a:	f7ff fe04 	bl	8006636 <qmf_wrev>
        copy(db11, N, lp2);
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a32:	488d      	ldr	r0, [pc, #564]	; (8006c68 <filtcoef+0x530>)
 8006a34:	f7ff fe5b 	bl	80066ee <copy>
        qmf_even(db11, N, hp2);
 8006a38:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a3c:	488a      	ldr	r0, [pc, #552]	; (8006c68 <filtcoef+0x530>)
 8006a3e:	f7ff fe18 	bl	8006672 <qmf_even>

        return N;
 8006a42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a44:	f001 bf90 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db12")){
 8006a48:	4988      	ldr	r1, [pc, #544]	; (8006c6c <filtcoef+0x534>)
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f7f9 fbf8 	bl	8000240 <strcmp>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d116      	bne.n	8006a84 <filtcoef+0x34c>
        copy_reverse(db12, N, lp1);
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a5a:	4885      	ldr	r0, [pc, #532]	; (8006c70 <filtcoef+0x538>)
 8006a5c:	f7ff fdc0 	bl	80065e0 <copy_reverse>
        qmf_wrev(db12, N, hp1);
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a64:	4882      	ldr	r0, [pc, #520]	; (8006c70 <filtcoef+0x538>)
 8006a66:	f7ff fde6 	bl	8006636 <qmf_wrev>
        copy(db12, N, lp2);
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a6e:	4880      	ldr	r0, [pc, #512]	; (8006c70 <filtcoef+0x538>)
 8006a70:	f7ff fe3d 	bl	80066ee <copy>
        qmf_even(db12, N, hp2);
 8006a74:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a78:	487d      	ldr	r0, [pc, #500]	; (8006c70 <filtcoef+0x538>)
 8006a7a:	f7ff fdfa 	bl	8006672 <qmf_even>

        return N;
 8006a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006a80:	f001 bf72 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"db13")){
 8006a84:	497b      	ldr	r1, [pc, #492]	; (8006c74 <filtcoef+0x53c>)
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f7f9 fbda 	bl	8000240 <strcmp>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d116      	bne.n	8006ac0 <filtcoef+0x388>
        copy_reverse(db13, N, lp1);
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a96:	4878      	ldr	r0, [pc, #480]	; (8006c78 <filtcoef+0x540>)
 8006a98:	f7ff fda2 	bl	80065e0 <copy_reverse>
        qmf_wrev(db13, N, hp1);
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006aa0:	4875      	ldr	r0, [pc, #468]	; (8006c78 <filtcoef+0x540>)
 8006aa2:	f7ff fdc8 	bl	8006636 <qmf_wrev>
        copy(db13, N, lp2);
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006aaa:	4873      	ldr	r0, [pc, #460]	; (8006c78 <filtcoef+0x540>)
 8006aac:	f7ff fe1f 	bl	80066ee <copy>
        qmf_even(db13, N, hp2);
 8006ab0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ab2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ab4:	4870      	ldr	r0, [pc, #448]	; (8006c78 <filtcoef+0x540>)
 8006ab6:	f7ff fddc 	bl	8006672 <qmf_even>

        return N;
 8006aba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006abc:	f001 bf54 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"db14")){
 8006ac0:	496e      	ldr	r1, [pc, #440]	; (8006c7c <filtcoef+0x544>)
 8006ac2:	68f8      	ldr	r0, [r7, #12]
 8006ac4:	f7f9 fbbc 	bl	8000240 <strcmp>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d116      	bne.n	8006afc <filtcoef+0x3c4>
        copy_reverse(db14, N, lp1);
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ad2:	486b      	ldr	r0, [pc, #428]	; (8006c80 <filtcoef+0x548>)
 8006ad4:	f7ff fd84 	bl	80065e0 <copy_reverse>
        qmf_wrev(db14, N, hp1);
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006adc:	4868      	ldr	r0, [pc, #416]	; (8006c80 <filtcoef+0x548>)
 8006ade:	f7ff fdaa 	bl	8006636 <qmf_wrev>
        copy(db14, N, lp2);
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ae6:	4866      	ldr	r0, [pc, #408]	; (8006c80 <filtcoef+0x548>)
 8006ae8:	f7ff fe01 	bl	80066ee <copy>
        qmf_even(db14, N, hp2);
 8006aec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006aee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006af0:	4863      	ldr	r0, [pc, #396]	; (8006c80 <filtcoef+0x548>)
 8006af2:	f7ff fdbe 	bl	8006672 <qmf_even>

        return N;
 8006af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006af8:	f001 bf36 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"db15")){
 8006afc:	4961      	ldr	r1, [pc, #388]	; (8006c84 <filtcoef+0x54c>)
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f7f9 fb9e 	bl	8000240 <strcmp>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d116      	bne.n	8006b38 <filtcoef+0x400>
        copy_reverse(db15, N, lp1);
 8006b0a:	68ba      	ldr	r2, [r7, #8]
 8006b0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b0e:	485e      	ldr	r0, [pc, #376]	; (8006c88 <filtcoef+0x550>)
 8006b10:	f7ff fd66 	bl	80065e0 <copy_reverse>
        qmf_wrev(db15, N, hp1);
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b18:	485b      	ldr	r0, [pc, #364]	; (8006c88 <filtcoef+0x550>)
 8006b1a:	f7ff fd8c 	bl	8006636 <qmf_wrev>
        copy(db15, N, lp2);
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b22:	4859      	ldr	r0, [pc, #356]	; (8006c88 <filtcoef+0x550>)
 8006b24:	f7ff fde3 	bl	80066ee <copy>
        qmf_even(db15, N, hp2);
 8006b28:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b2c:	4856      	ldr	r0, [pc, #344]	; (8006c88 <filtcoef+0x550>)
 8006b2e:	f7ff fda0 	bl	8006672 <qmf_even>

        return N;
 8006b32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b34:	f001 bf18 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "db16")){
 8006b38:	4954      	ldr	r1, [pc, #336]	; (8006c8c <filtcoef+0x554>)
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f7f9 fb80 	bl	8000240 <strcmp>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d116      	bne.n	8006b74 <filtcoef+0x43c>
        copy_reverse(db16, N, lp1);
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b4a:	4851      	ldr	r0, [pc, #324]	; (8006c90 <filtcoef+0x558>)
 8006b4c:	f7ff fd48 	bl	80065e0 <copy_reverse>
        qmf_wrev(db16, N, hp1);
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b54:	484e      	ldr	r0, [pc, #312]	; (8006c90 <filtcoef+0x558>)
 8006b56:	f7ff fd6e 	bl	8006636 <qmf_wrev>
        copy(db16, N, lp2);
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b5e:	484c      	ldr	r0, [pc, #304]	; (8006c90 <filtcoef+0x558>)
 8006b60:	f7ff fdc5 	bl	80066ee <copy>
        qmf_even(db16, N, hp2);
 8006b64:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b68:	4849      	ldr	r0, [pc, #292]	; (8006c90 <filtcoef+0x558>)
 8006b6a:	f7ff fd82 	bl	8006672 <qmf_even>

        return N;
 8006b6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b70:	f001 befa 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db17")){
 8006b74:	4947      	ldr	r1, [pc, #284]	; (8006c94 <filtcoef+0x55c>)
 8006b76:	68f8      	ldr	r0, [r7, #12]
 8006b78:	f7f9 fb62 	bl	8000240 <strcmp>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d116      	bne.n	8006bb0 <filtcoef+0x478>
        copy_reverse(db17, N, lp1);
 8006b82:	68ba      	ldr	r2, [r7, #8]
 8006b84:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b86:	4844      	ldr	r0, [pc, #272]	; (8006c98 <filtcoef+0x560>)
 8006b88:	f7ff fd2a 	bl	80065e0 <copy_reverse>
        qmf_wrev(db17, N, hp1);
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b90:	4841      	ldr	r0, [pc, #260]	; (8006c98 <filtcoef+0x560>)
 8006b92:	f7ff fd50 	bl	8006636 <qmf_wrev>
        copy(db17, N, lp2);
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006b9a:	483f      	ldr	r0, [pc, #252]	; (8006c98 <filtcoef+0x560>)
 8006b9c:	f7ff fda7 	bl	80066ee <copy>
        qmf_even(db17, N, hp2);
 8006ba0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ba2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ba4:	483c      	ldr	r0, [pc, #240]	; (8006c98 <filtcoef+0x560>)
 8006ba6:	f7ff fd64 	bl	8006672 <qmf_even>

        return N;
 8006baa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006bac:	f001 bedc 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db18")){
 8006bb0:	493a      	ldr	r1, [pc, #232]	; (8006c9c <filtcoef+0x564>)
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f7f9 fb44 	bl	8000240 <strcmp>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d116      	bne.n	8006bec <filtcoef+0x4b4>
        copy_reverse(db18, N, lp1);
 8006bbe:	68ba      	ldr	r2, [r7, #8]
 8006bc0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006bc2:	4837      	ldr	r0, [pc, #220]	; (8006ca0 <filtcoef+0x568>)
 8006bc4:	f7ff fd0c 	bl	80065e0 <copy_reverse>
        qmf_wrev(db18, N, hp1);
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006bcc:	4834      	ldr	r0, [pc, #208]	; (8006ca0 <filtcoef+0x568>)
 8006bce:	f7ff fd32 	bl	8006636 <qmf_wrev>
        copy(db18, N, lp2);
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006bd6:	4832      	ldr	r0, [pc, #200]	; (8006ca0 <filtcoef+0x568>)
 8006bd8:	f7ff fd89 	bl	80066ee <copy>
        qmf_even(db18, N, hp2);
 8006bdc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006bde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006be0:	482f      	ldr	r0, [pc, #188]	; (8006ca0 <filtcoef+0x568>)
 8006be2:	f7ff fd46 	bl	8006672 <qmf_even>

        return N;
 8006be6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006be8:	f001 bebe 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db19")){
 8006bec:	492d      	ldr	r1, [pc, #180]	; (8006ca4 <filtcoef+0x56c>)
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f7f9 fb26 	bl	8000240 <strcmp>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d116      	bne.n	8006c28 <filtcoef+0x4f0>
        copy_reverse(db19, N, lp1);
 8006bfa:	68ba      	ldr	r2, [r7, #8]
 8006bfc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006bfe:	482a      	ldr	r0, [pc, #168]	; (8006ca8 <filtcoef+0x570>)
 8006c00:	f7ff fcee 	bl	80065e0 <copy_reverse>
        qmf_wrev(db19, N, hp1);
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c08:	4827      	ldr	r0, [pc, #156]	; (8006ca8 <filtcoef+0x570>)
 8006c0a:	f7ff fd14 	bl	8006636 <qmf_wrev>
        copy(db19, N, lp2);
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c12:	4825      	ldr	r0, [pc, #148]	; (8006ca8 <filtcoef+0x570>)
 8006c14:	f7ff fd6b 	bl	80066ee <copy>
        qmf_even(db19, N, hp2);
 8006c18:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c1c:	4822      	ldr	r0, [pc, #136]	; (8006ca8 <filtcoef+0x570>)
 8006c1e:	f7ff fd28 	bl	8006672 <qmf_even>

        return N;
 8006c22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c24:	f001 bea0 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db20")){
 8006c28:	4920      	ldr	r1, [pc, #128]	; (8006cac <filtcoef+0x574>)
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f7f9 fb08 	bl	8000240 <strcmp>
 8006c30:	4603      	mov	r3, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d13e      	bne.n	8006cb4 <filtcoef+0x57c>
        copy_reverse(db20, N, lp1);
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c3a:	481d      	ldr	r0, [pc, #116]	; (8006cb0 <filtcoef+0x578>)
 8006c3c:	f7ff fcd0 	bl	80065e0 <copy_reverse>
        qmf_wrev(db20, N, hp1);
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c44:	481a      	ldr	r0, [pc, #104]	; (8006cb0 <filtcoef+0x578>)
 8006c46:	f7ff fcf6 	bl	8006636 <qmf_wrev>
        copy(db20, N, lp2);
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c4e:	4818      	ldr	r0, [pc, #96]	; (8006cb0 <filtcoef+0x578>)
 8006c50:	f7ff fd4d 	bl	80066ee <copy>
        qmf_even(db20, N, hp2);
 8006c54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c56:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c58:	4815      	ldr	r0, [pc, #84]	; (8006cb0 <filtcoef+0x578>)
 8006c5a:	f7ff fd0a 	bl	8006672 <qmf_even>

        return N;
 8006c5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006c60:	f001 be82 	b.w	8008968 <filtcoef+0x2230>
 8006c64:	0800f2b8 	.word	0x0800f2b8
 8006c68:	080105e8 	.word	0x080105e8
 8006c6c:	0800f2c0 	.word	0x0800f2c0
 8006c70:	08010698 	.word	0x08010698
 8006c74:	0800f2c8 	.word	0x0800f2c8
 8006c78:	08010758 	.word	0x08010758
 8006c7c:	0800f2d0 	.word	0x0800f2d0
 8006c80:	08010828 	.word	0x08010828
 8006c84:	0800f2d8 	.word	0x0800f2d8
 8006c88:	08010908 	.word	0x08010908
 8006c8c:	0800f2e0 	.word	0x0800f2e0
 8006c90:	080109f8 	.word	0x080109f8
 8006c94:	0800f2e8 	.word	0x0800f2e8
 8006c98:	08010af8 	.word	0x08010af8
 8006c9c:	0800f2f0 	.word	0x0800f2f0
 8006ca0:	08010c08 	.word	0x08010c08
 8006ca4:	0800f2f8 	.word	0x0800f2f8
 8006ca8:	08010d28 	.word	0x08010d28
 8006cac:	0800f300 	.word	0x0800f300
 8006cb0:	08010e58 	.word	0x08010e58
    }
    else if (!strcmp(name, "db21")){
 8006cb4:	4995      	ldr	r1, [pc, #596]	; (8006f0c <filtcoef+0x7d4>)
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f7f9 fac2 	bl	8000240 <strcmp>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d116      	bne.n	8006cf0 <filtcoef+0x5b8>
        copy_reverse(db21, N, lp1);
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006cc6:	4892      	ldr	r0, [pc, #584]	; (8006f10 <filtcoef+0x7d8>)
 8006cc8:	f7ff fc8a 	bl	80065e0 <copy_reverse>
        qmf_wrev(db21, N, hp1);
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006cd0:	488f      	ldr	r0, [pc, #572]	; (8006f10 <filtcoef+0x7d8>)
 8006cd2:	f7ff fcb0 	bl	8006636 <qmf_wrev>
        copy(db21, N, lp2);
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006cda:	488d      	ldr	r0, [pc, #564]	; (8006f10 <filtcoef+0x7d8>)
 8006cdc:	f7ff fd07 	bl	80066ee <copy>
        qmf_even(db21, N, hp2);
 8006ce0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ce2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ce4:	488a      	ldr	r0, [pc, #552]	; (8006f10 <filtcoef+0x7d8>)
 8006ce6:	f7ff fcc4 	bl	8006672 <qmf_even>

        return N;
 8006cea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006cec:	f001 be3c 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db22")){
 8006cf0:	4988      	ldr	r1, [pc, #544]	; (8006f14 <filtcoef+0x7dc>)
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	f7f9 faa4 	bl	8000240 <strcmp>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d116      	bne.n	8006d2c <filtcoef+0x5f4>
        copy_reverse(db22, N, lp1);
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d02:	4885      	ldr	r0, [pc, #532]	; (8006f18 <filtcoef+0x7e0>)
 8006d04:	f7ff fc6c 	bl	80065e0 <copy_reverse>
        qmf_wrev(db22, N, hp1);
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d0c:	4882      	ldr	r0, [pc, #520]	; (8006f18 <filtcoef+0x7e0>)
 8006d0e:	f7ff fc92 	bl	8006636 <qmf_wrev>
        copy(db22, N, lp2);
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d16:	4880      	ldr	r0, [pc, #512]	; (8006f18 <filtcoef+0x7e0>)
 8006d18:	f7ff fce9 	bl	80066ee <copy>
        qmf_even(db22, N, hp2);
 8006d1c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d20:	487d      	ldr	r0, [pc, #500]	; (8006f18 <filtcoef+0x7e0>)
 8006d22:	f7ff fca6 	bl	8006672 <qmf_even>

        return N;
 8006d26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d28:	f001 be1e 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db23")){
 8006d2c:	497b      	ldr	r1, [pc, #492]	; (8006f1c <filtcoef+0x7e4>)
 8006d2e:	68f8      	ldr	r0, [r7, #12]
 8006d30:	f7f9 fa86 	bl	8000240 <strcmp>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d116      	bne.n	8006d68 <filtcoef+0x630>
        copy_reverse(db23, N, lp1);
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d3e:	4878      	ldr	r0, [pc, #480]	; (8006f20 <filtcoef+0x7e8>)
 8006d40:	f7ff fc4e 	bl	80065e0 <copy_reverse>
        qmf_wrev(db23, N, hp1);
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d48:	4875      	ldr	r0, [pc, #468]	; (8006f20 <filtcoef+0x7e8>)
 8006d4a:	f7ff fc74 	bl	8006636 <qmf_wrev>
        copy(db23, N, lp2);
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d52:	4873      	ldr	r0, [pc, #460]	; (8006f20 <filtcoef+0x7e8>)
 8006d54:	f7ff fccb 	bl	80066ee <copy>
        qmf_even(db23, N, hp2);
 8006d58:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d5c:	4870      	ldr	r0, [pc, #448]	; (8006f20 <filtcoef+0x7e8>)
 8006d5e:	f7ff fc88 	bl	8006672 <qmf_even>

        return N;
 8006d62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d64:	f001 be00 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db24")){
 8006d68:	496e      	ldr	r1, [pc, #440]	; (8006f24 <filtcoef+0x7ec>)
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7f9 fa68 	bl	8000240 <strcmp>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d116      	bne.n	8006da4 <filtcoef+0x66c>
        copy_reverse(db24, N, lp1);
 8006d76:	68ba      	ldr	r2, [r7, #8]
 8006d78:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d7a:	486b      	ldr	r0, [pc, #428]	; (8006f28 <filtcoef+0x7f0>)
 8006d7c:	f7ff fc30 	bl	80065e0 <copy_reverse>
        qmf_wrev(db24, N, hp1);
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d84:	4868      	ldr	r0, [pc, #416]	; (8006f28 <filtcoef+0x7f0>)
 8006d86:	f7ff fc56 	bl	8006636 <qmf_wrev>
        copy(db24, N, lp2);
 8006d8a:	683a      	ldr	r2, [r7, #0]
 8006d8c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d8e:	4866      	ldr	r0, [pc, #408]	; (8006f28 <filtcoef+0x7f0>)
 8006d90:	f7ff fcad 	bl	80066ee <copy>
        qmf_even(db24, N, hp2);
 8006d94:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d96:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006d98:	4863      	ldr	r0, [pc, #396]	; (8006f28 <filtcoef+0x7f0>)
 8006d9a:	f7ff fc6a 	bl	8006672 <qmf_even>

        return N;
 8006d9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006da0:	f001 bde2 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db25")){
 8006da4:	4961      	ldr	r1, [pc, #388]	; (8006f2c <filtcoef+0x7f4>)
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f7f9 fa4a 	bl	8000240 <strcmp>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d116      	bne.n	8006de0 <filtcoef+0x6a8>
        copy_reverse(db25, N, lp1);
 8006db2:	68ba      	ldr	r2, [r7, #8]
 8006db4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006db6:	485e      	ldr	r0, [pc, #376]	; (8006f30 <filtcoef+0x7f8>)
 8006db8:	f7ff fc12 	bl	80065e0 <copy_reverse>
        qmf_wrev(db25, N, hp1);
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006dc0:	485b      	ldr	r0, [pc, #364]	; (8006f30 <filtcoef+0x7f8>)
 8006dc2:	f7ff fc38 	bl	8006636 <qmf_wrev>
        copy(db25, N, lp2);
 8006dc6:	683a      	ldr	r2, [r7, #0]
 8006dc8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006dca:	4859      	ldr	r0, [pc, #356]	; (8006f30 <filtcoef+0x7f8>)
 8006dcc:	f7ff fc8f 	bl	80066ee <copy>
        qmf_even(db25, N, hp2);
 8006dd0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006dd2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006dd4:	4856      	ldr	r0, [pc, #344]	; (8006f30 <filtcoef+0x7f8>)
 8006dd6:	f7ff fc4c 	bl	8006672 <qmf_even>

        return N;
 8006dda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ddc:	f001 bdc4 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db26")){
 8006de0:	4954      	ldr	r1, [pc, #336]	; (8006f34 <filtcoef+0x7fc>)
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f7f9 fa2c 	bl	8000240 <strcmp>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d116      	bne.n	8006e1c <filtcoef+0x6e4>
        copy_reverse(db26, N, lp1);
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006df2:	4851      	ldr	r0, [pc, #324]	; (8006f38 <filtcoef+0x800>)
 8006df4:	f7ff fbf4 	bl	80065e0 <copy_reverse>
        qmf_wrev(db26, N, hp1);
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006dfc:	484e      	ldr	r0, [pc, #312]	; (8006f38 <filtcoef+0x800>)
 8006dfe:	f7ff fc1a 	bl	8006636 <qmf_wrev>
        copy(db26, N, lp2);
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e06:	484c      	ldr	r0, [pc, #304]	; (8006f38 <filtcoef+0x800>)
 8006e08:	f7ff fc71 	bl	80066ee <copy>
        qmf_even(db26, N, hp2);
 8006e0c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e0e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e10:	4849      	ldr	r0, [pc, #292]	; (8006f38 <filtcoef+0x800>)
 8006e12:	f7ff fc2e 	bl	8006672 <qmf_even>
        return N;
 8006e16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e18:	f001 bda6 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db27")){
 8006e1c:	4947      	ldr	r1, [pc, #284]	; (8006f3c <filtcoef+0x804>)
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f7f9 fa0e 	bl	8000240 <strcmp>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d116      	bne.n	8006e58 <filtcoef+0x720>
        copy_reverse(db27, N, lp1);
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e2e:	4844      	ldr	r0, [pc, #272]	; (8006f40 <filtcoef+0x808>)
 8006e30:	f7ff fbd6 	bl	80065e0 <copy_reverse>
        qmf_wrev(db27, N, hp1);
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e38:	4841      	ldr	r0, [pc, #260]	; (8006f40 <filtcoef+0x808>)
 8006e3a:	f7ff fbfc 	bl	8006636 <qmf_wrev>
        copy(db27, N, lp2);
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e42:	483f      	ldr	r0, [pc, #252]	; (8006f40 <filtcoef+0x808>)
 8006e44:	f7ff fc53 	bl	80066ee <copy>
        qmf_even(db27, N, hp2);
 8006e48:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e4c:	483c      	ldr	r0, [pc, #240]	; (8006f40 <filtcoef+0x808>)
 8006e4e:	f7ff fc10 	bl	8006672 <qmf_even>

        return N;
 8006e52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e54:	f001 bd88 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db28")){
 8006e58:	493a      	ldr	r1, [pc, #232]	; (8006f44 <filtcoef+0x80c>)
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f7f9 f9f0 	bl	8000240 <strcmp>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d116      	bne.n	8006e94 <filtcoef+0x75c>
        copy_reverse(db28, N, lp1);
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e6a:	4837      	ldr	r0, [pc, #220]	; (8006f48 <filtcoef+0x810>)
 8006e6c:	f7ff fbb8 	bl	80065e0 <copy_reverse>
        qmf_wrev(db28, N, hp1);
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e74:	4834      	ldr	r0, [pc, #208]	; (8006f48 <filtcoef+0x810>)
 8006e76:	f7ff fbde 	bl	8006636 <qmf_wrev>
        copy(db28, N, lp2);
 8006e7a:	683a      	ldr	r2, [r7, #0]
 8006e7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e7e:	4832      	ldr	r0, [pc, #200]	; (8006f48 <filtcoef+0x810>)
 8006e80:	f7ff fc35 	bl	80066ee <copy>
        qmf_even(db28, N, hp2);
 8006e84:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006e86:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e88:	482f      	ldr	r0, [pc, #188]	; (8006f48 <filtcoef+0x810>)
 8006e8a:	f7ff fbf2 	bl	8006672 <qmf_even>

        return N;
 8006e8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006e90:	f001 bd6a 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db29")){
 8006e94:	492d      	ldr	r1, [pc, #180]	; (8006f4c <filtcoef+0x814>)
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f7f9 f9d2 	bl	8000240 <strcmp>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d116      	bne.n	8006ed0 <filtcoef+0x798>
        copy_reverse(db29, N, lp1);
 8006ea2:	68ba      	ldr	r2, [r7, #8]
 8006ea4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ea6:	482a      	ldr	r0, [pc, #168]	; (8006f50 <filtcoef+0x818>)
 8006ea8:	f7ff fb9a 	bl	80065e0 <copy_reverse>
        qmf_wrev(db29, N, hp1);
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006eb0:	4827      	ldr	r0, [pc, #156]	; (8006f50 <filtcoef+0x818>)
 8006eb2:	f7ff fbc0 	bl	8006636 <qmf_wrev>
        copy(db29, N, lp2);
 8006eb6:	683a      	ldr	r2, [r7, #0]
 8006eb8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006eba:	4825      	ldr	r0, [pc, #148]	; (8006f50 <filtcoef+0x818>)
 8006ebc:	f7ff fc17 	bl	80066ee <copy>
        qmf_even(db29, N, hp2);
 8006ec0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ec2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ec4:	4822      	ldr	r0, [pc, #136]	; (8006f50 <filtcoef+0x818>)
 8006ec6:	f7ff fbd4 	bl	8006672 <qmf_even>

        return N;
 8006eca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ecc:	f001 bd4c 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db30")){
 8006ed0:	4920      	ldr	r1, [pc, #128]	; (8006f54 <filtcoef+0x81c>)
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f7f9 f9b4 	bl	8000240 <strcmp>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d13e      	bne.n	8006f5c <filtcoef+0x824>
        copy_reverse(db30, N, lp1);
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ee2:	481d      	ldr	r0, [pc, #116]	; (8006f58 <filtcoef+0x820>)
 8006ee4:	f7ff fb7c 	bl	80065e0 <copy_reverse>
        qmf_wrev(db30, N, hp1);
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006eec:	481a      	ldr	r0, [pc, #104]	; (8006f58 <filtcoef+0x820>)
 8006eee:	f7ff fba2 	bl	8006636 <qmf_wrev>
        copy(db30, N, lp2);
 8006ef2:	683a      	ldr	r2, [r7, #0]
 8006ef4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ef6:	4818      	ldr	r0, [pc, #96]	; (8006f58 <filtcoef+0x820>)
 8006ef8:	f7ff fbf9 	bl	80066ee <copy>
        qmf_even(db30, N, hp2);
 8006efc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006efe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f00:	4815      	ldr	r0, [pc, #84]	; (8006f58 <filtcoef+0x820>)
 8006f02:	f7ff fbb6 	bl	8006672 <qmf_even>

        return N;
 8006f06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f08:	f001 bd2e 	b.w	8008968 <filtcoef+0x2230>
 8006f0c:	0800f308 	.word	0x0800f308
 8006f10:	08010f98 	.word	0x08010f98
 8006f14:	0800f310 	.word	0x0800f310
 8006f18:	080110e8 	.word	0x080110e8
 8006f1c:	0800f318 	.word	0x0800f318
 8006f20:	08011248 	.word	0x08011248
 8006f24:	0800f320 	.word	0x0800f320
 8006f28:	080113b8 	.word	0x080113b8
 8006f2c:	0800f328 	.word	0x0800f328
 8006f30:	08011538 	.word	0x08011538
 8006f34:	0800f330 	.word	0x0800f330
 8006f38:	080116c8 	.word	0x080116c8
 8006f3c:	0800f338 	.word	0x0800f338
 8006f40:	08011868 	.word	0x08011868
 8006f44:	0800f340 	.word	0x0800f340
 8006f48:	08011a18 	.word	0x08011a18
 8006f4c:	0800f348 	.word	0x0800f348
 8006f50:	08011bd8 	.word	0x08011bd8
 8006f54:	0800f350 	.word	0x0800f350
 8006f58:	08011da8 	.word	0x08011da8
    }
    else if (!strcmp(name, "db31")){
 8006f5c:	4997      	ldr	r1, [pc, #604]	; (80071bc <filtcoef+0xa84>)
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f7f9 f96e 	bl	8000240 <strcmp>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d116      	bne.n	8006f98 <filtcoef+0x860>
        copy_reverse(db31, N, lp1);
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f6e:	4894      	ldr	r0, [pc, #592]	; (80071c0 <filtcoef+0xa88>)
 8006f70:	f7ff fb36 	bl	80065e0 <copy_reverse>
        qmf_wrev(db31, N, hp1);
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f78:	4891      	ldr	r0, [pc, #580]	; (80071c0 <filtcoef+0xa88>)
 8006f7a:	f7ff fb5c 	bl	8006636 <qmf_wrev>
        copy(db31, N, lp2);
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f82:	488f      	ldr	r0, [pc, #572]	; (80071c0 <filtcoef+0xa88>)
 8006f84:	f7ff fbb3 	bl	80066ee <copy>
        qmf_even(db31, N, hp2);
 8006f88:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006f8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006f8c:	488c      	ldr	r0, [pc, #560]	; (80071c0 <filtcoef+0xa88>)
 8006f8e:	f7ff fb70 	bl	8006672 <qmf_even>

        return N;
 8006f92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f94:	f001 bce8 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db32")){
 8006f98:	498a      	ldr	r1, [pc, #552]	; (80071c4 <filtcoef+0xa8c>)
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f7f9 f950 	bl	8000240 <strcmp>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d116      	bne.n	8006fd4 <filtcoef+0x89c>
        copy_reverse(db32, N, lp1);
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006faa:	4887      	ldr	r0, [pc, #540]	; (80071c8 <filtcoef+0xa90>)
 8006fac:	f7ff fb18 	bl	80065e0 <copy_reverse>
        qmf_wrev(db32, N, hp1);
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fb4:	4884      	ldr	r0, [pc, #528]	; (80071c8 <filtcoef+0xa90>)
 8006fb6:	f7ff fb3e 	bl	8006636 <qmf_wrev>
        copy(db32, N, lp2);
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fbe:	4882      	ldr	r0, [pc, #520]	; (80071c8 <filtcoef+0xa90>)
 8006fc0:	f7ff fb95 	bl	80066ee <copy>
        qmf_even(db32, N, hp2);
 8006fc4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006fc6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fc8:	487f      	ldr	r0, [pc, #508]	; (80071c8 <filtcoef+0xa90>)
 8006fca:	f7ff fb52 	bl	8006672 <qmf_even>

        return N;
 8006fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006fd0:	f001 bcca 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db33")){
 8006fd4:	497d      	ldr	r1, [pc, #500]	; (80071cc <filtcoef+0xa94>)
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f7f9 f932 	bl	8000240 <strcmp>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d116      	bne.n	8007010 <filtcoef+0x8d8>
        copy_reverse(db33, N, lp1);
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fe6:	487a      	ldr	r0, [pc, #488]	; (80071d0 <filtcoef+0xa98>)
 8006fe8:	f7ff fafa 	bl	80065e0 <copy_reverse>
        qmf_wrev(db33, N, hp1);
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ff0:	4877      	ldr	r0, [pc, #476]	; (80071d0 <filtcoef+0xa98>)
 8006ff2:	f7ff fb20 	bl	8006636 <qmf_wrev>
        copy(db33, N, lp2);
 8006ff6:	683a      	ldr	r2, [r7, #0]
 8006ff8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006ffa:	4875      	ldr	r0, [pc, #468]	; (80071d0 <filtcoef+0xa98>)
 8006ffc:	f7ff fb77 	bl	80066ee <copy>
        qmf_even(db33, N, hp2);
 8007000:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007002:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007004:	4872      	ldr	r0, [pc, #456]	; (80071d0 <filtcoef+0xa98>)
 8007006:	f7ff fb34 	bl	8006672 <qmf_even>

        return N;
 800700a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800700c:	f001 bcac 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db34")){
 8007010:	4970      	ldr	r1, [pc, #448]	; (80071d4 <filtcoef+0xa9c>)
 8007012:	68f8      	ldr	r0, [r7, #12]
 8007014:	f7f9 f914 	bl	8000240 <strcmp>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d116      	bne.n	800704c <filtcoef+0x914>
        copy_reverse(db34, N, lp1);
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007022:	486d      	ldr	r0, [pc, #436]	; (80071d8 <filtcoef+0xaa0>)
 8007024:	f7ff fadc 	bl	80065e0 <copy_reverse>
        qmf_wrev(db34, N, hp1);
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800702c:	486a      	ldr	r0, [pc, #424]	; (80071d8 <filtcoef+0xaa0>)
 800702e:	f7ff fb02 	bl	8006636 <qmf_wrev>
        copy(db34, N, lp2);
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007036:	4868      	ldr	r0, [pc, #416]	; (80071d8 <filtcoef+0xaa0>)
 8007038:	f7ff fb59 	bl	80066ee <copy>
        qmf_even(db34, N, hp2);
 800703c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800703e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007040:	4865      	ldr	r0, [pc, #404]	; (80071d8 <filtcoef+0xaa0>)
 8007042:	f7ff fb16 	bl	8006672 <qmf_even>

        return N;
 8007046:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007048:	f001 bc8e 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db35")){
 800704c:	4963      	ldr	r1, [pc, #396]	; (80071dc <filtcoef+0xaa4>)
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f7f9 f8f6 	bl	8000240 <strcmp>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d116      	bne.n	8007088 <filtcoef+0x950>
        copy_reverse(db35, N, lp1);
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800705e:	4860      	ldr	r0, [pc, #384]	; (80071e0 <filtcoef+0xaa8>)
 8007060:	f7ff fabe 	bl	80065e0 <copy_reverse>
        qmf_wrev(db35, N, hp1);
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007068:	485d      	ldr	r0, [pc, #372]	; (80071e0 <filtcoef+0xaa8>)
 800706a:	f7ff fae4 	bl	8006636 <qmf_wrev>
        copy(db35, N, lp2);
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007072:	485b      	ldr	r0, [pc, #364]	; (80071e0 <filtcoef+0xaa8>)
 8007074:	f7ff fb3b 	bl	80066ee <copy>
        qmf_even(db35, N, hp2);
 8007078:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800707a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800707c:	4858      	ldr	r0, [pc, #352]	; (80071e0 <filtcoef+0xaa8>)
 800707e:	f7ff faf8 	bl	8006672 <qmf_even>

        return N;
 8007082:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007084:	f001 bc70 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db36")){
 8007088:	4956      	ldr	r1, [pc, #344]	; (80071e4 <filtcoef+0xaac>)
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f7f9 f8d8 	bl	8000240 <strcmp>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d116      	bne.n	80070c4 <filtcoef+0x98c>
        copy_reverse(db36, N, lp1);
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800709a:	4853      	ldr	r0, [pc, #332]	; (80071e8 <filtcoef+0xab0>)
 800709c:	f7ff faa0 	bl	80065e0 <copy_reverse>
        qmf_wrev(db36, N, hp1);
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070a4:	4850      	ldr	r0, [pc, #320]	; (80071e8 <filtcoef+0xab0>)
 80070a6:	f7ff fac6 	bl	8006636 <qmf_wrev>
        copy(db36, N, lp2);
 80070aa:	683a      	ldr	r2, [r7, #0]
 80070ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070ae:	484e      	ldr	r0, [pc, #312]	; (80071e8 <filtcoef+0xab0>)
 80070b0:	f7ff fb1d 	bl	80066ee <copy>
        qmf_even(db36, N, hp2);
 80070b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80070b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070b8:	484b      	ldr	r0, [pc, #300]	; (80071e8 <filtcoef+0xab0>)
 80070ba:	f7ff fada 	bl	8006672 <qmf_even>

        return N;
 80070be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070c0:	f001 bc52 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db37")){
 80070c4:	4949      	ldr	r1, [pc, #292]	; (80071ec <filtcoef+0xab4>)
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f7f9 f8ba 	bl	8000240 <strcmp>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d116      	bne.n	8007100 <filtcoef+0x9c8>
        copy_reverse(db37, N, lp1);
 80070d2:	68ba      	ldr	r2, [r7, #8]
 80070d4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070d6:	4846      	ldr	r0, [pc, #280]	; (80071f0 <filtcoef+0xab8>)
 80070d8:	f7ff fa82 	bl	80065e0 <copy_reverse>
        qmf_wrev(db37, N, hp1);
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070e0:	4843      	ldr	r0, [pc, #268]	; (80071f0 <filtcoef+0xab8>)
 80070e2:	f7ff faa8 	bl	8006636 <qmf_wrev>
        copy(db37, N, lp2);
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070ea:	4841      	ldr	r0, [pc, #260]	; (80071f0 <filtcoef+0xab8>)
 80070ec:	f7ff faff 	bl	80066ee <copy>
        qmf_even(db37, N, hp2);
 80070f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80070f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80070f4:	483e      	ldr	r0, [pc, #248]	; (80071f0 <filtcoef+0xab8>)
 80070f6:	f7ff fabc 	bl	8006672 <qmf_even>

        return N;
 80070fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070fc:	f001 bc34 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "db38")){
 8007100:	493c      	ldr	r1, [pc, #240]	; (80071f4 <filtcoef+0xabc>)
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f7f9 f89c 	bl	8000240 <strcmp>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d116      	bne.n	800713c <filtcoef+0xa04>
        copy_reverse(db38, N, lp1);
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007112:	4839      	ldr	r0, [pc, #228]	; (80071f8 <filtcoef+0xac0>)
 8007114:	f7ff fa64 	bl	80065e0 <copy_reverse>
        qmf_wrev(db38, N, hp1);
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800711c:	4836      	ldr	r0, [pc, #216]	; (80071f8 <filtcoef+0xac0>)
 800711e:	f7ff fa8a 	bl	8006636 <qmf_wrev>
        copy(db38, N, lp2);
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007126:	4834      	ldr	r0, [pc, #208]	; (80071f8 <filtcoef+0xac0>)
 8007128:	f7ff fae1 	bl	80066ee <copy>
        qmf_even(db38, N, hp2);
 800712c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800712e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007130:	4831      	ldr	r0, [pc, #196]	; (80071f8 <filtcoef+0xac0>)
 8007132:	f7ff fa9e 	bl	8006672 <qmf_even>

        return N;
 8007136:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007138:	f001 bc16 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"bior1.1")){
 800713c:	492f      	ldr	r1, [pc, #188]	; (80071fc <filtcoef+0xac4>)
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f7f9 f87e 	bl	8000240 <strcmp>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d118      	bne.n	800717c <filtcoef+0xa44>
        copy_reverse(hm1_11, N, lp1);
 800714a:	68ba      	ldr	r2, [r7, #8]
 800714c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800714e:	482c      	ldr	r0, [pc, #176]	; (8007200 <filtcoef+0xac8>)
 8007150:	f7ff fa46 	bl	80065e0 <copy_reverse>
        qmf_wrev(h1 + 4, N, hp1);
 8007154:	4b2b      	ldr	r3, [pc, #172]	; (8007204 <filtcoef+0xacc>)
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff fa6b 	bl	8006636 <qmf_wrev>
        copy(h1 + 4, N, lp2);
 8007160:	4b28      	ldr	r3, [pc, #160]	; (8007204 <filtcoef+0xacc>)
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007166:	4618      	mov	r0, r3
 8007168:	f7ff fac1 	bl	80066ee <copy>
        qmf_even(hm1_11, N, hp2);
 800716c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800716e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007170:	4823      	ldr	r0, [pc, #140]	; (8007200 <filtcoef+0xac8>)
 8007172:	f7ff fa7e 	bl	8006672 <qmf_even>
        return N;
 8007176:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007178:	f001 bbf6 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"bior1.3")){
 800717c:	4922      	ldr	r1, [pc, #136]	; (8007208 <filtcoef+0xad0>)
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f7f9 f85e 	bl	8000240 <strcmp>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d144      	bne.n	8007214 <filtcoef+0xadc>
        copy_reverse(hm1_13, N, lp1);
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800718e:	481f      	ldr	r0, [pc, #124]	; (800720c <filtcoef+0xad4>)
 8007190:	f7ff fa26 	bl	80065e0 <copy_reverse>
        qmf_wrev(h1 + 2, N, hp1);
 8007194:	4b1e      	ldr	r3, [pc, #120]	; (8007210 <filtcoef+0xad8>)
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800719a:	4618      	mov	r0, r3
 800719c:	f7ff fa4b 	bl	8006636 <qmf_wrev>
        copy(h1 + 2, N, lp2);
 80071a0:	4b1b      	ldr	r3, [pc, #108]	; (8007210 <filtcoef+0xad8>)
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7ff faa1 	bl	80066ee <copy>
        qmf_even(hm1_13, N, hp2);
 80071ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80071ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80071b0:	4816      	ldr	r0, [pc, #88]	; (800720c <filtcoef+0xad4>)
 80071b2:	f7ff fa5e 	bl	8006672 <qmf_even>
        return N;
 80071b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80071b8:	f001 bbd6 	b.w	8008968 <filtcoef+0x2230>
 80071bc:	0800f358 	.word	0x0800f358
 80071c0:	08011f88 	.word	0x08011f88
 80071c4:	0800f360 	.word	0x0800f360
 80071c8:	08012178 	.word	0x08012178
 80071cc:	0800f368 	.word	0x0800f368
 80071d0:	08012378 	.word	0x08012378
 80071d4:	0800f370 	.word	0x0800f370
 80071d8:	08012588 	.word	0x08012588
 80071dc:	0800f378 	.word	0x0800f378
 80071e0:	080127a8 	.word	0x080127a8
 80071e4:	0800f380 	.word	0x0800f380
 80071e8:	080129d8 	.word	0x080129d8
 80071ec:	0800f388 	.word	0x0800f388
 80071f0:	08012c18 	.word	0x08012c18
 80071f4:	0800f390 	.word	0x0800f390
 80071f8:	08012e68 	.word	0x08012e68
 80071fc:	0800f150 	.word	0x0800f150
 8007200:	08015ad8 	.word	0x08015ad8
 8007204:	08015aa8 	.word	0x08015aa8
 8007208:	0800f158 	.word	0x0800f158
 800720c:	08015ae8 	.word	0x08015ae8
 8007210:	08015a98 	.word	0x08015a98
	}

	else if (!strcmp(name,"bior1.5")){
 8007214:	499c      	ldr	r1, [pc, #624]	; (8007488 <filtcoef+0xd50>)
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f7f9 f812 	bl	8000240 <strcmp>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d116      	bne.n	8007250 <filtcoef+0xb18>
        copy_reverse(hm1_15, N, lp1);
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007226:	4899      	ldr	r0, [pc, #612]	; (800748c <filtcoef+0xd54>)
 8007228:	f7ff f9da 	bl	80065e0 <copy_reverse>
        qmf_wrev(h1, N, hp1);
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007230:	4897      	ldr	r0, [pc, #604]	; (8007490 <filtcoef+0xd58>)
 8007232:	f7ff fa00 	bl	8006636 <qmf_wrev>
        copy(h1, N, lp2);
 8007236:	683a      	ldr	r2, [r7, #0]
 8007238:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800723a:	4895      	ldr	r0, [pc, #596]	; (8007490 <filtcoef+0xd58>)
 800723c:	f7ff fa57 	bl	80066ee <copy>
        qmf_even(hm1_15, N, hp2);
 8007240:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007242:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007244:	4891      	ldr	r0, [pc, #580]	; (800748c <filtcoef+0xd54>)
 8007246:	f7ff fa14 	bl	8006672 <qmf_even>
        return N;
 800724a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800724c:	f001 bb8c 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"bior2.2")){
 8007250:	4990      	ldr	r1, [pc, #576]	; (8007494 <filtcoef+0xd5c>)
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f7f8 fff4 	bl	8000240 <strcmp>
 8007258:	4603      	mov	r3, r0
 800725a:	2b00      	cmp	r3, #0
 800725c:	d118      	bne.n	8007290 <filtcoef+0xb58>
        copy_reverse(hm2_22, N, lp1);
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007262:	488d      	ldr	r0, [pc, #564]	; (8007498 <filtcoef+0xd60>)
 8007264:	f7ff f9bc 	bl	80065e0 <copy_reverse>
        qmf_wrev(h2 + 6, N, hp1);
 8007268:	4b8c      	ldr	r3, [pc, #560]	; (800749c <filtcoef+0xd64>)
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800726e:	4618      	mov	r0, r3
 8007270:	f7ff f9e1 	bl	8006636 <qmf_wrev>
        copy(h2 + 6, N, lp2);
 8007274:	4b89      	ldr	r3, [pc, #548]	; (800749c <filtcoef+0xd64>)
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800727a:	4618      	mov	r0, r3
 800727c:	f7ff fa37 	bl	80066ee <copy>
        qmf_even(hm2_22, N, hp2);
 8007280:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007282:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007284:	4884      	ldr	r0, [pc, #528]	; (8007498 <filtcoef+0xd60>)
 8007286:	f7ff f9f4 	bl	8006672 <qmf_even>
        return N;
 800728a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800728c:	f001 bb6c 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "bior2.4")){
 8007290:	4983      	ldr	r1, [pc, #524]	; (80074a0 <filtcoef+0xd68>)
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f7f8 ffd4 	bl	8000240 <strcmp>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d118      	bne.n	80072d0 <filtcoef+0xb98>
        copy_reverse(hm2_24, N, lp1);
 800729e:	68ba      	ldr	r2, [r7, #8]
 80072a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072a2:	4880      	ldr	r0, [pc, #512]	; (80074a4 <filtcoef+0xd6c>)
 80072a4:	f7ff f99c 	bl	80065e0 <copy_reverse>
        qmf_wrev(h2 + 4, N, hp1);
 80072a8:	4b7f      	ldr	r3, [pc, #508]	; (80074a8 <filtcoef+0xd70>)
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7ff f9c1 	bl	8006636 <qmf_wrev>
        copy(h2 + 4, N, lp2);
 80072b4:	4b7c      	ldr	r3, [pc, #496]	; (80074a8 <filtcoef+0xd70>)
 80072b6:	683a      	ldr	r2, [r7, #0]
 80072b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7ff fa17 	bl	80066ee <copy>
        qmf_even(hm2_24, N, hp2);
 80072c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80072c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072c4:	4877      	ldr	r0, [pc, #476]	; (80074a4 <filtcoef+0xd6c>)
 80072c6:	f7ff f9d4 	bl	8006672 <qmf_even>
        return N;
 80072ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80072cc:	f001 bb4c 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"bior2.6")){
 80072d0:	4976      	ldr	r1, [pc, #472]	; (80074ac <filtcoef+0xd74>)
 80072d2:	68f8      	ldr	r0, [r7, #12]
 80072d4:	f7f8 ffb4 	bl	8000240 <strcmp>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d118      	bne.n	8007310 <filtcoef+0xbd8>
        copy_reverse(hm2_26, N, lp1);
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072e2:	4873      	ldr	r0, [pc, #460]	; (80074b0 <filtcoef+0xd78>)
 80072e4:	f7ff f97c 	bl	80065e0 <copy_reverse>
        qmf_wrev(h2 + 2, N, hp1);
 80072e8:	4b72      	ldr	r3, [pc, #456]	; (80074b4 <filtcoef+0xd7c>)
 80072ea:	687a      	ldr	r2, [r7, #4]
 80072ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7ff f9a1 	bl	8006636 <qmf_wrev>
        copy(h2 + 2, N, lp2);
 80072f4:	4b6f      	ldr	r3, [pc, #444]	; (80074b4 <filtcoef+0xd7c>)
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072fa:	4618      	mov	r0, r3
 80072fc:	f7ff f9f7 	bl	80066ee <copy>
        qmf_even(hm2_26, N, hp2);
 8007300:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007302:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007304:	486a      	ldr	r0, [pc, #424]	; (80074b0 <filtcoef+0xd78>)
 8007306:	f7ff f9b4 	bl	8006672 <qmf_even>
        return N;
 800730a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800730c:	f001 bb2c 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"bior2.8")){
 8007310:	4969      	ldr	r1, [pc, #420]	; (80074b8 <filtcoef+0xd80>)
 8007312:	68f8      	ldr	r0, [r7, #12]
 8007314:	f7f8 ff94 	bl	8000240 <strcmp>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d116      	bne.n	800734c <filtcoef+0xc14>
        copy_reverse(hm2_28, N, lp1);
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007322:	4866      	ldr	r0, [pc, #408]	; (80074bc <filtcoef+0xd84>)
 8007324:	f7ff f95c 	bl	80065e0 <copy_reverse>
        qmf_wrev(h2, N, hp1);
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800732c:	4864      	ldr	r0, [pc, #400]	; (80074c0 <filtcoef+0xd88>)
 800732e:	f7ff f982 	bl	8006636 <qmf_wrev>
        copy(h2, N, lp2);
 8007332:	683a      	ldr	r2, [r7, #0]
 8007334:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007336:	4862      	ldr	r0, [pc, #392]	; (80074c0 <filtcoef+0xd88>)
 8007338:	f7ff f9d9 	bl	80066ee <copy>
        qmf_even(hm2_28, N, hp2);
 800733c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800733e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007340:	485e      	ldr	r0, [pc, #376]	; (80074bc <filtcoef+0xd84>)
 8007342:	f7ff f996 	bl	8006672 <qmf_even>
        return N;
 8007346:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007348:	f001 bb0e 	b.w	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"bior3.1")){
 800734c:	495d      	ldr	r1, [pc, #372]	; (80074c4 <filtcoef+0xd8c>)
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f7f8 ff76 	bl	8000240 <strcmp>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d118      	bne.n	800738c <filtcoef+0xc54>
        copy_reverse(hm3_31, N, lp1);
 800735a:	68ba      	ldr	r2, [r7, #8]
 800735c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800735e:	485a      	ldr	r0, [pc, #360]	; (80074c8 <filtcoef+0xd90>)
 8007360:	f7ff f93e 	bl	80065e0 <copy_reverse>
        qmf_wrev(h3 + 8, N, hp1);
 8007364:	4b59      	ldr	r3, [pc, #356]	; (80074cc <filtcoef+0xd94>)
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800736a:	4618      	mov	r0, r3
 800736c:	f7ff f963 	bl	8006636 <qmf_wrev>
        copy(h3 + 8, N, lp2);
 8007370:	4b56      	ldr	r3, [pc, #344]	; (80074cc <filtcoef+0xd94>)
 8007372:	683a      	ldr	r2, [r7, #0]
 8007374:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007376:	4618      	mov	r0, r3
 8007378:	f7ff f9b9 	bl	80066ee <copy>
        qmf_even(hm3_31, N, hp2);
 800737c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800737e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007380:	4851      	ldr	r0, [pc, #324]	; (80074c8 <filtcoef+0xd90>)
 8007382:	f7ff f976 	bl	8006672 <qmf_even>
        return N;
 8007386:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007388:	f001 baee 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "bior3.3")){
 800738c:	4950      	ldr	r1, [pc, #320]	; (80074d0 <filtcoef+0xd98>)
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f7f8 ff56 	bl	8000240 <strcmp>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d118      	bne.n	80073cc <filtcoef+0xc94>
        copy_reverse(hm3_33, N, lp1);
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800739e:	484d      	ldr	r0, [pc, #308]	; (80074d4 <filtcoef+0xd9c>)
 80073a0:	f7ff f91e 	bl	80065e0 <copy_reverse>
        qmf_wrev(h3 + 6, N, hp1);
 80073a4:	4b4c      	ldr	r3, [pc, #304]	; (80074d8 <filtcoef+0xda0>)
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7ff f943 	bl	8006636 <qmf_wrev>
        copy(h3 + 6, N, lp2);
 80073b0:	4b49      	ldr	r3, [pc, #292]	; (80074d8 <filtcoef+0xda0>)
 80073b2:	683a      	ldr	r2, [r7, #0]
 80073b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff f999 	bl	80066ee <copy>
        qmf_even(hm3_33, N, hp2);
 80073bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073c0:	4844      	ldr	r0, [pc, #272]	; (80074d4 <filtcoef+0xd9c>)
 80073c2:	f7ff f956 	bl	8006672 <qmf_even>
        return N;
 80073c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073c8:	f001 bace 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"bior3.5")){
 80073cc:	4943      	ldr	r1, [pc, #268]	; (80074dc <filtcoef+0xda4>)
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f7f8 ff36 	bl	8000240 <strcmp>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d118      	bne.n	800740c <filtcoef+0xcd4>
        copy_reverse(hm3_35, N, lp1);
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073de:	4840      	ldr	r0, [pc, #256]	; (80074e0 <filtcoef+0xda8>)
 80073e0:	f7ff f8fe 	bl	80065e0 <copy_reverse>
        qmf_wrev(h3 + 4, N, hp1);
 80073e4:	4b3f      	ldr	r3, [pc, #252]	; (80074e4 <filtcoef+0xdac>)
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7ff f923 	bl	8006636 <qmf_wrev>
        copy(h3 + 4, N, lp2);
 80073f0:	4b3c      	ldr	r3, [pc, #240]	; (80074e4 <filtcoef+0xdac>)
 80073f2:	683a      	ldr	r2, [r7, #0]
 80073f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff f979 	bl	80066ee <copy>
        qmf_even(hm3_35, N, hp2);
 80073fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007400:	4837      	ldr	r0, [pc, #220]	; (80074e0 <filtcoef+0xda8>)
 8007402:	f7ff f936 	bl	8006672 <qmf_even>
        return N;
 8007406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007408:	f001 baae 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "bior3.7")){
 800740c:	4936      	ldr	r1, [pc, #216]	; (80074e8 <filtcoef+0xdb0>)
 800740e:	68f8      	ldr	r0, [r7, #12]
 8007410:	f7f8 ff16 	bl	8000240 <strcmp>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d118      	bne.n	800744c <filtcoef+0xd14>
        copy_reverse(hm3_37, N, lp1);
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800741e:	4833      	ldr	r0, [pc, #204]	; (80074ec <filtcoef+0xdb4>)
 8007420:	f7ff f8de 	bl	80065e0 <copy_reverse>
        qmf_wrev(h3 + 2, N, hp1);
 8007424:	4b32      	ldr	r3, [pc, #200]	; (80074f0 <filtcoef+0xdb8>)
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800742a:	4618      	mov	r0, r3
 800742c:	f7ff f903 	bl	8006636 <qmf_wrev>
        copy(h3 +2, N, lp2);
 8007430:	4b2f      	ldr	r3, [pc, #188]	; (80074f0 <filtcoef+0xdb8>)
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff f959 	bl	80066ee <copy>
        qmf_even(hm3_37, N, hp2);
 800743c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800743e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007440:	482a      	ldr	r0, [pc, #168]	; (80074ec <filtcoef+0xdb4>)
 8007442:	f7ff f916 	bl	8006672 <qmf_even>
        return N;
 8007446:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007448:	f001 ba8e 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"bior3.9")){
 800744c:	4929      	ldr	r1, [pc, #164]	; (80074f4 <filtcoef+0xdbc>)
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f7f8 fef6 	bl	8000240 <strcmp>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d152      	bne.n	8007500 <filtcoef+0xdc8>
        copy_reverse(hm3_39, N, lp1);
 800745a:	68ba      	ldr	r2, [r7, #8]
 800745c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800745e:	4826      	ldr	r0, [pc, #152]	; (80074f8 <filtcoef+0xdc0>)
 8007460:	f7ff f8be 	bl	80065e0 <copy_reverse>
        qmf_wrev(h3, N, hp1);
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007468:	4824      	ldr	r0, [pc, #144]	; (80074fc <filtcoef+0xdc4>)
 800746a:	f7ff f8e4 	bl	8006636 <qmf_wrev>
        copy(h3, N, lp2);
 800746e:	683a      	ldr	r2, [r7, #0]
 8007470:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007472:	4822      	ldr	r0, [pc, #136]	; (80074fc <filtcoef+0xdc4>)
 8007474:	f7ff f93b 	bl	80066ee <copy>
        qmf_even(hm3_39, N, hp2);
 8007478:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800747a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800747c:	481e      	ldr	r0, [pc, #120]	; (80074f8 <filtcoef+0xdc0>)
 800747e:	f7ff f8f8 	bl	8006672 <qmf_even>
        return N;
 8007482:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007484:	f001 ba70 	b.w	8008968 <filtcoef+0x2230>
 8007488:	0800f160 	.word	0x0800f160
 800748c:	08015b18 	.word	0x08015b18
 8007490:	08015a88 	.word	0x08015a88
 8007494:	0800f168 	.word	0x0800f168
 8007498:	08015bf8 	.word	0x08015bf8
 800749c:	08015b98 	.word	0x08015b98
 80074a0:	0800f170 	.word	0x0800f170
 80074a4:	08015c28 	.word	0x08015c28
 80074a8:	08015b88 	.word	0x08015b88
 80074ac:	0800f178 	.word	0x0800f178
 80074b0:	08015c78 	.word	0x08015c78
 80074b4:	08015b78 	.word	0x08015b78
 80074b8:	0800f180 	.word	0x0800f180
 80074bc:	08015ce8 	.word	0x08015ce8
 80074c0:	08015b68 	.word	0x08015b68
 80074c4:	0800f188 	.word	0x0800f188
 80074c8:	08015e18 	.word	0x08015e18
 80074cc:	08015db8 	.word	0x08015db8
 80074d0:	0800f190 	.word	0x0800f190
 80074d4:	08015e38 	.word	0x08015e38
 80074d8:	08015da8 	.word	0x08015da8
 80074dc:	0800f198 	.word	0x0800f198
 80074e0:	08015e78 	.word	0x08015e78
 80074e4:	08015d98 	.word	0x08015d98
 80074e8:	0800f1a0 	.word	0x0800f1a0
 80074ec:	08015ed8 	.word	0x08015ed8
 80074f0:	08015d88 	.word	0x08015d88
 80074f4:	0800f1a8 	.word	0x0800f1a8
 80074f8:	08015f58 	.word	0x08015f58
 80074fc:	08015d78 	.word	0x08015d78
	}
	else if (!strcmp(name,"bior4.4")){
 8007500:	499a      	ldr	r1, [pc, #616]	; (800776c <filtcoef+0x1034>)
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f7f8 fe9c 	bl	8000240 <strcmp>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d116      	bne.n	800753c <filtcoef+0xe04>
        copy_reverse(hm4_44, N, lp1);
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007512:	4897      	ldr	r0, [pc, #604]	; (8007770 <filtcoef+0x1038>)
 8007514:	f7ff f864 	bl	80065e0 <copy_reverse>
        qmf_wrev(h4, N, hp1);
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800751c:	4895      	ldr	r0, [pc, #596]	; (8007774 <filtcoef+0x103c>)
 800751e:	f7ff f88a 	bl	8006636 <qmf_wrev>
        copy(h4, N, lp2);
 8007522:	683a      	ldr	r2, [r7, #0]
 8007524:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007526:	4893      	ldr	r0, [pc, #588]	; (8007774 <filtcoef+0x103c>)
 8007528:	f7ff f8e1 	bl	80066ee <copy>
        qmf_even(hm4_44, N, hp2);
 800752c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800752e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007530:	488f      	ldr	r0, [pc, #572]	; (8007770 <filtcoef+0x1038>)
 8007532:	f7ff f89e 	bl	8006672 <qmf_even>
        return N;
 8007536:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007538:	f001 ba16 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "bior5.5")){
 800753c:	498e      	ldr	r1, [pc, #568]	; (8007778 <filtcoef+0x1040>)
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	f7f8 fe7e 	bl	8000240 <strcmp>
 8007544:	4603      	mov	r3, r0
 8007546:	2b00      	cmp	r3, #0
 8007548:	d116      	bne.n	8007578 <filtcoef+0xe40>
        copy_reverse(hm5_55, N, lp1);
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800754e:	488b      	ldr	r0, [pc, #556]	; (800777c <filtcoef+0x1044>)
 8007550:	f7ff f846 	bl	80065e0 <copy_reverse>
        qmf_wrev(h5, N, hp1);
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007558:	4889      	ldr	r0, [pc, #548]	; (8007780 <filtcoef+0x1048>)
 800755a:	f7ff f86c 	bl	8006636 <qmf_wrev>
        copy(h5, N, lp2);
 800755e:	683a      	ldr	r2, [r7, #0]
 8007560:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007562:	4887      	ldr	r0, [pc, #540]	; (8007780 <filtcoef+0x1048>)
 8007564:	f7ff f8c3 	bl	80066ee <copy>
        qmf_even(hm5_55, N, hp2);
 8007568:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800756a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800756c:	4883      	ldr	r0, [pc, #524]	; (800777c <filtcoef+0x1044>)
 800756e:	f7ff f880 	bl	8006672 <qmf_even>
        return N;
 8007572:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007574:	f001 b9f8 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"bior6.8")){
 8007578:	4982      	ldr	r1, [pc, #520]	; (8007784 <filtcoef+0x104c>)
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f7f8 fe60 	bl	8000240 <strcmp>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d116      	bne.n	80075b4 <filtcoef+0xe7c>
        copy_reverse(hm6_68, N, lp1);
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800758a:	487f      	ldr	r0, [pc, #508]	; (8007788 <filtcoef+0x1050>)
 800758c:	f7ff f828 	bl	80065e0 <copy_reverse>
        qmf_wrev(h6, N, hp1);
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007594:	487d      	ldr	r0, [pc, #500]	; (800778c <filtcoef+0x1054>)
 8007596:	f7ff f84e 	bl	8006636 <qmf_wrev>
        copy(h6, N, lp2);
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800759e:	487b      	ldr	r0, [pc, #492]	; (800778c <filtcoef+0x1054>)
 80075a0:	f7ff f8a5 	bl	80066ee <copy>
        qmf_even(hm6_68, N, hp2);
 80075a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075a8:	4877      	ldr	r0, [pc, #476]	; (8007788 <filtcoef+0x1050>)
 80075aa:	f7ff f862 	bl	8006672 <qmf_even>
        return N;
 80075ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80075b0:	f001 b9da 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "rbior1.1")){
 80075b4:	4976      	ldr	r1, [pc, #472]	; (8007790 <filtcoef+0x1058>)
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f7f8 fe42 	bl	8000240 <strcmp>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d118      	bne.n	80075f4 <filtcoef+0xebc>
        copy_reverse(h1 + 4, N, lp1);
 80075c2:	4b74      	ldr	r3, [pc, #464]	; (8007794 <filtcoef+0x105c>)
 80075c4:	68ba      	ldr	r2, [r7, #8]
 80075c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7ff f809 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm1_11, N, hp1);
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075d2:	4871      	ldr	r0, [pc, #452]	; (8007798 <filtcoef+0x1060>)
 80075d4:	f7ff f82f 	bl	8006636 <qmf_wrev>
        copy(hm1_11, N, lp2);
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075dc:	486e      	ldr	r0, [pc, #440]	; (8007798 <filtcoef+0x1060>)
 80075de:	f7ff f886 	bl	80066ee <copy>
        qmf_even(h1 + 4, N, hp2);
 80075e2:	4b6c      	ldr	r3, [pc, #432]	; (8007794 <filtcoef+0x105c>)
 80075e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80075e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7ff f842 	bl	8006672 <qmf_even>
        return N;
 80075ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80075f0:	f001 b9ba 	b.w	8008968 <filtcoef+0x2230>
    }

    else if (!strcmp(name, "rbior1.3")){
 80075f4:	4969      	ldr	r1, [pc, #420]	; (800779c <filtcoef+0x1064>)
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f7f8 fe22 	bl	8000240 <strcmp>
 80075fc:	4603      	mov	r3, r0
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d118      	bne.n	8007634 <filtcoef+0xefc>
        copy_reverse(h1 + 2, N, lp1);
 8007602:	4b67      	ldr	r3, [pc, #412]	; (80077a0 <filtcoef+0x1068>)
 8007604:	68ba      	ldr	r2, [r7, #8]
 8007606:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007608:	4618      	mov	r0, r3
 800760a:	f7fe ffe9 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm1_13, N, hp1);
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007612:	4864      	ldr	r0, [pc, #400]	; (80077a4 <filtcoef+0x106c>)
 8007614:	f7ff f80f 	bl	8006636 <qmf_wrev>
        copy(hm1_13, N, lp2);
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800761c:	4861      	ldr	r0, [pc, #388]	; (80077a4 <filtcoef+0x106c>)
 800761e:	f7ff f866 	bl	80066ee <copy>
        qmf_even(h1 + 2, N, hp2);
 8007622:	4b5f      	ldr	r3, [pc, #380]	; (80077a0 <filtcoef+0x1068>)
 8007624:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007626:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007628:	4618      	mov	r0, r3
 800762a:	f7ff f822 	bl	8006672 <qmf_even>
        return N;
 800762e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007630:	f001 b99a 	b.w	8008968 <filtcoef+0x2230>
    }

    else if (!strcmp(name, "rbior1.5")){
 8007634:	495c      	ldr	r1, [pc, #368]	; (80077a8 <filtcoef+0x1070>)
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f7f8 fe02 	bl	8000240 <strcmp>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d116      	bne.n	8007670 <filtcoef+0xf38>
        copy_reverse(h1, N, lp1);
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007646:	4859      	ldr	r0, [pc, #356]	; (80077ac <filtcoef+0x1074>)
 8007648:	f7fe ffca 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm1_15, N, hp1);
 800764c:	687a      	ldr	r2, [r7, #4]
 800764e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007650:	4857      	ldr	r0, [pc, #348]	; (80077b0 <filtcoef+0x1078>)
 8007652:	f7fe fff0 	bl	8006636 <qmf_wrev>
        copy(hm1_15, N, lp2);
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800765a:	4855      	ldr	r0, [pc, #340]	; (80077b0 <filtcoef+0x1078>)
 800765c:	f7ff f847 	bl	80066ee <copy>
        qmf_even(h1, N, hp2);
 8007660:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007662:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007664:	4851      	ldr	r0, [pc, #324]	; (80077ac <filtcoef+0x1074>)
 8007666:	f7ff f804 	bl	8006672 <qmf_even>
        return N;
 800766a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800766c:	f001 b97c 	b.w	8008968 <filtcoef+0x2230>
    }

    else if (!strcmp(name, "rbior2.2")){
 8007670:	4950      	ldr	r1, [pc, #320]	; (80077b4 <filtcoef+0x107c>)
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f7f8 fde4 	bl	8000240 <strcmp>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d118      	bne.n	80076b0 <filtcoef+0xf78>
        copy_reverse(h2 + 6, N, lp1);
 800767e:	4b4e      	ldr	r3, [pc, #312]	; (80077b8 <filtcoef+0x1080>)
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007684:	4618      	mov	r0, r3
 8007686:	f7fe ffab 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm2_22, N, hp1);
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800768e:	484b      	ldr	r0, [pc, #300]	; (80077bc <filtcoef+0x1084>)
 8007690:	f7fe ffd1 	bl	8006636 <qmf_wrev>
        copy(hm2_22, N, lp2);
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007698:	4848      	ldr	r0, [pc, #288]	; (80077bc <filtcoef+0x1084>)
 800769a:	f7ff f828 	bl	80066ee <copy>
        qmf_even(h2 + 6, N, hp2);
 800769e:	4b46      	ldr	r3, [pc, #280]	; (80077b8 <filtcoef+0x1080>)
 80076a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80076a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076a4:	4618      	mov	r0, r3
 80076a6:	f7fe ffe4 	bl	8006672 <qmf_even>
        return N;
 80076aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076ac:	f001 b95c 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior2.4")){
 80076b0:	4943      	ldr	r1, [pc, #268]	; (80077c0 <filtcoef+0x1088>)
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f7f8 fdc4 	bl	8000240 <strcmp>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d118      	bne.n	80076f0 <filtcoef+0xfb8>
        copy_reverse(h2 + 4, N, lp1);
 80076be:	4b41      	ldr	r3, [pc, #260]	; (80077c4 <filtcoef+0x108c>)
 80076c0:	68ba      	ldr	r2, [r7, #8]
 80076c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7fe ff8b 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm2_24, N, hp1);
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076ce:	483e      	ldr	r0, [pc, #248]	; (80077c8 <filtcoef+0x1090>)
 80076d0:	f7fe ffb1 	bl	8006636 <qmf_wrev>
        copy(hm2_24, N, lp2);
 80076d4:	683a      	ldr	r2, [r7, #0]
 80076d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076d8:	483b      	ldr	r0, [pc, #236]	; (80077c8 <filtcoef+0x1090>)
 80076da:	f7ff f808 	bl	80066ee <copy>
        qmf_even(h2 + 4, N, hp2);
 80076de:	4b39      	ldr	r3, [pc, #228]	; (80077c4 <filtcoef+0x108c>)
 80076e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80076e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7fe ffc4 	bl	8006672 <qmf_even>
        return N;
 80076ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076ec:	f001 b93c 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior2.6")){
 80076f0:	4936      	ldr	r1, [pc, #216]	; (80077cc <filtcoef+0x1094>)
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f7f8 fda4 	bl	8000240 <strcmp>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d118      	bne.n	8007730 <filtcoef+0xff8>
        copy_reverse(h2 + 2, N, lp1);
 80076fe:	4b34      	ldr	r3, [pc, #208]	; (80077d0 <filtcoef+0x1098>)
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007704:	4618      	mov	r0, r3
 8007706:	f7fe ff6b 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm2_26, N, hp1);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800770e:	4831      	ldr	r0, [pc, #196]	; (80077d4 <filtcoef+0x109c>)
 8007710:	f7fe ff91 	bl	8006636 <qmf_wrev>
        copy(hm2_26, N, lp2);
 8007714:	683a      	ldr	r2, [r7, #0]
 8007716:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007718:	482e      	ldr	r0, [pc, #184]	; (80077d4 <filtcoef+0x109c>)
 800771a:	f7fe ffe8 	bl	80066ee <copy>
        qmf_even(h2 + 2, N, hp2);
 800771e:	4b2c      	ldr	r3, [pc, #176]	; (80077d0 <filtcoef+0x1098>)
 8007720:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007722:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007724:	4618      	mov	r0, r3
 8007726:	f7fe ffa4 	bl	8006672 <qmf_even>
        return N;
 800772a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800772c:	f001 b91c 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior2.8")){
 8007730:	4929      	ldr	r1, [pc, #164]	; (80077d8 <filtcoef+0x10a0>)
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f7f8 fd84 	bl	8000240 <strcmp>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d152      	bne.n	80077e4 <filtcoef+0x10ac>
        copy_reverse(h2, N, lp1);
 800773e:	68ba      	ldr	r2, [r7, #8]
 8007740:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007742:	4826      	ldr	r0, [pc, #152]	; (80077dc <filtcoef+0x10a4>)
 8007744:	f7fe ff4c 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm2_28, N, hp1);
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800774c:	4824      	ldr	r0, [pc, #144]	; (80077e0 <filtcoef+0x10a8>)
 800774e:	f7fe ff72 	bl	8006636 <qmf_wrev>
        copy(hm2_28, N, lp2);
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007756:	4822      	ldr	r0, [pc, #136]	; (80077e0 <filtcoef+0x10a8>)
 8007758:	f7fe ffc9 	bl	80066ee <copy>
        qmf_even(h2, N, hp2);
 800775c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800775e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007760:	481e      	ldr	r0, [pc, #120]	; (80077dc <filtcoef+0x10a4>)
 8007762:	f7fe ff86 	bl	8006672 <qmf_even>
        return N;
 8007766:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007768:	f001 b8fe 	b.w	8008968 <filtcoef+0x2230>
 800776c:	0800f1b0 	.word	0x0800f1b0
 8007770:	08016048 	.word	0x08016048
 8007774:	08015ff8 	.word	0x08015ff8
 8007778:	0800f1b8 	.word	0x0800f1b8
 800777c:	080160f8 	.word	0x080160f8
 8007780:	08016098 	.word	0x08016098
 8007784:	0800f1c0 	.word	0x0800f1c0
 8007788:	080161e8 	.word	0x080161e8
 800778c:	08016158 	.word	0x08016158
 8007790:	0800f1c8 	.word	0x0800f1c8
 8007794:	08015aa8 	.word	0x08015aa8
 8007798:	08015ad8 	.word	0x08015ad8
 800779c:	0800f1d4 	.word	0x0800f1d4
 80077a0:	08015a98 	.word	0x08015a98
 80077a4:	08015ae8 	.word	0x08015ae8
 80077a8:	0800f1e0 	.word	0x0800f1e0
 80077ac:	08015a88 	.word	0x08015a88
 80077b0:	08015b18 	.word	0x08015b18
 80077b4:	0800f1ec 	.word	0x0800f1ec
 80077b8:	08015b98 	.word	0x08015b98
 80077bc:	08015bf8 	.word	0x08015bf8
 80077c0:	0800f1f8 	.word	0x0800f1f8
 80077c4:	08015b88 	.word	0x08015b88
 80077c8:	08015c28 	.word	0x08015c28
 80077cc:	0800f204 	.word	0x0800f204
 80077d0:	08015b78 	.word	0x08015b78
 80077d4:	08015c78 	.word	0x08015c78
 80077d8:	0800f210 	.word	0x0800f210
 80077dc:	08015b68 	.word	0x08015b68
 80077e0:	08015ce8 	.word	0x08015ce8
    }

    else if (!strcmp(name, "rbior3.1")){
 80077e4:	49a2      	ldr	r1, [pc, #648]	; (8007a70 <filtcoef+0x1338>)
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f7f8 fd2a 	bl	8000240 <strcmp>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d118      	bne.n	8007824 <filtcoef+0x10ec>
        copy_reverse(h3 + 8, N, lp1);
 80077f2:	4ba0      	ldr	r3, [pc, #640]	; (8007a74 <filtcoef+0x133c>)
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7fe fef1 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm3_31, N, hp1);
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007802:	489d      	ldr	r0, [pc, #628]	; (8007a78 <filtcoef+0x1340>)
 8007804:	f7fe ff17 	bl	8006636 <qmf_wrev>
        copy(hm3_31, N, lp2);
 8007808:	683a      	ldr	r2, [r7, #0]
 800780a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800780c:	489a      	ldr	r0, [pc, #616]	; (8007a78 <filtcoef+0x1340>)
 800780e:	f7fe ff6e 	bl	80066ee <copy>
        qmf_even(h3 + 8, N, hp2);
 8007812:	4b98      	ldr	r3, [pc, #608]	; (8007a74 <filtcoef+0x133c>)
 8007814:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007816:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007818:	4618      	mov	r0, r3
 800781a:	f7fe ff2a 	bl	8006672 <qmf_even>
        return N;
 800781e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007820:	f001 b8a2 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior3.3")){
 8007824:	4995      	ldr	r1, [pc, #596]	; (8007a7c <filtcoef+0x1344>)
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f7f8 fd0a 	bl	8000240 <strcmp>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d118      	bne.n	8007864 <filtcoef+0x112c>
        copy_reverse(h3 + 6, N, lp1);
 8007832:	4b93      	ldr	r3, [pc, #588]	; (8007a80 <filtcoef+0x1348>)
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007838:	4618      	mov	r0, r3
 800783a:	f7fe fed1 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm3_33, N, hp1);
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007842:	4890      	ldr	r0, [pc, #576]	; (8007a84 <filtcoef+0x134c>)
 8007844:	f7fe fef7 	bl	8006636 <qmf_wrev>
        copy(hm3_33, N, lp2);
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800784c:	488d      	ldr	r0, [pc, #564]	; (8007a84 <filtcoef+0x134c>)
 800784e:	f7fe ff4e 	bl	80066ee <copy>
        qmf_even(h3 + 6, N, hp2);
 8007852:	4b8b      	ldr	r3, [pc, #556]	; (8007a80 <filtcoef+0x1348>)
 8007854:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007856:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007858:	4618      	mov	r0, r3
 800785a:	f7fe ff0a 	bl	8006672 <qmf_even>
        return N;
 800785e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007860:	f001 b882 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior3.5")){
 8007864:	4988      	ldr	r1, [pc, #544]	; (8007a88 <filtcoef+0x1350>)
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f7f8 fcea 	bl	8000240 <strcmp>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d118      	bne.n	80078a4 <filtcoef+0x116c>
        copy_reverse(h3 + 4, N, lp1);
 8007872:	4b86      	ldr	r3, [pc, #536]	; (8007a8c <filtcoef+0x1354>)
 8007874:	68ba      	ldr	r2, [r7, #8]
 8007876:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007878:	4618      	mov	r0, r3
 800787a:	f7fe feb1 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm3_35, N, hp1);
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007882:	4883      	ldr	r0, [pc, #524]	; (8007a90 <filtcoef+0x1358>)
 8007884:	f7fe fed7 	bl	8006636 <qmf_wrev>
        copy(hm3_35, N, lp2);
 8007888:	683a      	ldr	r2, [r7, #0]
 800788a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800788c:	4880      	ldr	r0, [pc, #512]	; (8007a90 <filtcoef+0x1358>)
 800788e:	f7fe ff2e 	bl	80066ee <copy>
        qmf_even(h3 + 4, N, hp2);
 8007892:	4b7e      	ldr	r3, [pc, #504]	; (8007a8c <filtcoef+0x1354>)
 8007894:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007896:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007898:	4618      	mov	r0, r3
 800789a:	f7fe feea 	bl	8006672 <qmf_even>
        return N;
 800789e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078a0:	f001 b862 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior3.7")){
 80078a4:	497b      	ldr	r1, [pc, #492]	; (8007a94 <filtcoef+0x135c>)
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f7f8 fcca 	bl	8000240 <strcmp>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d118      	bne.n	80078e4 <filtcoef+0x11ac>
        copy_reverse(h3 + 2, N, lp1);
 80078b2:	4b79      	ldr	r3, [pc, #484]	; (8007a98 <filtcoef+0x1360>)
 80078b4:	68ba      	ldr	r2, [r7, #8]
 80078b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fe fe91 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm3_37, N, hp1);
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078c2:	4876      	ldr	r0, [pc, #472]	; (8007a9c <filtcoef+0x1364>)
 80078c4:	f7fe feb7 	bl	8006636 <qmf_wrev>
        copy(hm3_37, N, lp2);
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078cc:	4873      	ldr	r0, [pc, #460]	; (8007a9c <filtcoef+0x1364>)
 80078ce:	f7fe ff0e 	bl	80066ee <copy>
        qmf_even(h3 + 2, N, hp2);
 80078d2:	4b71      	ldr	r3, [pc, #452]	; (8007a98 <filtcoef+0x1360>)
 80078d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80078d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078d8:	4618      	mov	r0, r3
 80078da:	f7fe feca 	bl	8006672 <qmf_even>
        return N;
 80078de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80078e0:	f001 b842 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior3.9")){
 80078e4:	496e      	ldr	r1, [pc, #440]	; (8007aa0 <filtcoef+0x1368>)
 80078e6:	68f8      	ldr	r0, [r7, #12]
 80078e8:	f7f8 fcaa 	bl	8000240 <strcmp>
 80078ec:	4603      	mov	r3, r0
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d116      	bne.n	8007920 <filtcoef+0x11e8>
        copy_reverse(h3, N, lp1);
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078f6:	486b      	ldr	r0, [pc, #428]	; (8007aa4 <filtcoef+0x136c>)
 80078f8:	f7fe fe72 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm3_39, N, hp1);
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007900:	4869      	ldr	r0, [pc, #420]	; (8007aa8 <filtcoef+0x1370>)
 8007902:	f7fe fe98 	bl	8006636 <qmf_wrev>
        copy(hm3_39, N, lp2);
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800790a:	4867      	ldr	r0, [pc, #412]	; (8007aa8 <filtcoef+0x1370>)
 800790c:	f7fe feef 	bl	80066ee <copy>
        qmf_even(h3, N, hp2);
 8007910:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007912:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007914:	4863      	ldr	r0, [pc, #396]	; (8007aa4 <filtcoef+0x136c>)
 8007916:	f7fe feac 	bl	8006672 <qmf_even>
        return N;
 800791a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800791c:	f001 b824 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior4.4")){
 8007920:	4962      	ldr	r1, [pc, #392]	; (8007aac <filtcoef+0x1374>)
 8007922:	68f8      	ldr	r0, [r7, #12]
 8007924:	f7f8 fc8c 	bl	8000240 <strcmp>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d116      	bne.n	800795c <filtcoef+0x1224>
        copy_reverse(h4, N, lp1);
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007932:	485f      	ldr	r0, [pc, #380]	; (8007ab0 <filtcoef+0x1378>)
 8007934:	f7fe fe54 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm4_44, N, hp1);
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800793c:	485d      	ldr	r0, [pc, #372]	; (8007ab4 <filtcoef+0x137c>)
 800793e:	f7fe fe7a 	bl	8006636 <qmf_wrev>
        copy(hm4_44, N, lp2);
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007946:	485b      	ldr	r0, [pc, #364]	; (8007ab4 <filtcoef+0x137c>)
 8007948:	f7fe fed1 	bl	80066ee <copy>
        qmf_even(h4, N, hp2);
 800794c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800794e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007950:	4857      	ldr	r0, [pc, #348]	; (8007ab0 <filtcoef+0x1378>)
 8007952:	f7fe fe8e 	bl	8006672 <qmf_even>
        return N;
 8007956:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007958:	f001 b806 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior5.5")){
 800795c:	4956      	ldr	r1, [pc, #344]	; (8007ab8 <filtcoef+0x1380>)
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f7f8 fc6e 	bl	8000240 <strcmp>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d116      	bne.n	8007998 <filtcoef+0x1260>
        copy_reverse(h5, N, lp1);
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800796e:	4853      	ldr	r0, [pc, #332]	; (8007abc <filtcoef+0x1384>)
 8007970:	f7fe fe36 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm5_55, N, hp1);
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007978:	4851      	ldr	r0, [pc, #324]	; (8007ac0 <filtcoef+0x1388>)
 800797a:	f7fe fe5c 	bl	8006636 <qmf_wrev>
        copy(hm5_55, N, lp2);
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007982:	484f      	ldr	r0, [pc, #316]	; (8007ac0 <filtcoef+0x1388>)
 8007984:	f7fe feb3 	bl	80066ee <copy>
        qmf_even(h5, N, hp2);
 8007988:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800798a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800798c:	484b      	ldr	r0, [pc, #300]	; (8007abc <filtcoef+0x1384>)
 800798e:	f7fe fe70 	bl	8006672 <qmf_even>
        return N;
 8007992:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007994:	f000 bfe8 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "rbior6.8")){
 8007998:	494a      	ldr	r1, [pc, #296]	; (8007ac4 <filtcoef+0x138c>)
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f7f8 fc50 	bl	8000240 <strcmp>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d116      	bne.n	80079d4 <filtcoef+0x129c>
        copy_reverse(h6, N, lp1);
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079aa:	4847      	ldr	r0, [pc, #284]	; (8007ac8 <filtcoef+0x1390>)
 80079ac:	f7fe fe18 	bl	80065e0 <copy_reverse>
        qmf_wrev(hm6_68, N, hp1);
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079b4:	4845      	ldr	r0, [pc, #276]	; (8007acc <filtcoef+0x1394>)
 80079b6:	f7fe fe3e 	bl	8006636 <qmf_wrev>
        copy(hm6_68, N, lp2);
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079be:	4843      	ldr	r0, [pc, #268]	; (8007acc <filtcoef+0x1394>)
 80079c0:	f7fe fe95 	bl	80066ee <copy>
        qmf_even(h6, N, hp2);
 80079c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80079c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079c8:	483f      	ldr	r0, [pc, #252]	; (8007ac8 <filtcoef+0x1390>)
 80079ca:	f7fe fe52 	bl	8006672 <qmf_even>
        return N;
 80079ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079d0:	f000 bfca 	b.w	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"coif1")){
 80079d4:	493e      	ldr	r1, [pc, #248]	; (8007ad0 <filtcoef+0x1398>)
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f7f8 fc32 	bl	8000240 <strcmp>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d17a      	bne.n	8007ad8 <filtcoef+0x13a0>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 80079e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80079e4:	00db      	lsls	r3, r3, #3
 80079e6:	4618      	mov	r0, r3
 80079e8:	f002 fa2e 	bl	8009e48 <malloc>
 80079ec:	4603      	mov	r3, r0
 80079ee:	617b      	str	r3, [r7, #20]

        copy(coif1, N, coeffTemp);
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079f4:	4837      	ldr	r0, [pc, #220]	; (8007ad4 <filtcoef+0x139c>)
 80079f6:	f7fe fe7a 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 80079fa:	2300      	movs	r3, #0
 80079fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80079fe:	e012      	b.n	8007a26 <filtcoef+0x12ee>
            coeffTemp[i] *= M_SQRT2;
 8007a00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	4413      	add	r3, r2
 8007a08:	ed93 7b00 	vldr	d7, [r3]
 8007a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a0e:	00db      	lsls	r3, r3, #3
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	4413      	add	r3, r2
 8007a14:	ed9f 6b14 	vldr	d6, [pc, #80]	; 8007a68 <filtcoef+0x1330>
 8007a18:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a1c:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007a20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a22:	3301      	adds	r3, #1
 8007a24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a26:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007a28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	dbe8      	blt.n	8007a00 <filtcoef+0x12c8>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a32:	6978      	ldr	r0, [r7, #20]
 8007a34:	f7fe fdd4 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a3c:	6978      	ldr	r0, [r7, #20]
 8007a3e:	f7fe fdfa 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a46:	6978      	ldr	r0, [r7, #20]
 8007a48:	f7fe fe51 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007a4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007a4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a50:	6978      	ldr	r0, [r7, #20]
 8007a52:	f7fe fe0e 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007a56:	6978      	ldr	r0, [r7, #20]
 8007a58:	f002 f9fe 	bl	8009e58 <free>

        return N;
 8007a5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a5e:	f000 bf83 	b.w	8008968 <filtcoef+0x2230>
 8007a62:	bf00      	nop
 8007a64:	f3af 8000 	nop.w
 8007a68:	667f3bcd 	.word	0x667f3bcd
 8007a6c:	3ff6a09e 	.word	0x3ff6a09e
 8007a70:	0800f21c 	.word	0x0800f21c
 8007a74:	08015db8 	.word	0x08015db8
 8007a78:	08015e18 	.word	0x08015e18
 8007a7c:	0800f228 	.word	0x0800f228
 8007a80:	08015da8 	.word	0x08015da8
 8007a84:	08015e38 	.word	0x08015e38
 8007a88:	0800f234 	.word	0x0800f234
 8007a8c:	08015d98 	.word	0x08015d98
 8007a90:	08015e78 	.word	0x08015e78
 8007a94:	0800f240 	.word	0x0800f240
 8007a98:	08015d88 	.word	0x08015d88
 8007a9c:	08015ed8 	.word	0x08015ed8
 8007aa0:	0800f24c 	.word	0x0800f24c
 8007aa4:	08015d78 	.word	0x08015d78
 8007aa8:	08015f58 	.word	0x08015f58
 8007aac:	0800f258 	.word	0x0800f258
 8007ab0:	08015ff8 	.word	0x08015ff8
 8007ab4:	08016048 	.word	0x08016048
 8007ab8:	0800f264 	.word	0x0800f264
 8007abc:	08016098 	.word	0x08016098
 8007ac0:	080160f8 	.word	0x080160f8
 8007ac4:	0800f270 	.word	0x0800f270
 8007ac8:	08016158 	.word	0x08016158
 8007acc:	080161e8 	.word	0x080161e8
 8007ad0:	0800f398 	.word	0x0800f398
 8007ad4:	080130c8 	.word	0x080130c8
	}
	else if (!strcmp(name,"coif2")){
 8007ad8:	499b      	ldr	r1, [pc, #620]	; (8007d48 <filtcoef+0x1610>)
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f7f8 fbb0 	bl	8000240 <strcmp>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d13f      	bne.n	8007b66 <filtcoef+0x142e>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007ae6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ae8:	00db      	lsls	r3, r3, #3
 8007aea:	4618      	mov	r0, r3
 8007aec:	f002 f9ac 	bl	8009e48 <malloc>
 8007af0:	4603      	mov	r3, r0
 8007af2:	61bb      	str	r3, [r7, #24]

        copy(coif2, N, coeffTemp);
 8007af4:	69ba      	ldr	r2, [r7, #24]
 8007af6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007af8:	4894      	ldr	r0, [pc, #592]	; (8007d4c <filtcoef+0x1614>)
 8007afa:	f7fe fdf8 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007afe:	2300      	movs	r3, #0
 8007b00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b02:	e012      	b.n	8007b2a <filtcoef+0x13f2>
            coeffTemp[i] *= M_SQRT2;
 8007b04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	69ba      	ldr	r2, [r7, #24]
 8007b0a:	4413      	add	r3, r2
 8007b0c:	ed93 7b00 	vldr	d7, [r3]
 8007b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b12:	00db      	lsls	r3, r3, #3
 8007b14:	69ba      	ldr	r2, [r7, #24]
 8007b16:	4413      	add	r3, r2
 8007b18:	ed9f 6b89 	vldr	d6, [pc, #548]	; 8007d40 <filtcoef+0x1608>
 8007b1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b20:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b26:	3301      	adds	r3, #1
 8007b28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b2a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b2c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	dbe8      	blt.n	8007b04 <filtcoef+0x13cc>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007b32:	68ba      	ldr	r2, [r7, #8]
 8007b34:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b36:	69b8      	ldr	r0, [r7, #24]
 8007b38:	f7fe fd52 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b40:	69b8      	ldr	r0, [r7, #24]
 8007b42:	f7fe fd78 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b4a:	69b8      	ldr	r0, [r7, #24]
 8007b4c:	f7fe fdcf 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007b50:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b54:	69b8      	ldr	r0, [r7, #24]
 8007b56:	f7fe fd8c 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007b5a:	69b8      	ldr	r0, [r7, #24]
 8007b5c:	f002 f97c 	bl	8009e58 <free>

        return N;
 8007b60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b62:	f000 bf01 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"coif3")){
 8007b66:	497a      	ldr	r1, [pc, #488]	; (8007d50 <filtcoef+0x1618>)
 8007b68:	68f8      	ldr	r0, [r7, #12]
 8007b6a:	f7f8 fb69 	bl	8000240 <strcmp>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d13f      	bne.n	8007bf4 <filtcoef+0x14bc>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007b74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f002 f965 	bl	8009e48 <malloc>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	61fb      	str	r3, [r7, #28]

        copy(coif3, N, coeffTemp);
 8007b82:	69fa      	ldr	r2, [r7, #28]
 8007b84:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b86:	4873      	ldr	r0, [pc, #460]	; (8007d54 <filtcoef+0x161c>)
 8007b88:	f7fe fdb1 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b90:	e012      	b.n	8007bb8 <filtcoef+0x1480>
            coeffTemp[i] *= M_SQRT2;
 8007b92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b94:	00db      	lsls	r3, r3, #3
 8007b96:	69fa      	ldr	r2, [r7, #28]
 8007b98:	4413      	add	r3, r2
 8007b9a:	ed93 7b00 	vldr	d7, [r3]
 8007b9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ba0:	00db      	lsls	r3, r3, #3
 8007ba2:	69fa      	ldr	r2, [r7, #28]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8007d40 <filtcoef+0x1608>
 8007baa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007bae:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007bb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bb8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007bba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	dbe8      	blt.n	8007b92 <filtcoef+0x145a>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007bc4:	69f8      	ldr	r0, [r7, #28]
 8007bc6:	f7fe fd0b 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007bce:	69f8      	ldr	r0, [r7, #28]
 8007bd0:	f7fe fd31 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007bd4:	683a      	ldr	r2, [r7, #0]
 8007bd6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007bd8:	69f8      	ldr	r0, [r7, #28]
 8007bda:	f7fe fd88 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007bde:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007be0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007be2:	69f8      	ldr	r0, [r7, #28]
 8007be4:	f7fe fd45 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007be8:	69f8      	ldr	r0, [r7, #28]
 8007bea:	f002 f935 	bl	8009e58 <free>

        return N;
 8007bee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bf0:	f000 beba 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"coif4")){
 8007bf4:	4958      	ldr	r1, [pc, #352]	; (8007d58 <filtcoef+0x1620>)
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f7f8 fb22 	bl	8000240 <strcmp>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d13f      	bne.n	8007c82 <filtcoef+0x154a>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007c02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c04:	00db      	lsls	r3, r3, #3
 8007c06:	4618      	mov	r0, r3
 8007c08:	f002 f91e 	bl	8009e48 <malloc>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	623b      	str	r3, [r7, #32]

        copy(coif4, N, coeffTemp);
 8007c10:	6a3a      	ldr	r2, [r7, #32]
 8007c12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c14:	4851      	ldr	r0, [pc, #324]	; (8007d5c <filtcoef+0x1624>)
 8007c16:	f7fe fd6a 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c1e:	e012      	b.n	8007c46 <filtcoef+0x150e>
            coeffTemp[i] *= M_SQRT2;
 8007c20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c22:	00db      	lsls	r3, r3, #3
 8007c24:	6a3a      	ldr	r2, [r7, #32]
 8007c26:	4413      	add	r3, r2
 8007c28:	ed93 7b00 	vldr	d7, [r3]
 8007c2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c2e:	00db      	lsls	r3, r3, #3
 8007c30:	6a3a      	ldr	r2, [r7, #32]
 8007c32:	4413      	add	r3, r2
 8007c34:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8007d40 <filtcoef+0x1608>
 8007c38:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c3c:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007c40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007c42:	3301      	adds	r3, #1
 8007c44:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c46:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007c48:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	dbe8      	blt.n	8007c20 <filtcoef+0x14e8>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007c4e:	68ba      	ldr	r2, [r7, #8]
 8007c50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c52:	6a38      	ldr	r0, [r7, #32]
 8007c54:	f7fe fcc4 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c5c:	6a38      	ldr	r0, [r7, #32]
 8007c5e:	f7fe fcea 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007c62:	683a      	ldr	r2, [r7, #0]
 8007c64:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c66:	6a38      	ldr	r0, [r7, #32]
 8007c68:	f7fe fd41 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007c6c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007c70:	6a38      	ldr	r0, [r7, #32]
 8007c72:	f7fe fcfe 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007c76:	6a38      	ldr	r0, [r7, #32]
 8007c78:	f002 f8ee 	bl	8009e58 <free>

        return N;
 8007c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c7e:	f000 be73 	b.w	8008968 <filtcoef+0x2230>
	}
	else if (!strcmp(name,"coif5")){
 8007c82:	4937      	ldr	r1, [pc, #220]	; (8007d60 <filtcoef+0x1628>)
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7f8 fadb 	bl	8000240 <strcmp>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d13f      	bne.n	8007d10 <filtcoef+0x15d8>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007c90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007c92:	00db      	lsls	r3, r3, #3
 8007c94:	4618      	mov	r0, r3
 8007c96:	f002 f8d7 	bl	8009e48 <malloc>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24

        copy(coif5, N, coeffTemp);
 8007c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ca0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ca2:	4830      	ldr	r0, [pc, #192]	; (8007d64 <filtcoef+0x162c>)
 8007ca4:	f7fe fd23 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007ca8:	2300      	movs	r3, #0
 8007caa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cac:	e012      	b.n	8007cd4 <filtcoef+0x159c>
            coeffTemp[i] *= M_SQRT2;
 8007cae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cb0:	00db      	lsls	r3, r3, #3
 8007cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cb4:	4413      	add	r3, r2
 8007cb6:	ed93 7b00 	vldr	d7, [r3]
 8007cba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cbc:	00db      	lsls	r3, r3, #3
 8007cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cc0:	4413      	add	r3, r2
 8007cc2:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8007d40 <filtcoef+0x1608>
 8007cc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007cca:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007cce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cd4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007cd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	dbe8      	blt.n	8007cae <filtcoef+0x1576>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007cdc:	68ba      	ldr	r2, [r7, #8]
 8007cde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ce0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ce2:	f7fe fc7d 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007cea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007cec:	f7fe fca3 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007cf0:	683a      	ldr	r2, [r7, #0]
 8007cf2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007cf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007cf6:	f7fe fcfa 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007cfa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007cfc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007cfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007d00:	f7fe fcb7 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007d04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007d06:	f002 f8a7 	bl	8009e58 <free>

        return N;
 8007d0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d0c:	f000 be2c 	b.w	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "coif6")){
 8007d10:	4915      	ldr	r1, [pc, #84]	; (8007d68 <filtcoef+0x1630>)
 8007d12:	68f8      	ldr	r0, [r7, #12]
 8007d14:	f7f8 fa94 	bl	8000240 <strcmp>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d159      	bne.n	8007dd2 <filtcoef+0x169a>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007d1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d20:	00db      	lsls	r3, r3, #3
 8007d22:	4618      	mov	r0, r3
 8007d24:	f002 f890 	bl	8009e48 <malloc>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	62bb      	str	r3, [r7, #40]	; 0x28

        copy(coif6, N, coeffTemp);
 8007d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007d30:	480e      	ldr	r0, [pc, #56]	; (8007d6c <filtcoef+0x1634>)
 8007d32:	f7fe fcdc 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007d36:	2300      	movs	r3, #0
 8007d38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d3a:	e02c      	b.n	8007d96 <filtcoef+0x165e>
 8007d3c:	f3af 8000 	nop.w
 8007d40:	667f3bcd 	.word	0x667f3bcd
 8007d44:	3ff6a09e 	.word	0x3ff6a09e
 8007d48:	0800f3a0 	.word	0x0800f3a0
 8007d4c:	080130f8 	.word	0x080130f8
 8007d50:	0800f3a8 	.word	0x0800f3a8
 8007d54:	08013158 	.word	0x08013158
 8007d58:	0800f3b0 	.word	0x0800f3b0
 8007d5c:	080131e8 	.word	0x080131e8
 8007d60:	0800f3b8 	.word	0x0800f3b8
 8007d64:	080132a8 	.word	0x080132a8
 8007d68:	0800f3c0 	.word	0x0800f3c0
 8007d6c:	08013398 	.word	0x08013398
            coeffTemp[i] *= M_SQRT2;
 8007d70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d72:	00db      	lsls	r3, r3, #3
 8007d74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d76:	4413      	add	r3, r2
 8007d78:	ed93 7b00 	vldr	d7, [r3]
 8007d7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d82:	4413      	add	r3, r2
 8007d84:	ed9f 6ba2 	vldr	d6, [pc, #648]	; 8008010 <filtcoef+0x18d8>
 8007d88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007d8c:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d92:	3301      	adds	r3, #1
 8007d94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d96:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007d98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	dbe8      	blt.n	8007d70 <filtcoef+0x1638>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007da2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007da4:	f7fe fc1c 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dae:	f7fe fc42 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007db6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007db8:	f7fe fc99 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007dbc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007dbe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007dc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dc2:	f7fe fc56 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007dc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dc8:	f002 f846 	bl	8009e58 <free>

        return N;
 8007dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007dce:	f000 bdcb 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif7")){
 8007dd2:	4991      	ldr	r1, [pc, #580]	; (8008018 <filtcoef+0x18e0>)
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f7f8 fa33 	bl	8000240 <strcmp>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d13f      	bne.n	8007e60 <filtcoef+0x1728>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007de0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007de2:	00db      	lsls	r3, r3, #3
 8007de4:	4618      	mov	r0, r3
 8007de6:	f002 f82f 	bl	8009e48 <malloc>
 8007dea:	4603      	mov	r3, r0
 8007dec:	62fb      	str	r3, [r7, #44]	; 0x2c

        copy(coif7, N, coeffTemp);
 8007dee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007df0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007df2:	488a      	ldr	r0, [pc, #552]	; (800801c <filtcoef+0x18e4>)
 8007df4:	f7fe fc7b 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007df8:	2300      	movs	r3, #0
 8007dfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007dfc:	e012      	b.n	8007e24 <filtcoef+0x16ec>
            coeffTemp[i] *= M_SQRT2;
 8007dfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e00:	00db      	lsls	r3, r3, #3
 8007e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e04:	4413      	add	r3, r2
 8007e06:	ed93 7b00 	vldr	d7, [r3]
 8007e0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e0c:	00db      	lsls	r3, r3, #3
 8007e0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e10:	4413      	add	r3, r2
 8007e12:	ed9f 6b7f 	vldr	d6, [pc, #508]	; 8008010 <filtcoef+0x18d8>
 8007e16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e1a:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007e1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e20:	3301      	adds	r3, #1
 8007e22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	dbe8      	blt.n	8007dfe <filtcoef+0x16c6>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e32:	f7fe fbd5 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e3c:	f7fe fbfb 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007e40:	683a      	ldr	r2, [r7, #0]
 8007e42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e46:	f7fe fc52 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007e4a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007e4c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e50:	f7fe fc0f 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007e54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007e56:	f001 ffff 	bl	8009e58 <free>

        return N;
 8007e5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e5c:	f000 bd84 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif8")){
 8007e60:	496f      	ldr	r1, [pc, #444]	; (8008020 <filtcoef+0x18e8>)
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f7f8 f9ec 	bl	8000240 <strcmp>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d13f      	bne.n	8007eee <filtcoef+0x17b6>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007e6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007e70:	00db      	lsls	r3, r3, #3
 8007e72:	4618      	mov	r0, r3
 8007e74:	f001 ffe8 	bl	8009e48 <malloc>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	633b      	str	r3, [r7, #48]	; 0x30

        copy(coif8, N, coeffTemp);
 8007e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e80:	4868      	ldr	r0, [pc, #416]	; (8008024 <filtcoef+0x18ec>)
 8007e82:	f7fe fc34 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007e86:	2300      	movs	r3, #0
 8007e88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e8a:	e012      	b.n	8007eb2 <filtcoef+0x177a>
            coeffTemp[i] *= M_SQRT2;
 8007e8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e8e:	00db      	lsls	r3, r3, #3
 8007e90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e92:	4413      	add	r3, r2
 8007e94:	ed93 7b00 	vldr	d7, [r3]
 8007e98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e9e:	4413      	add	r3, r2
 8007ea0:	ed9f 6b5b 	vldr	d6, [pc, #364]	; 8008010 <filtcoef+0x18d8>
 8007ea4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ea8:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007eac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007eae:	3301      	adds	r3, #1
 8007eb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eb2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007eb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	dbe8      	blt.n	8007e8c <filtcoef+0x1754>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007eba:	68ba      	ldr	r2, [r7, #8]
 8007ebc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ebe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ec0:	f7fe fb8e 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ec8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007eca:	f7fe fbb4 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007ece:	683a      	ldr	r2, [r7, #0]
 8007ed0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ed2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ed4:	f7fe fc0b 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007ed8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007eda:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007edc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ede:	f7fe fbc8 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007ee2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ee4:	f001 ffb8 	bl	8009e58 <free>

        return N;
 8007ee8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007eea:	f000 bd3d 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif9")){
 8007eee:	494e      	ldr	r1, [pc, #312]	; (8008028 <filtcoef+0x18f0>)
 8007ef0:	68f8      	ldr	r0, [r7, #12]
 8007ef2:	f7f8 f9a5 	bl	8000240 <strcmp>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d13f      	bne.n	8007f7c <filtcoef+0x1844>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007efc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	4618      	mov	r0, r3
 8007f02:	f001 ffa1 	bl	8009e48 <malloc>
 8007f06:	4603      	mov	r3, r0
 8007f08:	637b      	str	r3, [r7, #52]	; 0x34

        copy(coif9, N, coeffTemp);
 8007f0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f0e:	4847      	ldr	r0, [pc, #284]	; (800802c <filtcoef+0x18f4>)
 8007f10:	f7fe fbed 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007f14:	2300      	movs	r3, #0
 8007f16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f18:	e012      	b.n	8007f40 <filtcoef+0x1808>
            coeffTemp[i] *= M_SQRT2;
 8007f1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f1c:	00db      	lsls	r3, r3, #3
 8007f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f20:	4413      	add	r3, r2
 8007f22:	ed93 7b00 	vldr	d7, [r3]
 8007f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f28:	00db      	lsls	r3, r3, #3
 8007f2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f2c:	4413      	add	r3, r2
 8007f2e:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8008010 <filtcoef+0x18d8>
 8007f32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f36:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007f3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007f42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f44:	429a      	cmp	r2, r3
 8007f46:	dbe8      	blt.n	8007f1a <filtcoef+0x17e2>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f4c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f4e:	f7fe fb47 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f56:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f58:	f7fe fb6d 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007f5c:	683a      	ldr	r2, [r7, #0]
 8007f5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f60:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f62:	f7fe fbc4 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007f66:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007f68:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f6c:	f7fe fb81 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007f70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007f72:	f001 ff71 	bl	8009e58 <free>

        return N;
 8007f76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f78:	f000 bcf6 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif10")){
 8007f7c:	492c      	ldr	r1, [pc, #176]	; (8008030 <filtcoef+0x18f8>)
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f7f8 f95e 	bl	8000240 <strcmp>
 8007f84:	4603      	mov	r3, r0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d156      	bne.n	8008038 <filtcoef+0x1900>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8007f8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f8c:	00db      	lsls	r3, r3, #3
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f001 ff5a 	bl	8009e48 <malloc>
 8007f94:	4603      	mov	r3, r0
 8007f96:	63bb      	str	r3, [r7, #56]	; 0x38

        copy(coif10, N, coeffTemp);
 8007f98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f9a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f9c:	4825      	ldr	r0, [pc, #148]	; (8008034 <filtcoef+0x18fc>)
 8007f9e:	f7fe fba6 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fa6:	e012      	b.n	8007fce <filtcoef+0x1896>
            coeffTemp[i] *= M_SQRT2;
 8007fa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007faa:	00db      	lsls	r3, r3, #3
 8007fac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fae:	4413      	add	r3, r2
 8007fb0:	ed93 7b00 	vldr	d7, [r3]
 8007fb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007fb6:	00db      	lsls	r3, r3, #3
 8007fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fba:	4413      	add	r3, r2
 8007fbc:	ed9f 6b14 	vldr	d6, [pc, #80]	; 8008010 <filtcoef+0x18d8>
 8007fc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007fc4:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8007fc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007fca:	3301      	adds	r3, #1
 8007fcc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007fd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	dbe8      	blt.n	8007fa8 <filtcoef+0x1870>
        }

        copy_reverse(coeffTemp, N, lp1);
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007fda:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007fdc:	f7fe fb00 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007fe4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007fe6:	f7fe fb26 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007fee:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ff0:	f7fe fb7d 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8007ff4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007ff6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007ff8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007ffa:	f7fe fb3a 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8007ffe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008000:	f001 ff2a 	bl	8009e58 <free>

        return N;
 8008004:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008006:	f000 bcaf 	b.w	8008968 <filtcoef+0x2230>
 800800a:	bf00      	nop
 800800c:	f3af 8000 	nop.w
 8008010:	667f3bcd 	.word	0x667f3bcd
 8008014:	3ff6a09e 	.word	0x3ff6a09e
 8008018:	0800f3c8 	.word	0x0800f3c8
 800801c:	080134b8 	.word	0x080134b8
 8008020:	0800f3d0 	.word	0x0800f3d0
 8008024:	08013608 	.word	0x08013608
 8008028:	0800f3d8 	.word	0x0800f3d8
 800802c:	08013788 	.word	0x08013788
 8008030:	0800f3e0 	.word	0x0800f3e0
 8008034:	08013938 	.word	0x08013938
    }
    else if (!strcmp(name, "coif11")){
 8008038:	4999      	ldr	r1, [pc, #612]	; (80082a0 <filtcoef+0x1b68>)
 800803a:	68f8      	ldr	r0, [r7, #12]
 800803c:	f7f8 f900 	bl	8000240 <strcmp>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d13f      	bne.n	80080c6 <filtcoef+0x198e>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8008046:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008048:	00db      	lsls	r3, r3, #3
 800804a:	4618      	mov	r0, r3
 800804c:	f001 fefc 	bl	8009e48 <malloc>
 8008050:	4603      	mov	r3, r0
 8008052:	63fb      	str	r3, [r7, #60]	; 0x3c

        copy(coif11, N, coeffTemp);
 8008054:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008056:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008058:	4892      	ldr	r0, [pc, #584]	; (80082a4 <filtcoef+0x1b6c>)
 800805a:	f7fe fb48 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 800805e:	2300      	movs	r3, #0
 8008060:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008062:	e012      	b.n	800808a <filtcoef+0x1952>
            coeffTemp[i] *= M_SQRT2;
 8008064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008066:	00db      	lsls	r3, r3, #3
 8008068:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800806a:	4413      	add	r3, r2
 800806c:	ed93 7b00 	vldr	d7, [r3]
 8008070:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008072:	00db      	lsls	r3, r3, #3
 8008074:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008076:	4413      	add	r3, r2
 8008078:	ed9f 6b87 	vldr	d6, [pc, #540]	; 8008298 <filtcoef+0x1b60>
 800807c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008080:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8008084:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008086:	3301      	adds	r3, #1
 8008088:	65fb      	str	r3, [r7, #92]	; 0x5c
 800808a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800808c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800808e:	429a      	cmp	r2, r3
 8008090:	dbe8      	blt.n	8008064 <filtcoef+0x192c>
        }

        copy_reverse(coeffTemp, N, lp1);
 8008092:	68ba      	ldr	r2, [r7, #8]
 8008094:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008096:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008098:	f7fe faa2 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080a0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80080a2:	f7fe fac8 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 80080a6:	683a      	ldr	r2, [r7, #0]
 80080a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080aa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80080ac:	f7fe fb1f 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 80080b0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80080b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080b4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80080b6:	f7fe fadc 	bl	8006672 <qmf_even>
        free(coeffTemp);
 80080ba:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80080bc:	f001 fecc 	bl	8009e58 <free>

        return N;
 80080c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080c2:	f000 bc51 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif12")){
 80080c6:	4978      	ldr	r1, [pc, #480]	; (80082a8 <filtcoef+0x1b70>)
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f7f8 f8b9 	bl	8000240 <strcmp>
 80080ce:	4603      	mov	r3, r0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d13f      	bne.n	8008154 <filtcoef+0x1a1c>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 80080d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080d6:	00db      	lsls	r3, r3, #3
 80080d8:	4618      	mov	r0, r3
 80080da:	f001 feb5 	bl	8009e48 <malloc>
 80080de:	4603      	mov	r3, r0
 80080e0:	643b      	str	r3, [r7, #64]	; 0x40

        copy(coif12, N, coeffTemp);
 80080e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080e6:	4871      	ldr	r0, [pc, #452]	; (80082ac <filtcoef+0x1b74>)
 80080e8:	f7fe fb01 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 80080ec:	2300      	movs	r3, #0
 80080ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080f0:	e012      	b.n	8008118 <filtcoef+0x19e0>
            coeffTemp[i] *= M_SQRT2;
 80080f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080f4:	00db      	lsls	r3, r3, #3
 80080f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080f8:	4413      	add	r3, r2
 80080fa:	ed93 7b00 	vldr	d7, [r3]
 80080fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008100:	00db      	lsls	r3, r3, #3
 8008102:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008104:	4413      	add	r3, r2
 8008106:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8008298 <filtcoef+0x1b60>
 800810a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800810e:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8008112:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008114:	3301      	adds	r3, #1
 8008116:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008118:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800811a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800811c:	429a      	cmp	r2, r3
 800811e:	dbe8      	blt.n	80080f2 <filtcoef+0x19ba>
        }

        copy_reverse(coeffTemp, N, lp1);
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008124:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008126:	f7fe fa5b 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800812e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008130:	f7fe fa81 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8008134:	683a      	ldr	r2, [r7, #0]
 8008136:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008138:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800813a:	f7fe fad8 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 800813e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008140:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008142:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008144:	f7fe fa95 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8008148:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800814a:	f001 fe85 	bl	8009e58 <free>

        return N;
 800814e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008150:	f000 bc0a 	b.w	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif13")){
 8008154:	4956      	ldr	r1, [pc, #344]	; (80082b0 <filtcoef+0x1b78>)
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f7f8 f872 	bl	8000240 <strcmp>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d13e      	bne.n	80081e0 <filtcoef+0x1aa8>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8008162:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	4618      	mov	r0, r3
 8008168:	f001 fe6e 	bl	8009e48 <malloc>
 800816c:	4603      	mov	r3, r0
 800816e:	647b      	str	r3, [r7, #68]	; 0x44

        copy(coif13, N, coeffTemp);
 8008170:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008172:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008174:	484f      	ldr	r0, [pc, #316]	; (80082b4 <filtcoef+0x1b7c>)
 8008176:	f7fe faba 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 800817a:	2300      	movs	r3, #0
 800817c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800817e:	e012      	b.n	80081a6 <filtcoef+0x1a6e>
            coeffTemp[i] *= M_SQRT2;
 8008180:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008182:	00db      	lsls	r3, r3, #3
 8008184:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008186:	4413      	add	r3, r2
 8008188:	ed93 7b00 	vldr	d7, [r3]
 800818c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800818e:	00db      	lsls	r3, r3, #3
 8008190:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008192:	4413      	add	r3, r2
 8008194:	ed9f 6b40 	vldr	d6, [pc, #256]	; 8008298 <filtcoef+0x1b60>
 8008198:	ee27 7b06 	vmul.f64	d7, d7, d6
 800819c:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 80081a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081a2:	3301      	adds	r3, #1
 80081a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081a6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80081a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081aa:	429a      	cmp	r2, r3
 80081ac:	dbe8      	blt.n	8008180 <filtcoef+0x1a48>
        }

        copy_reverse(coeffTemp, N, lp1);
 80081ae:	68ba      	ldr	r2, [r7, #8]
 80081b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80081b4:	f7fe fa14 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081bc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80081be:	f7fe fa3a 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 80081c2:	683a      	ldr	r2, [r7, #0]
 80081c4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081c6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80081c8:	f7fe fa91 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 80081cc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80081ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081d0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80081d2:	f7fe fa4e 	bl	8006672 <qmf_even>
        free(coeffTemp);
 80081d6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80081d8:	f001 fe3e 	bl	8009e58 <free>

        return N;
 80081dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081de:	e3c3      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif14")){
 80081e0:	4935      	ldr	r1, [pc, #212]	; (80082b8 <filtcoef+0x1b80>)
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7f8 f82c 	bl	8000240 <strcmp>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d13e      	bne.n	800826c <filtcoef+0x1b34>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 80081ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081f0:	00db      	lsls	r3, r3, #3
 80081f2:	4618      	mov	r0, r3
 80081f4:	f001 fe28 	bl	8009e48 <malloc>
 80081f8:	4603      	mov	r3, r0
 80081fa:	64bb      	str	r3, [r7, #72]	; 0x48

        copy(coif14, N, coeffTemp);
 80081fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008200:	482e      	ldr	r0, [pc, #184]	; (80082bc <filtcoef+0x1b84>)
 8008202:	f7fe fa74 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8008206:	2300      	movs	r3, #0
 8008208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800820a:	e012      	b.n	8008232 <filtcoef+0x1afa>
            coeffTemp[i] *= M_SQRT2;
 800820c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800820e:	00db      	lsls	r3, r3, #3
 8008210:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008212:	4413      	add	r3, r2
 8008214:	ed93 7b00 	vldr	d7, [r3]
 8008218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800821a:	00db      	lsls	r3, r3, #3
 800821c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800821e:	4413      	add	r3, r2
 8008220:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 8008298 <filtcoef+0x1b60>
 8008224:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008228:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 800822c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800822e:	3301      	adds	r3, #1
 8008230:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008232:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008234:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008236:	429a      	cmp	r2, r3
 8008238:	dbe8      	blt.n	800820c <filtcoef+0x1ad4>
        }

        copy_reverse(coeffTemp, N, lp1);
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800823e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008240:	f7fe f9ce 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008248:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800824a:	f7fe f9f4 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 800824e:	683a      	ldr	r2, [r7, #0]
 8008250:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008252:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008254:	f7fe fa4b 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8008258:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800825a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800825c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800825e:	f7fe fa08 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8008262:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008264:	f001 fdf8 	bl	8009e58 <free>

        return N;
 8008268:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800826a:	e37d      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif15")){
 800826c:	4914      	ldr	r1, [pc, #80]	; (80082c0 <filtcoef+0x1b88>)
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f7f7 ffe6 	bl	8000240 <strcmp>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d156      	bne.n	8008328 <filtcoef+0x1bf0>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 800827a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800827c:	00db      	lsls	r3, r3, #3
 800827e:	4618      	mov	r0, r3
 8008280:	f001 fde2 	bl	8009e48 <malloc>
 8008284:	4603      	mov	r3, r0
 8008286:	64fb      	str	r3, [r7, #76]	; 0x4c

        copy(coif15, N, coeffTemp);
 8008288:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800828a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800828c:	480d      	ldr	r0, [pc, #52]	; (80082c4 <filtcoef+0x1b8c>)
 800828e:	f7fe fa2e 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 8008292:	2300      	movs	r3, #0
 8008294:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008296:	e02a      	b.n	80082ee <filtcoef+0x1bb6>
 8008298:	667f3bcd 	.word	0x667f3bcd
 800829c:	3ff6a09e 	.word	0x3ff6a09e
 80082a0:	0800f3e8 	.word	0x0800f3e8
 80082a4:	08013b18 	.word	0x08013b18
 80082a8:	0800f3f0 	.word	0x0800f3f0
 80082ac:	08013d28 	.word	0x08013d28
 80082b0:	0800f3f8 	.word	0x0800f3f8
 80082b4:	08013f68 	.word	0x08013f68
 80082b8:	0800f400 	.word	0x0800f400
 80082bc:	080141d8 	.word	0x080141d8
 80082c0:	0800f408 	.word	0x0800f408
 80082c4:	08014478 	.word	0x08014478
            coeffTemp[i] *= M_SQRT2;
 80082c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082ca:	00db      	lsls	r3, r3, #3
 80082cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80082ce:	4413      	add	r3, r2
 80082d0:	ed93 7b00 	vldr	d7, [r3]
 80082d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082d6:	00db      	lsls	r3, r3, #3
 80082d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80082da:	4413      	add	r3, r2
 80082dc:	ed9f 6ba2 	vldr	d6, [pc, #648]	; 8008568 <filtcoef+0x1e30>
 80082e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80082e4:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 80082e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80082ea:	3301      	adds	r3, #1
 80082ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80082ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80082f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80082f2:	429a      	cmp	r2, r3
 80082f4:	dbe8      	blt.n	80082c8 <filtcoef+0x1b90>
        }

        copy_reverse(coeffTemp, N, lp1);
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80082fa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80082fc:	f7fe f970 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008304:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008306:	f7fe f996 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800830e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008310:	f7fe f9ed 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 8008314:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008316:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008318:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800831a:	f7fe f9aa 	bl	8006672 <qmf_even>
        free(coeffTemp);
 800831e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008320:	f001 fd9a 	bl	8009e58 <free>

        return N;
 8008324:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008326:	e31f      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif16")){
 8008328:	4991      	ldr	r1, [pc, #580]	; (8008570 <filtcoef+0x1e38>)
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f7f7 ff88 	bl	8000240 <strcmp>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d13e      	bne.n	80083b4 <filtcoef+0x1c7c>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 8008336:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	4618      	mov	r0, r3
 800833c:	f001 fd84 	bl	8009e48 <malloc>
 8008340:	4603      	mov	r3, r0
 8008342:	653b      	str	r3, [r7, #80]	; 0x50

        copy(coif16, N, coeffTemp);
 8008344:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008346:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008348:	488a      	ldr	r0, [pc, #552]	; (8008574 <filtcoef+0x1e3c>)
 800834a:	f7fe f9d0 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 800834e:	2300      	movs	r3, #0
 8008350:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008352:	e012      	b.n	800837a <filtcoef+0x1c42>
            coeffTemp[i] *= M_SQRT2;
 8008354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008356:	00db      	lsls	r3, r3, #3
 8008358:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800835a:	4413      	add	r3, r2
 800835c:	ed93 7b00 	vldr	d7, [r3]
 8008360:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008362:	00db      	lsls	r3, r3, #3
 8008364:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008366:	4413      	add	r3, r2
 8008368:	ed9f 6b7f 	vldr	d6, [pc, #508]	; 8008568 <filtcoef+0x1e30>
 800836c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008370:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8008374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008376:	3301      	adds	r3, #1
 8008378:	65fb      	str	r3, [r7, #92]	; 0x5c
 800837a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800837c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800837e:	429a      	cmp	r2, r3
 8008380:	dbe8      	blt.n	8008354 <filtcoef+0x1c1c>
        }

        copy_reverse(coeffTemp, N, lp1);
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008386:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008388:	f7fe f92a 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008390:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008392:	f7fe f950 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8008396:	683a      	ldr	r2, [r7, #0]
 8008398:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800839a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800839c:	f7fe f9a7 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 80083a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80083a2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80083a4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80083a6:	f7fe f964 	bl	8006672 <qmf_even>
        free(coeffTemp);
 80083aa:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80083ac:	f001 fd54 	bl	8009e58 <free>

        return N;
 80083b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083b2:	e2d9      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "coif17")){
 80083b4:	4970      	ldr	r1, [pc, #448]	; (8008578 <filtcoef+0x1e40>)
 80083b6:	68f8      	ldr	r0, [r7, #12]
 80083b8:	f7f7 ff42 	bl	8000240 <strcmp>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d13e      	bne.n	8008440 <filtcoef+0x1d08>
        double *coeffTemp;
        coeffTemp = (double*)malloc(N*sizeof(double));
 80083c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083c4:	00db      	lsls	r3, r3, #3
 80083c6:	4618      	mov	r0, r3
 80083c8:	f001 fd3e 	bl	8009e48 <malloc>
 80083cc:	4603      	mov	r3, r0
 80083ce:	657b      	str	r3, [r7, #84]	; 0x54

        copy(coif17, N, coeffTemp);
 80083d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80083d4:	4869      	ldr	r0, [pc, #420]	; (800857c <filtcoef+0x1e44>)
 80083d6:	f7fe f98a 	bl	80066ee <copy>
        for (i = 0; i < N; ++i) {
 80083da:	2300      	movs	r3, #0
 80083dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083de:	e012      	b.n	8008406 <filtcoef+0x1cce>
            coeffTemp[i] *= M_SQRT2;
 80083e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083e2:	00db      	lsls	r3, r3, #3
 80083e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083e6:	4413      	add	r3, r2
 80083e8:	ed93 7b00 	vldr	d7, [r3]
 80083ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083ee:	00db      	lsls	r3, r3, #3
 80083f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083f2:	4413      	add	r3, r2
 80083f4:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 8008568 <filtcoef+0x1e30>
 80083f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80083fc:	ed83 7b00 	vstr	d7, [r3]
        for (i = 0; i < N; ++i) {
 8008400:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008402:	3301      	adds	r3, #1
 8008404:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008406:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008408:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800840a:	429a      	cmp	r2, r3
 800840c:	dbe8      	blt.n	80083e0 <filtcoef+0x1ca8>
        }

        copy_reverse(coeffTemp, N, lp1);
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008412:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008414:	f7fe f8e4 	bl	80065e0 <copy_reverse>
        qmf_wrev(coeffTemp, N, hp1);
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800841c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800841e:	f7fe f90a 	bl	8006636 <qmf_wrev>
        copy(coeffTemp, N, lp2);
 8008422:	683a      	ldr	r2, [r7, #0]
 8008424:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008426:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008428:	f7fe f961 	bl	80066ee <copy>
        qmf_even(coeffTemp, N, hp2);
 800842c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800842e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008430:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008432:	f7fe f91e 	bl	8006672 <qmf_even>
        free(coeffTemp);
 8008436:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008438:	f001 fd0e 	bl	8009e58 <free>

        return N;
 800843c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800843e:	e293      	b.n	8008968 <filtcoef+0x2230>
    }
	else if (!strcmp(name,"sym2")){
 8008440:	494f      	ldr	r1, [pc, #316]	; (8008580 <filtcoef+0x1e48>)
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f7f7 fefc 	bl	8000240 <strcmp>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d115      	bne.n	800847a <filtcoef+0x1d42>
        copy_reverse(sym2, N, lp1);
 800844e:	68ba      	ldr	r2, [r7, #8]
 8008450:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008452:	484c      	ldr	r0, [pc, #304]	; (8008584 <filtcoef+0x1e4c>)
 8008454:	f7fe f8c4 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym2, N, hp1);
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800845c:	4849      	ldr	r0, [pc, #292]	; (8008584 <filtcoef+0x1e4c>)
 800845e:	f7fe f8ea 	bl	8006636 <qmf_wrev>
        copy(sym2, N, lp2);
 8008462:	683a      	ldr	r2, [r7, #0]
 8008464:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008466:	4847      	ldr	r0, [pc, #284]	; (8008584 <filtcoef+0x1e4c>)
 8008468:	f7fe f941 	bl	80066ee <copy>
        qmf_even(sym2, N, hp2);
 800846c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800846e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008470:	4844      	ldr	r0, [pc, #272]	; (8008584 <filtcoef+0x1e4c>)
 8008472:	f7fe f8fe 	bl	8006672 <qmf_even>
        return N;
 8008476:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008478:	e276      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym3")){
 800847a:	4943      	ldr	r1, [pc, #268]	; (8008588 <filtcoef+0x1e50>)
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f7f7 fedf 	bl	8000240 <strcmp>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d115      	bne.n	80084b4 <filtcoef+0x1d7c>
        copy_reverse(sym3, N, lp1);
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800848c:	483f      	ldr	r0, [pc, #252]	; (800858c <filtcoef+0x1e54>)
 800848e:	f7fe f8a7 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym3, N, hp1);
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008496:	483d      	ldr	r0, [pc, #244]	; (800858c <filtcoef+0x1e54>)
 8008498:	f7fe f8cd 	bl	8006636 <qmf_wrev>
        copy(sym3, N, lp2);
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084a0:	483a      	ldr	r0, [pc, #232]	; (800858c <filtcoef+0x1e54>)
 80084a2:	f7fe f924 	bl	80066ee <copy>
        qmf_even(sym3, N, hp2);
 80084a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80084a8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084aa:	4838      	ldr	r0, [pc, #224]	; (800858c <filtcoef+0x1e54>)
 80084ac:	f7fe f8e1 	bl	8006672 <qmf_even>
        return N;
 80084b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084b2:	e259      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym4")){
 80084b4:	4936      	ldr	r1, [pc, #216]	; (8008590 <filtcoef+0x1e58>)
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f7f7 fec2 	bl	8000240 <strcmp>
 80084bc:	4603      	mov	r3, r0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d115      	bne.n	80084ee <filtcoef+0x1db6>
        copy_reverse(sym4, N, lp1);
 80084c2:	68ba      	ldr	r2, [r7, #8]
 80084c4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084c6:	4833      	ldr	r0, [pc, #204]	; (8008594 <filtcoef+0x1e5c>)
 80084c8:	f7fe f88a 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym4, N, hp1);
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084d0:	4830      	ldr	r0, [pc, #192]	; (8008594 <filtcoef+0x1e5c>)
 80084d2:	f7fe f8b0 	bl	8006636 <qmf_wrev>
        copy(sym4, N, lp2);
 80084d6:	683a      	ldr	r2, [r7, #0]
 80084d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084da:	482e      	ldr	r0, [pc, #184]	; (8008594 <filtcoef+0x1e5c>)
 80084dc:	f7fe f907 	bl	80066ee <copy>
        qmf_even(sym4, N, hp2);
 80084e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80084e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084e4:	482b      	ldr	r0, [pc, #172]	; (8008594 <filtcoef+0x1e5c>)
 80084e6:	f7fe f8c4 	bl	8006672 <qmf_even>
        return N;
 80084ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084ec:	e23c      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym5")){
 80084ee:	492a      	ldr	r1, [pc, #168]	; (8008598 <filtcoef+0x1e60>)
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f7f7 fea5 	bl	8000240 <strcmp>
 80084f6:	4603      	mov	r3, r0
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d115      	bne.n	8008528 <filtcoef+0x1df0>
        copy_reverse(sym5, N, lp1);
 80084fc:	68ba      	ldr	r2, [r7, #8]
 80084fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008500:	4826      	ldr	r0, [pc, #152]	; (800859c <filtcoef+0x1e64>)
 8008502:	f7fe f86d 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym5, N, hp1);
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800850a:	4824      	ldr	r0, [pc, #144]	; (800859c <filtcoef+0x1e64>)
 800850c:	f7fe f893 	bl	8006636 <qmf_wrev>
        copy(sym5, N, lp2);
 8008510:	683a      	ldr	r2, [r7, #0]
 8008512:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008514:	4821      	ldr	r0, [pc, #132]	; (800859c <filtcoef+0x1e64>)
 8008516:	f7fe f8ea 	bl	80066ee <copy>
        qmf_even(sym5, N, hp2);
 800851a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800851c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800851e:	481f      	ldr	r0, [pc, #124]	; (800859c <filtcoef+0x1e64>)
 8008520:	f7fe f8a7 	bl	8006672 <qmf_even>
        return N;
 8008524:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008526:	e21f      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym6")){
 8008528:	491d      	ldr	r1, [pc, #116]	; (80085a0 <filtcoef+0x1e68>)
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f7f7 fe88 	bl	8000240 <strcmp>
 8008530:	4603      	mov	r3, r0
 8008532:	2b00      	cmp	r3, #0
 8008534:	d138      	bne.n	80085a8 <filtcoef+0x1e70>
        copy_reverse(sym6, N, lp1);
 8008536:	68ba      	ldr	r2, [r7, #8]
 8008538:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800853a:	481a      	ldr	r0, [pc, #104]	; (80085a4 <filtcoef+0x1e6c>)
 800853c:	f7fe f850 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym6, N, hp1);
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008544:	4817      	ldr	r0, [pc, #92]	; (80085a4 <filtcoef+0x1e6c>)
 8008546:	f7fe f876 	bl	8006636 <qmf_wrev>
        copy(sym6, N, lp2);
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800854e:	4815      	ldr	r0, [pc, #84]	; (80085a4 <filtcoef+0x1e6c>)
 8008550:	f7fe f8cd 	bl	80066ee <copy>
        qmf_even(sym6, N, hp2);
 8008554:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008556:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008558:	4812      	ldr	r0, [pc, #72]	; (80085a4 <filtcoef+0x1e6c>)
 800855a:	f7fe f88a 	bl	8006672 <qmf_even>
        return N;
 800855e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008560:	e202      	b.n	8008968 <filtcoef+0x2230>
 8008562:	bf00      	nop
 8008564:	f3af 8000 	nop.w
 8008568:	667f3bcd 	.word	0x667f3bcd
 800856c:	3ff6a09e 	.word	0x3ff6a09e
 8008570:	0800f410 	.word	0x0800f410
 8008574:	08014748 	.word	0x08014748
 8008578:	0800f418 	.word	0x0800f418
 800857c:	08014a48 	.word	0x08014a48
 8008580:	0800f420 	.word	0x0800f420
 8008584:	08014d78 	.word	0x08014d78
 8008588:	0800f428 	.word	0x0800f428
 800858c:	08014d98 	.word	0x08014d98
 8008590:	0800f430 	.word	0x0800f430
 8008594:	08014dc8 	.word	0x08014dc8
 8008598:	0800f438 	.word	0x0800f438
 800859c:	08014e08 	.word	0x08014e08
 80085a0:	0800f440 	.word	0x0800f440
 80085a4:	08014e58 	.word	0x08014e58
	}

	else if (!strcmp(name,"sym7")){
 80085a8:	4990      	ldr	r1, [pc, #576]	; (80087ec <filtcoef+0x20b4>)
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f7f7 fe48 	bl	8000240 <strcmp>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d115      	bne.n	80085e2 <filtcoef+0x1eaa>
        copy_reverse(sym7, N, lp1);
 80085b6:	68ba      	ldr	r2, [r7, #8]
 80085b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085ba:	488d      	ldr	r0, [pc, #564]	; (80087f0 <filtcoef+0x20b8>)
 80085bc:	f7fe f810 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym7, N, hp1);
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085c4:	488a      	ldr	r0, [pc, #552]	; (80087f0 <filtcoef+0x20b8>)
 80085c6:	f7fe f836 	bl	8006636 <qmf_wrev>
        copy(sym7, N, lp2);
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085ce:	4888      	ldr	r0, [pc, #544]	; (80087f0 <filtcoef+0x20b8>)
 80085d0:	f7fe f88d 	bl	80066ee <copy>
        qmf_even(sym7, N, hp2);
 80085d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085d8:	4885      	ldr	r0, [pc, #532]	; (80087f0 <filtcoef+0x20b8>)
 80085da:	f7fe f84a 	bl	8006672 <qmf_even>
        return N;
 80085de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80085e0:	e1c2      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym8")){
 80085e2:	4984      	ldr	r1, [pc, #528]	; (80087f4 <filtcoef+0x20bc>)
 80085e4:	68f8      	ldr	r0, [r7, #12]
 80085e6:	f7f7 fe2b 	bl	8000240 <strcmp>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d115      	bne.n	800861c <filtcoef+0x1ee4>
        copy_reverse(sym8, N, lp1);
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085f4:	4880      	ldr	r0, [pc, #512]	; (80087f8 <filtcoef+0x20c0>)
 80085f6:	f7fd fff3 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym8, N, hp1);
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085fe:	487e      	ldr	r0, [pc, #504]	; (80087f8 <filtcoef+0x20c0>)
 8008600:	f7fe f819 	bl	8006636 <qmf_wrev>
        copy(sym8, N, lp2);
 8008604:	683a      	ldr	r2, [r7, #0]
 8008606:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008608:	487b      	ldr	r0, [pc, #492]	; (80087f8 <filtcoef+0x20c0>)
 800860a:	f7fe f870 	bl	80066ee <copy>
        qmf_even(sym8, N, hp2);
 800860e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008610:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008612:	4879      	ldr	r0, [pc, #484]	; (80087f8 <filtcoef+0x20c0>)
 8008614:	f7fe f82d 	bl	8006672 <qmf_even>
        return N;
 8008618:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800861a:	e1a5      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym9")){
 800861c:	4977      	ldr	r1, [pc, #476]	; (80087fc <filtcoef+0x20c4>)
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f7f7 fe0e 	bl	8000240 <strcmp>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d115      	bne.n	8008656 <filtcoef+0x1f1e>
        copy_reverse(sym9, N, lp1);
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800862e:	4874      	ldr	r0, [pc, #464]	; (8008800 <filtcoef+0x20c8>)
 8008630:	f7fd ffd6 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym9, N, hp1);
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008638:	4871      	ldr	r0, [pc, #452]	; (8008800 <filtcoef+0x20c8>)
 800863a:	f7fd fffc 	bl	8006636 <qmf_wrev>
        copy(sym9, N, lp2);
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008642:	486f      	ldr	r0, [pc, #444]	; (8008800 <filtcoef+0x20c8>)
 8008644:	f7fe f853 	bl	80066ee <copy>
        qmf_even(sym9, N, hp2);
 8008648:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800864a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800864c:	486c      	ldr	r0, [pc, #432]	; (8008800 <filtcoef+0x20c8>)
 800864e:	f7fe f810 	bl	8006672 <qmf_even>
        return N;
 8008652:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008654:	e188      	b.n	8008968 <filtcoef+0x2230>
	}

	else if (!strcmp(name,"sym10")){
 8008656:	496b      	ldr	r1, [pc, #428]	; (8008804 <filtcoef+0x20cc>)
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f7f7 fdf1 	bl	8000240 <strcmp>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d115      	bne.n	8008690 <filtcoef+0x1f58>
        copy_reverse(sym10, N, lp1);
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008668:	4867      	ldr	r0, [pc, #412]	; (8008808 <filtcoef+0x20d0>)
 800866a:	f7fd ffb9 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym10, N, hp1);
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008672:	4865      	ldr	r0, [pc, #404]	; (8008808 <filtcoef+0x20d0>)
 8008674:	f7fd ffdf 	bl	8006636 <qmf_wrev>
        copy(sym10, N, lp2);
 8008678:	683a      	ldr	r2, [r7, #0]
 800867a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800867c:	4862      	ldr	r0, [pc, #392]	; (8008808 <filtcoef+0x20d0>)
 800867e:	f7fe f836 	bl	80066ee <copy>
        qmf_even(sym10, N, hp2);
 8008682:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008684:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008686:	4860      	ldr	r0, [pc, #384]	; (8008808 <filtcoef+0x20d0>)
 8008688:	f7fd fff3 	bl	8006672 <qmf_even>
        return N;
 800868c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800868e:	e16b      	b.n	8008968 <filtcoef+0x2230>
	}
    else if (!strcmp(name, "sym11")){
 8008690:	495e      	ldr	r1, [pc, #376]	; (800880c <filtcoef+0x20d4>)
 8008692:	68f8      	ldr	r0, [r7, #12]
 8008694:	f7f7 fdd4 	bl	8000240 <strcmp>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d115      	bne.n	80086ca <filtcoef+0x1f92>
        copy_reverse(sym11, N, lp1);
 800869e:	68ba      	ldr	r2, [r7, #8]
 80086a0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086a2:	485b      	ldr	r0, [pc, #364]	; (8008810 <filtcoef+0x20d8>)
 80086a4:	f7fd ff9c 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym11, N, hp1);
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086ac:	4858      	ldr	r0, [pc, #352]	; (8008810 <filtcoef+0x20d8>)
 80086ae:	f7fd ffc2 	bl	8006636 <qmf_wrev>
        copy(sym11, N, lp2);
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086b6:	4856      	ldr	r0, [pc, #344]	; (8008810 <filtcoef+0x20d8>)
 80086b8:	f7fe f819 	bl	80066ee <copy>
        qmf_even(sym11, N, hp2);
 80086bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086c0:	4853      	ldr	r0, [pc, #332]	; (8008810 <filtcoef+0x20d8>)
 80086c2:	f7fd ffd6 	bl	8006672 <qmf_even>
        return N;
 80086c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80086c8:	e14e      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym12")){
 80086ca:	4952      	ldr	r1, [pc, #328]	; (8008814 <filtcoef+0x20dc>)
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f7f7 fdb7 	bl	8000240 <strcmp>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d115      	bne.n	8008704 <filtcoef+0x1fcc>
        copy_reverse(sym12, N, lp1);
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086dc:	484e      	ldr	r0, [pc, #312]	; (8008818 <filtcoef+0x20e0>)
 80086de:	f7fd ff7f 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym12, N, hp1);
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086e6:	484c      	ldr	r0, [pc, #304]	; (8008818 <filtcoef+0x20e0>)
 80086e8:	f7fd ffa5 	bl	8006636 <qmf_wrev>
        copy(sym12, N, lp2);
 80086ec:	683a      	ldr	r2, [r7, #0]
 80086ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086f0:	4849      	ldr	r0, [pc, #292]	; (8008818 <filtcoef+0x20e0>)
 80086f2:	f7fd fffc 	bl	80066ee <copy>
        qmf_even(sym12, N, hp2);
 80086f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80086fa:	4847      	ldr	r0, [pc, #284]	; (8008818 <filtcoef+0x20e0>)
 80086fc:	f7fd ffb9 	bl	8006672 <qmf_even>
        return N;
 8008700:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008702:	e131      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym13")){
 8008704:	4945      	ldr	r1, [pc, #276]	; (800881c <filtcoef+0x20e4>)
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f7f7 fd9a 	bl	8000240 <strcmp>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d115      	bne.n	800873e <filtcoef+0x2006>
        copy_reverse(sym13, N, lp1);
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008716:	4842      	ldr	r0, [pc, #264]	; (8008820 <filtcoef+0x20e8>)
 8008718:	f7fd ff62 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym13, N, hp1);
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008720:	483f      	ldr	r0, [pc, #252]	; (8008820 <filtcoef+0x20e8>)
 8008722:	f7fd ff88 	bl	8006636 <qmf_wrev>
        copy(sym13, N, lp2);
 8008726:	683a      	ldr	r2, [r7, #0]
 8008728:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800872a:	483d      	ldr	r0, [pc, #244]	; (8008820 <filtcoef+0x20e8>)
 800872c:	f7fd ffdf 	bl	80066ee <copy>
        qmf_even(sym13, N, hp2);
 8008730:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008732:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008734:	483a      	ldr	r0, [pc, #232]	; (8008820 <filtcoef+0x20e8>)
 8008736:	f7fd ff9c 	bl	8006672 <qmf_even>
        return N;
 800873a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800873c:	e114      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym14")){
 800873e:	4939      	ldr	r1, [pc, #228]	; (8008824 <filtcoef+0x20ec>)
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	f7f7 fd7d 	bl	8000240 <strcmp>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d115      	bne.n	8008778 <filtcoef+0x2040>
        copy_reverse(sym14, N, lp1);
 800874c:	68ba      	ldr	r2, [r7, #8]
 800874e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008750:	4835      	ldr	r0, [pc, #212]	; (8008828 <filtcoef+0x20f0>)
 8008752:	f7fd ff45 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym14, N, hp1);
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800875a:	4833      	ldr	r0, [pc, #204]	; (8008828 <filtcoef+0x20f0>)
 800875c:	f7fd ff6b 	bl	8006636 <qmf_wrev>
        copy(sym14, N, lp2);
 8008760:	683a      	ldr	r2, [r7, #0]
 8008762:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008764:	4830      	ldr	r0, [pc, #192]	; (8008828 <filtcoef+0x20f0>)
 8008766:	f7fd ffc2 	bl	80066ee <copy>
        qmf_even(sym14, N, hp2);
 800876a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800876c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800876e:	482e      	ldr	r0, [pc, #184]	; (8008828 <filtcoef+0x20f0>)
 8008770:	f7fd ff7f 	bl	8006672 <qmf_even>
        return N;
 8008774:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008776:	e0f7      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym15")){
 8008778:	492c      	ldr	r1, [pc, #176]	; (800882c <filtcoef+0x20f4>)
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f7f7 fd60 	bl	8000240 <strcmp>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d115      	bne.n	80087b2 <filtcoef+0x207a>
        copy_reverse(sym15, N, lp1);
 8008786:	68ba      	ldr	r2, [r7, #8]
 8008788:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800878a:	4829      	ldr	r0, [pc, #164]	; (8008830 <filtcoef+0x20f8>)
 800878c:	f7fd ff28 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym15, N, hp1);
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008794:	4826      	ldr	r0, [pc, #152]	; (8008830 <filtcoef+0x20f8>)
 8008796:	f7fd ff4e 	bl	8006636 <qmf_wrev>
        copy(sym15, N, lp2);
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800879e:	4824      	ldr	r0, [pc, #144]	; (8008830 <filtcoef+0x20f8>)
 80087a0:	f7fd ffa5 	bl	80066ee <copy>
        qmf_even(sym15, N, hp2);
 80087a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80087a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087a8:	4821      	ldr	r0, [pc, #132]	; (8008830 <filtcoef+0x20f8>)
 80087aa:	f7fd ff62 	bl	8006672 <qmf_even>
        return N;
 80087ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087b0:	e0da      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym16")){
 80087b2:	4920      	ldr	r1, [pc, #128]	; (8008834 <filtcoef+0x20fc>)
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f7f7 fd43 	bl	8000240 <strcmp>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d13d      	bne.n	800883c <filtcoef+0x2104>
        copy_reverse(sym16, N, lp1);
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087c4:	481c      	ldr	r0, [pc, #112]	; (8008838 <filtcoef+0x2100>)
 80087c6:	f7fd ff0b 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym16, N, hp1);
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087ce:	481a      	ldr	r0, [pc, #104]	; (8008838 <filtcoef+0x2100>)
 80087d0:	f7fd ff31 	bl	8006636 <qmf_wrev>
        copy(sym16, N, lp2);
 80087d4:	683a      	ldr	r2, [r7, #0]
 80087d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087d8:	4817      	ldr	r0, [pc, #92]	; (8008838 <filtcoef+0x2100>)
 80087da:	f7fd ff88 	bl	80066ee <copy>
        qmf_even(sym16, N, hp2);
 80087de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80087e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80087e2:	4815      	ldr	r0, [pc, #84]	; (8008838 <filtcoef+0x2100>)
 80087e4:	f7fd ff45 	bl	8006672 <qmf_even>
        return N;
 80087e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087ea:	e0bd      	b.n	8008968 <filtcoef+0x2230>
 80087ec:	0800f448 	.word	0x0800f448
 80087f0:	08014eb8 	.word	0x08014eb8
 80087f4:	0800f450 	.word	0x0800f450
 80087f8:	08014f28 	.word	0x08014f28
 80087fc:	0800f458 	.word	0x0800f458
 8008800:	08014fa8 	.word	0x08014fa8
 8008804:	0800f460 	.word	0x0800f460
 8008808:	08015038 	.word	0x08015038
 800880c:	0800f468 	.word	0x0800f468
 8008810:	080150d8 	.word	0x080150d8
 8008814:	0800f470 	.word	0x0800f470
 8008818:	08015188 	.word	0x08015188
 800881c:	0800f478 	.word	0x0800f478
 8008820:	08015248 	.word	0x08015248
 8008824:	0800f480 	.word	0x0800f480
 8008828:	08015318 	.word	0x08015318
 800882c:	0800f488 	.word	0x0800f488
 8008830:	080153f8 	.word	0x080153f8
 8008834:	0800f490 	.word	0x0800f490
 8008838:	080154e8 	.word	0x080154e8
    }
    else if (!strcmp(name, "sym17")){
 800883c:	494c      	ldr	r1, [pc, #304]	; (8008970 <filtcoef+0x2238>)
 800883e:	68f8      	ldr	r0, [r7, #12]
 8008840:	f7f7 fcfe 	bl	8000240 <strcmp>
 8008844:	4603      	mov	r3, r0
 8008846:	2b00      	cmp	r3, #0
 8008848:	d115      	bne.n	8008876 <filtcoef+0x213e>
        copy_reverse(sym17, N, lp1);
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800884e:	4849      	ldr	r0, [pc, #292]	; (8008974 <filtcoef+0x223c>)
 8008850:	f7fd fec6 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym17, N, hp1);
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008858:	4846      	ldr	r0, [pc, #280]	; (8008974 <filtcoef+0x223c>)
 800885a:	f7fd feec 	bl	8006636 <qmf_wrev>
        copy(sym17, N, lp2);
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008862:	4844      	ldr	r0, [pc, #272]	; (8008974 <filtcoef+0x223c>)
 8008864:	f7fd ff43 	bl	80066ee <copy>
        qmf_even(sym17, N, hp2);
 8008868:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800886a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800886c:	4841      	ldr	r0, [pc, #260]	; (8008974 <filtcoef+0x223c>)
 800886e:	f7fd ff00 	bl	8006672 <qmf_even>
        return N;
 8008872:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008874:	e078      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym18")){
 8008876:	4940      	ldr	r1, [pc, #256]	; (8008978 <filtcoef+0x2240>)
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7f7 fce1 	bl	8000240 <strcmp>
 800887e:	4603      	mov	r3, r0
 8008880:	2b00      	cmp	r3, #0
 8008882:	d115      	bne.n	80088b0 <filtcoef+0x2178>
        copy_reverse(sym18, N, lp1);
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008888:	483c      	ldr	r0, [pc, #240]	; (800897c <filtcoef+0x2244>)
 800888a:	f7fd fea9 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym18, N, hp1);
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008892:	483a      	ldr	r0, [pc, #232]	; (800897c <filtcoef+0x2244>)
 8008894:	f7fd fecf 	bl	8006636 <qmf_wrev>
        copy(sym18, N, lp2);
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800889c:	4837      	ldr	r0, [pc, #220]	; (800897c <filtcoef+0x2244>)
 800889e:	f7fd ff26 	bl	80066ee <copy>
        qmf_even(sym18, N, hp2);
 80088a2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80088a4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088a6:	4835      	ldr	r0, [pc, #212]	; (800897c <filtcoef+0x2244>)
 80088a8:	f7fd fee3 	bl	8006672 <qmf_even>
        return N;
 80088ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80088ae:	e05b      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym19")){
 80088b0:	4933      	ldr	r1, [pc, #204]	; (8008980 <filtcoef+0x2248>)
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	f7f7 fcc4 	bl	8000240 <strcmp>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d115      	bne.n	80088ea <filtcoef+0x21b2>
        copy_reverse(sym19, N, lp1);
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088c2:	4830      	ldr	r0, [pc, #192]	; (8008984 <filtcoef+0x224c>)
 80088c4:	f7fd fe8c 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym19, N, hp1);
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088cc:	482d      	ldr	r0, [pc, #180]	; (8008984 <filtcoef+0x224c>)
 80088ce:	f7fd feb2 	bl	8006636 <qmf_wrev>
        copy(sym19, N, lp2);
 80088d2:	683a      	ldr	r2, [r7, #0]
 80088d4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088d6:	482b      	ldr	r0, [pc, #172]	; (8008984 <filtcoef+0x224c>)
 80088d8:	f7fd ff09 	bl	80066ee <copy>
        qmf_even(sym19, N, hp2);
 80088dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80088de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088e0:	4828      	ldr	r0, [pc, #160]	; (8008984 <filtcoef+0x224c>)
 80088e2:	f7fd fec6 	bl	8006672 <qmf_even>
        return N;
 80088e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80088e8:	e03e      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "sym20")){
 80088ea:	4927      	ldr	r1, [pc, #156]	; (8008988 <filtcoef+0x2250>)
 80088ec:	68f8      	ldr	r0, [r7, #12]
 80088ee:	f7f7 fca7 	bl	8000240 <strcmp>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d115      	bne.n	8008924 <filtcoef+0x21ec>
        copy_reverse(sym20, N, lp1);
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80088fc:	4823      	ldr	r0, [pc, #140]	; (800898c <filtcoef+0x2254>)
 80088fe:	f7fd fe6f 	bl	80065e0 <copy_reverse>
        qmf_wrev(sym20, N, hp1);
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008906:	4821      	ldr	r0, [pc, #132]	; (800898c <filtcoef+0x2254>)
 8008908:	f7fd fe95 	bl	8006636 <qmf_wrev>
        copy(sym20, N, lp2);
 800890c:	683a      	ldr	r2, [r7, #0]
 800890e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008910:	481e      	ldr	r0, [pc, #120]	; (800898c <filtcoef+0x2254>)
 8008912:	f7fd feec 	bl	80066ee <copy>
        qmf_even(sym20, N, hp2);
 8008916:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008918:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800891a:	481c      	ldr	r0, [pc, #112]	; (800898c <filtcoef+0x2254>)
 800891c:	f7fd fea9 	bl	8006672 <qmf_even>
        return N;
 8008920:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008922:	e021      	b.n	8008968 <filtcoef+0x2230>
    }
    else if (!strcmp(name, "meyer")){
 8008924:	491a      	ldr	r1, [pc, #104]	; (8008990 <filtcoef+0x2258>)
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f7f7 fc8a 	bl	8000240 <strcmp>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d115      	bne.n	800895e <filtcoef+0x2226>
        copy_reverse(meyer, N, lp1);
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008936:	4817      	ldr	r0, [pc, #92]	; (8008994 <filtcoef+0x225c>)
 8008938:	f7fd fe52 	bl	80065e0 <copy_reverse>
        qmf_wrev(meyer, N, hp1);
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008940:	4814      	ldr	r0, [pc, #80]	; (8008994 <filtcoef+0x225c>)
 8008942:	f7fd fe78 	bl	8006636 <qmf_wrev>
        copy(meyer, N, lp2);
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800894a:	4812      	ldr	r0, [pc, #72]	; (8008994 <filtcoef+0x225c>)
 800894c:	f7fd fecf 	bl	80066ee <copy>
        qmf_even(meyer, N, hp2);
 8008950:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008952:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008954:	480f      	ldr	r0, [pc, #60]	; (8008994 <filtcoef+0x225c>)
 8008956:	f7fd fe8c 	bl	8006672 <qmf_even>
        return N;
 800895a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800895c:	e004      	b.n	8008968 <filtcoef+0x2230>
    }

	else {
		printf("\n Filter Not in Database \n");
 800895e:	480e      	ldr	r0, [pc, #56]	; (8008998 <filtcoef+0x2260>)
 8008960:	f002 fb24 	bl	800afac <puts>
		return -1;
 8008964:	f04f 33ff 	mov.w	r3, #4294967295
	}

	return 0;
}
 8008968:	4618      	mov	r0, r3
 800896a:	3760      	adds	r7, #96	; 0x60
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	0800f498 	.word	0x0800f498
 8008974:	080155e8 	.word	0x080155e8
 8008978:	0800f4a0 	.word	0x0800f4a0
 800897c:	080156f8 	.word	0x080156f8
 8008980:	0800f4a8 	.word	0x0800f4a8
 8008984:	08015818 	.word	0x08015818
 8008988:	0800f4b0 	.word	0x0800f4b0
 800898c:	08015948 	.word	0x08015948
 8008990:	0800f288 	.word	0x0800f288
 8008994:	08016278 	.word	0x08016278
 8008998:	0800f134 	.word	0x0800f134

0800899c <wave_init>:

#include "cwt.h"
#include "../header/wavelib.h"
#include "wtmath.h"

wave_object wave_init(const char* wname) {
 800899c:	b5b0      	push	{r4, r5, r7, lr}
 800899e:	b086      	sub	sp, #24
 80089a0:	af02      	add	r7, sp, #8
 80089a2:	6078      	str	r0, [r7, #4]
	wave_object obj = NULL;
 80089a4:	2300      	movs	r3, #0
 80089a6:	60bb      	str	r3, [r7, #8]
	int retval;
	retval = 0;
 80089a8:	2300      	movs	r3, #0
 80089aa:	60fb      	str	r3, [r7, #12]

	if (wname != NULL) {
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d003      	beq.n	80089ba <wave_init+0x1e>
		retval = filtlength(wname);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f7fd fbde 	bl	8006174 <filtlength>
 80089b8:	60f8      	str	r0, [r7, #12]
		//obj->filtlength = retval;
		//strcopy(obj->wname, wname);
	}

	obj = (wave_object)malloc(sizeof(struct wave_set) + sizeof(double)* 4 * retval);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	015b      	lsls	r3, r3, #5
 80089be:	3358      	adds	r3, #88	; 0x58
 80089c0:	4618      	mov	r0, r3
 80089c2:	f001 fa41 	bl	8009e48 <malloc>
 80089c6:	4603      	mov	r3, r0
 80089c8:	60bb      	str	r3, [r7, #8]

	obj->filtlength = retval;
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	635a      	str	r2, [r3, #52]	; 0x34
	obj->lpd_len = obj->hpd_len = obj->lpr_len = obj->hpr_len = obj->filtlength;
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	645a      	str	r2, [r3, #68]	; 0x44
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	641a      	str	r2, [r3, #64]	; 0x40
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	639a      	str	r2, [r3, #56]	; 0x38
	strcpy(obj->wname, wname);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	6879      	ldr	r1, [r7, #4]
 80089f4:	4618      	mov	r0, r3
 80089f6:	f002 fd2c 	bl	800b452 <strcpy>
	if (wname != NULL) {
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d01e      	beq.n	8008a3e <wave_init+0xa2>
		filtcoef(wname,obj->params,obj->params+retval,obj->params+2*retval,obj->params+3*retval);
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	18d4      	adds	r4, r2, r3
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	011b      	lsls	r3, r3, #4
 8008a1c:	18d5      	adds	r5, r2, r3
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	4613      	mov	r3, r2
 8008a28:	005b      	lsls	r3, r3, #1
 8008a2a:	4413      	add	r3, r2
 8008a2c:	00db      	lsls	r3, r3, #3
 8008a2e:	440b      	add	r3, r1
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	462b      	mov	r3, r5
 8008a34:	4622      	mov	r2, r4
 8008a36:	4601      	mov	r1, r0
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7fd fe7d 	bl	8006738 <filtcoef>
	}
	obj->lpd = &obj->params[0];
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	649a      	str	r2, [r3, #72]	; 0x48
	obj->hpd = &obj->params[retval];
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	330b      	adds	r3, #11
 8008a4c:	00db      	lsls	r3, r3, #3
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	441a      	add	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	64da      	str	r2, [r3, #76]	; 0x4c
	obj->lpr = &obj->params[2 * retval];
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	005b      	lsls	r3, r3, #1
 8008a5a:	330b      	adds	r3, #11
 8008a5c:	00db      	lsls	r3, r3, #3
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	441a      	add	r2, r3
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	651a      	str	r2, [r3, #80]	; 0x50
	obj->hpr = &obj->params[3 * retval];
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	005b      	lsls	r3, r3, #1
 8008a6c:	4413      	add	r3, r2
 8008a6e:	330b      	adds	r3, #11
 8008a70:	00db      	lsls	r3, r3, #3
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	441a      	add	r2, r3
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	655a      	str	r2, [r3, #84]	; 0x54
	return obj;
 8008a7a:	68bb      	ldr	r3, [r7, #8]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bdb0      	pop	{r4, r5, r7, pc}

08008a84 <wtree_init>:
	//wave_summary(obj->wave);

	return obj;
}

wtree_object wtree_init(wave_object wave, int siglength,int J) {
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b08c      	sub	sp, #48	; 0x30
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	607a      	str	r2, [r7, #4]
    int size,i,MaxIter,temp,temp2,elength,nodes;
	wtree_object obj = NULL;
 8008a90:	2300      	movs	r3, #0
 8008a92:	61fb      	str	r3, [r7, #28]

	size = wave->filtlength;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a98:	61bb      	str	r3, [r7, #24]

	if (J > 100) {
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b64      	cmp	r3, #100	; 0x64
 8008a9e:	dd06      	ble.n	8008aae <wtree_init+0x2a>
		printf(" \r\n The Decomposition Iterations Cannot Exceed 100. Exiting  \r\n");
 8008aa0:	4865      	ldr	r0, [pc, #404]	; (8008c38 <wtree_init+0x1b4>)
 8008aa2:	f002 fa83 	bl	800afac <puts>
		exit(-1);
 8008aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aaa:	f001 f9bb 	bl	8009e24 <exit>
	}


	MaxIter = wmaxiter(siglength, size);
 8008aae:	69b9      	ldr	r1, [r7, #24]
 8008ab0:	68b8      	ldr	r0, [r7, #8]
 8008ab2:	f001 f969 	bl	8009d88 <wmaxiter>
 8008ab6:	6178      	str	r0, [r7, #20]
	if (J > MaxIter) {
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	dd07      	ble.n	8008ad0 <wtree_init+0x4c>
		printf(" \r\n Error - The Signal Can only be iterated %d times using this wavelet. Exiting \r\n", MaxIter);
 8008ac0:	6979      	ldr	r1, [r7, #20]
 8008ac2:	485e      	ldr	r0, [pc, #376]	; (8008c3c <wtree_init+0x1b8>)
 8008ac4:	f002 fa0c 	bl	800aee0 <iprintf>
		exit(-1);
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	f001 f9aa 	bl	8009e24 <exit>
	}
	temp = 1;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	62bb      	str	r3, [r7, #40]	; 0x28
	elength = 0;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	627b      	str	r3, [r7, #36]	; 0x24
	nodes = 0;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	623b      	str	r3, [r7, #32]
	for(i = 0; i < J;++i) {
 8008adc:	2300      	movs	r3, #0
 8008ade:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ae0:	e014      	b.n	8008b0c <wtree_init+0x88>
	  temp *= 2;
 8008ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae4:	005b      	lsls	r3, r3, #1
 8008ae6:	62bb      	str	r3, [r7, #40]	; 0x28
	  nodes += temp;
 8008ae8:	6a3a      	ldr	r2, [r7, #32]
 8008aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aec:	4413      	add	r3, r2
 8008aee:	623b      	str	r3, [r7, #32]
	  temp2 = (size - 2) * (temp - 1);
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	3b02      	subs	r3, #2
 8008af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008af6:	3a01      	subs	r2, #1
 8008af8:	fb02 f303 	mul.w	r3, r2, r3
 8008afc:	613b      	str	r3, [r7, #16]
	  elength += temp2;
 8008afe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	4413      	add	r3, r2
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
	for(i = 0; i < J;++i) {
 8008b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b08:	3301      	adds	r3, #1
 8008b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	429a      	cmp	r2, r3
 8008b12:	dbe6      	blt.n	8008ae2 <wtree_init+0x5e>
	}

	obj = (wtree_object)malloc(sizeof(struct wtree_set) + sizeof(double)* (siglength * (J + 1) + elength + nodes + J + 1));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	3301      	adds	r3, #1
 8008b18:	68ba      	ldr	r2, [r7, #8]
 8008b1a:	fb03 f202 	mul.w	r2, r3, r2
 8008b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b20:	441a      	add	r2, r3
 8008b22:	6a3b      	ldr	r3, [r7, #32]
 8008b24:	441a      	add	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4413      	add	r3, r2
 8008b2a:	333f      	adds	r3, #63	; 0x3f
 8008b2c:	00db      	lsls	r3, r3, #3
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f001 f98a 	bl	8009e48 <malloc>
 8008b34:	4603      	mov	r3, r0
 8008b36:	61fb      	str	r3, [r7, #28]
	obj->outlength = siglength * (J + 1) + elength;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	68ba      	ldr	r2, [r7, #8]
 8008b3e:	fb03 f202 	mul.w	r2, r3, r2
 8008b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b44:	441a      	add	r2, r3
 8008b46:	69fb      	ldr	r3, [r7, #28]
 8008b48:	619a      	str	r2, [r3, #24]
	strcpy(obj->ext, "sym");
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	332c      	adds	r3, #44	; 0x2c
 8008b4e:	4a3c      	ldr	r2, [pc, #240]	; (8008c40 <wtree_init+0x1bc>)
 8008b50:	6810      	ldr	r0, [r2, #0]
 8008b52:	6018      	str	r0, [r3, #0]

	obj->wave = wave;
 8008b54:	69fb      	ldr	r3, [r7, #28]
 8008b56:	68fa      	ldr	r2, [r7, #12]
 8008b58:	601a      	str	r2, [r3, #0]
	obj->siglength = siglength;
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	68ba      	ldr	r2, [r7, #8]
 8008b5e:	615a      	str	r2, [r3, #20]
	obj->J = J;
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	621a      	str	r2, [r3, #32]
	obj->MaxIter = MaxIter;
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	625a      	str	r2, [r3, #36]	; 0x24
	strcpy(obj->method, "dwt");
 8008b6c:	69fb      	ldr	r3, [r7, #28]
 8008b6e:	3308      	adds	r3, #8
 8008b70:	4a34      	ldr	r2, [pc, #208]	; (8008c44 <wtree_init+0x1c0>)
 8008b72:	6810      	ldr	r0, [r2, #0]
 8008b74:	6018      	str	r0, [r3, #0]

	if (siglength % 2 == 0) {
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d103      	bne.n	8008b88 <wtree_init+0x104>
		obj->even = 1;
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	2201      	movs	r2, #1
 8008b84:	629a      	str	r2, [r3, #40]	; 0x28
 8008b86:	e002      	b.n	8008b8e <wtree_init+0x10a>
	}
	else {
		obj->even = 0;
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	629a      	str	r2, [r3, #40]	; 0x28
	}

	obj->cobj = NULL;
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	2200      	movs	r2, #0
 8008b92:	605a      	str	r2, [r3, #4]
	obj->nodes = nodes;
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	6a3a      	ldr	r2, [r7, #32]
 8008b98:	63da      	str	r2, [r3, #60]	; 0x3c

	obj->cfftset = 0;
 8008b9a:	69fb      	ldr	r3, [r7, #28]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	641a      	str	r2, [r3, #64]	; 0x40
	obj->lenlength = J + 2;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	1c9a      	adds	r2, r3, #2
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	61da      	str	r2, [r3, #28]
	obj->output = &obj->params[0];
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	obj->nodelength = (int*) &obj->params[siglength * (J + 1) + elength];
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	68ba      	ldr	r2, [r7, #8]
 8008bba:	fb03 f202 	mul.w	r2, r3, r2
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	4413      	add	r3, r2
 8008bc2:	333e      	adds	r3, #62	; 0x3e
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	69fa      	ldr	r2, [r7, #28]
 8008bc8:	441a      	add	r2, r3
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	obj->coeflength = (int*)&obj->params[siglength * (J + 1) + elength + nodes];
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	fb03 f202 	mul.w	r2, r3, r2
 8008bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bdc:	441a      	add	r2, r3
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	4413      	add	r3, r2
 8008be2:	333e      	adds	r3, #62	; 0x3e
 8008be4:	00db      	lsls	r3, r3, #3
 8008be6:	69fa      	ldr	r2, [r7, #28]
 8008be8:	441a      	add	r2, r3
 8008bea:	69fb      	ldr	r3, [r7, #28]
 8008bec:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for (i = 0; i < siglength * (J + 1) + elength + nodes + J + 1; ++i) {
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bf4:	e00d      	b.n	8008c12 <wtree_init+0x18e>
	       obj->params[i] = 0.0;
 8008bf6:	69fa      	ldr	r2, [r7, #28]
 8008bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfa:	333e      	adds	r3, #62	; 0x3e
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	18d1      	adds	r1, r2, r3
 8008c00:	f04f 0200 	mov.w	r2, #0
 8008c04:	f04f 0300 	mov.w	r3, #0
 8008c08:	e9c1 2300 	strd	r2, r3, [r1]
	for (i = 0; i < siglength * (J + 1) + elength + nodes + J + 1; ++i) {
 8008c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c0e:	3301      	adds	r3, #1
 8008c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	3301      	adds	r3, #1
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	fb03 f202 	mul.w	r2, r3, r2
 8008c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1e:	441a      	add	r2, r3
 8008c20:	6a3b      	ldr	r3, [r7, #32]
 8008c22:	441a      	add	r2, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4413      	add	r3, r2
 8008c28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	dde3      	ble.n	8008bf6 <wtree_init+0x172>
	}

	//wave_summary(obj->wave);

	return obj;
 8008c2e:	69fb      	ldr	r3, [r7, #28]
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3730      	adds	r7, #48	; 0x30
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	0800f4b8 	.word	0x0800f4b8
 8008c3c:	0800f4f8 	.word	0x0800f4f8
 8008c40:	0800f54c 	.word	0x0800f54c
 8008c44:	0800f550 	.word	0x0800f550

08008c48 <wtree_per>:

	dwt_per_stride(inp,N,wt->wave->lpd,wt->wave->hpd,wt->wave->lpd_len,cA,len_cA,cD,1,1);

}

static void wtree_per(wtree_object wt, double *inp, int N, double *cA, int len_cA, double *cD) {
 8008c48:	b480      	push	{r7}
 8008c4a:	b08b      	sub	sp, #44	; 0x2c
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	603b      	str	r3, [r7, #0]
	int l, l2, isodd, i, t, len_avg;

	len_avg = wt->wave->lpd_len;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5c:	61fb      	str	r3, [r7, #28]
	l2 = len_avg / 2;
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	da00      	bge.n	8008c66 <wtree_per+0x1e>
 8008c64:	3301      	adds	r3, #1
 8008c66:	105b      	asrs	r3, r3, #1
 8008c68:	61bb      	str	r3, [r7, #24]
	isodd = N % 2;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f003 0301 	and.w	r3, r3, #1
 8008c72:	bfb8      	it	lt
 8008c74:	425b      	neglt	r3, r3
 8008c76:	617b      	str	r3, [r7, #20]

	for (i = 0; i < len_cA; ++i) {
 8008c78:	2300      	movs	r3, #0
 8008c7a:	623b      	str	r3, [r7, #32]
 8008c7c:	e28e      	b.n	800919c <wtree_per+0x554>
		t = 2 * i + l2;
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	69ba      	ldr	r2, [r7, #24]
 8008c84:	4413      	add	r3, r2
 8008c86:	613b      	str	r3, [r7, #16]
		cA[i] = 0.0;
 8008c88:	6a3b      	ldr	r3, [r7, #32]
 8008c8a:	00db      	lsls	r3, r3, #3
 8008c8c:	683a      	ldr	r2, [r7, #0]
 8008c8e:	18d1      	adds	r1, r2, r3
 8008c90:	f04f 0200 	mov.w	r2, #0
 8008c94:	f04f 0300 	mov.w	r3, #0
 8008c98:	e9c1 2300 	strd	r2, r3, [r1]
		cD[i] = 0.0;
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	00db      	lsls	r3, r3, #3
 8008ca0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ca2:	18d1      	adds	r1, r2, r3
 8008ca4:	f04f 0200 	mov.w	r2, #0
 8008ca8:	f04f 0300 	mov.w	r3, #0
 8008cac:	e9c1 2300 	strd	r2, r3, [r1]
		for (l = 0; l < len_avg; ++l) {
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8008cb4:	e26a      	b.n	800918c <wtree_per+0x544>
			if ((t - l) >= l2 && (t - l) < N) {
 8008cb6:	693a      	ldr	r2, [r7, #16]
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	69ba      	ldr	r2, [r7, #24]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	dc46      	bgt.n	8008d50 <wtree_per+0x108>
 8008cc2:	693a      	ldr	r2, [r7, #16]
 8008cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	dd40      	ble.n	8008d50 <wtree_per+0x108>
				cA[i] += wt->wave->lpd[l] * inp[t - l];
 8008cce:	6a3b      	ldr	r3, [r7, #32]
 8008cd0:	00db      	lsls	r3, r3, #3
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	ed93 6b00 	vldr	d6, [r3]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	00db      	lsls	r3, r3, #3
 8008ce4:	4413      	add	r3, r2
 8008ce6:	ed93 5b00 	vldr	d5, [r3]
 8008cea:	693a      	ldr	r2, [r7, #16]
 8008cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	68ba      	ldr	r2, [r7, #8]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	ed93 7b00 	vldr	d7, [r3]
 8008cfa:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008cfe:	6a3b      	ldr	r3, [r7, #32]
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	683a      	ldr	r2, [r7, #0]
 8008d04:	4413      	add	r3, r2
 8008d06:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008d0a:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[t - l];
 8008d0e:	6a3b      	ldr	r3, [r7, #32]
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d14:	4413      	add	r3, r2
 8008d16:	ed93 6b00 	vldr	d6, [r3]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	00db      	lsls	r3, r3, #3
 8008d24:	4413      	add	r3, r2
 8008d26:	ed93 5b00 	vldr	d5, [r3]
 8008d2a:	693a      	ldr	r2, [r7, #16]
 8008d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	00db      	lsls	r3, r3, #3
 8008d32:	68ba      	ldr	r2, [r7, #8]
 8008d34:	4413      	add	r3, r2
 8008d36:	ed93 7b00 	vldr	d7, [r3]
 8008d3a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008d3e:	6a3b      	ldr	r3, [r7, #32]
 8008d40:	00db      	lsls	r3, r3, #3
 8008d42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d44:	4413      	add	r3, r2
 8008d46:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008d4a:	ed83 7b00 	vstr	d7, [r3]
 8008d4e:	e21a      	b.n	8009186 <wtree_per+0x53e>
			}
			else if ((t - l) < l2 && (t - l) >= 0) {
 8008d50:	693a      	ldr	r2, [r7, #16]
 8008d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d54:	1ad3      	subs	r3, r2, r3
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	dd45      	ble.n	8008de8 <wtree_per+0x1a0>
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d60:	1ad3      	subs	r3, r2, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	db40      	blt.n	8008de8 <wtree_per+0x1a0>
				cA[i] += wt->wave->lpd[l] * inp[t - l];
 8008d66:	6a3b      	ldr	r3, [r7, #32]
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	683a      	ldr	r2, [r7, #0]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	ed93 6b00 	vldr	d6, [r3]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7a:	00db      	lsls	r3, r3, #3
 8008d7c:	4413      	add	r3, r2
 8008d7e:	ed93 5b00 	vldr	d5, [r3]
 8008d82:	693a      	ldr	r2, [r7, #16]
 8008d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	ed93 7b00 	vldr	d7, [r3]
 8008d92:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008d96:	6a3b      	ldr	r3, [r7, #32]
 8008d98:	00db      	lsls	r3, r3, #3
 8008d9a:	683a      	ldr	r2, [r7, #0]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008da2:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[t - l];
 8008da6:	6a3b      	ldr	r3, [r7, #32]
 8008da8:	00db      	lsls	r3, r3, #3
 8008daa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008dac:	4413      	add	r3, r2
 8008dae:	ed93 6b00 	vldr	d6, [r3]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dba:	00db      	lsls	r3, r3, #3
 8008dbc:	4413      	add	r3, r2
 8008dbe:	ed93 5b00 	vldr	d5, [r3]
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	68ba      	ldr	r2, [r7, #8]
 8008dcc:	4413      	add	r3, r2
 8008dce:	ed93 7b00 	vldr	d7, [r3]
 8008dd2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008dd6:	6a3b      	ldr	r3, [r7, #32]
 8008dd8:	00db      	lsls	r3, r3, #3
 8008dda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ddc:	4413      	add	r3, r2
 8008dde:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008de2:	ed83 7b00 	vstr	d7, [r3]
 8008de6:	e1ce      	b.n	8009186 <wtree_per+0x53e>
			}
			else if ((t - l) < 0 && isodd == 0) {
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dec:	1ad3      	subs	r3, r2, r3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	da47      	bge.n	8008e82 <wtree_per+0x23a>
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d144      	bne.n	8008e82 <wtree_per+0x23a>
				cA[i] += wt->wave->lpd[l] * inp[t - l + N];
 8008df8:	6a3b      	ldr	r3, [r7, #32]
 8008dfa:	00db      	lsls	r3, r3, #3
 8008dfc:	683a      	ldr	r2, [r7, #0]
 8008dfe:	4413      	add	r3, r2
 8008e00:	ed93 6b00 	vldr	d6, [r3]
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0c:	00db      	lsls	r3, r3, #3
 8008e0e:	4413      	add	r3, r2
 8008e10:	ed93 5b00 	vldr	d5, [r3]
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e18:	1ad2      	subs	r2, r2, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	68ba      	ldr	r2, [r7, #8]
 8008e22:	4413      	add	r3, r2
 8008e24:	ed93 7b00 	vldr	d7, [r3]
 8008e28:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008e2c:	6a3b      	ldr	r3, [r7, #32]
 8008e2e:	00db      	lsls	r3, r3, #3
 8008e30:	683a      	ldr	r2, [r7, #0]
 8008e32:	4413      	add	r3, r2
 8008e34:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008e38:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[t - l + N];
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	00db      	lsls	r3, r3, #3
 8008e40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e42:	4413      	add	r3, r2
 8008e44:	ed93 6b00 	vldr	d6, [r3]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e50:	00db      	lsls	r3, r3, #3
 8008e52:	4413      	add	r3, r2
 8008e54:	ed93 5b00 	vldr	d5, [r3]
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5c:	1ad2      	subs	r2, r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4413      	add	r3, r2
 8008e62:	00db      	lsls	r3, r3, #3
 8008e64:	68ba      	ldr	r2, [r7, #8]
 8008e66:	4413      	add	r3, r2
 8008e68:	ed93 7b00 	vldr	d7, [r3]
 8008e6c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008e70:	6a3b      	ldr	r3, [r7, #32]
 8008e72:	00db      	lsls	r3, r3, #3
 8008e74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e76:	4413      	add	r3, r2
 8008e78:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008e7c:	ed83 7b00 	vstr	d7, [r3]
 8008e80:	e181      	b.n	8009186 <wtree_per+0x53e>
			}
			else if ((t - l) < 0 && isodd == 1) {
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f280 8094 	bge.w	8008fb6 <wtree_per+0x36e>
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	f040 8090 	bne.w	8008fb6 <wtree_per+0x36e>
				if ((t - l) != -1) {
 8008e96:	693a      	ldr	r2, [r7, #16]
 8008e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9a:	1ad3      	subs	r3, r2, r3
 8008e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea0:	d046      	beq.n	8008f30 <wtree_per+0x2e8>
					cA[i] += wt->wave->lpd[l] * inp[t - l + N + 1];
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	00db      	lsls	r3, r3, #3
 8008ea6:	683a      	ldr	r2, [r7, #0]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	ed93 6b00 	vldr	d6, [r3]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb6:	00db      	lsls	r3, r3, #3
 8008eb8:	4413      	add	r3, r2
 8008eba:	ed93 5b00 	vldr	d5, [r3]
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec2:	1ad2      	subs	r2, r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4413      	add	r3, r2
 8008ec8:	3301      	adds	r3, #1
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	4413      	add	r3, r2
 8008ed0:	ed93 7b00 	vldr	d7, [r3]
 8008ed4:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	00db      	lsls	r3, r3, #3
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	4413      	add	r3, r2
 8008ee0:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008ee4:	ed83 7b00 	vstr	d7, [r3]
					cD[i] += wt->wave->hpd[l] * inp[t - l + N + 1];
 8008ee8:	6a3b      	ldr	r3, [r7, #32]
 8008eea:	00db      	lsls	r3, r3, #3
 8008eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008eee:	4413      	add	r3, r2
 8008ef0:	ed93 6b00 	vldr	d6, [r3]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efc:	00db      	lsls	r3, r3, #3
 8008efe:	4413      	add	r3, r2
 8008f00:	ed93 5b00 	vldr	d5, [r3]
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f08:	1ad2      	subs	r2, r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	3301      	adds	r3, #1
 8008f10:	00db      	lsls	r3, r3, #3
 8008f12:	68ba      	ldr	r2, [r7, #8]
 8008f14:	4413      	add	r3, r2
 8008f16:	ed93 7b00 	vldr	d7, [r3]
 8008f1a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008f1e:	6a3b      	ldr	r3, [r7, #32]
 8008f20:	00db      	lsls	r3, r3, #3
 8008f22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f24:	4413      	add	r3, r2
 8008f26:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008f2a:	ed83 7b00 	vstr	d7, [r3]
				if ((t - l) != -1) {
 8008f2e:	e12a      	b.n	8009186 <wtree_per+0x53e>
				}
				else {
					cA[i] += wt->wave->lpd[l] * inp[N - 1];
 8008f30:	6a3b      	ldr	r3, [r7, #32]
 8008f32:	00db      	lsls	r3, r3, #3
 8008f34:	683a      	ldr	r2, [r7, #0]
 8008f36:	4413      	add	r3, r2
 8008f38:	ed93 6b00 	vldr	d6, [r3]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f44:	00db      	lsls	r3, r3, #3
 8008f46:	4413      	add	r3, r2
 8008f48:	ed93 5b00 	vldr	d5, [r3]
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8008f52:	4413      	add	r3, r2
 8008f54:	00db      	lsls	r3, r3, #3
 8008f56:	68ba      	ldr	r2, [r7, #8]
 8008f58:	4413      	add	r3, r2
 8008f5a:	ed93 7b00 	vldr	d7, [r3]
 8008f5e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008f62:	6a3b      	ldr	r3, [r7, #32]
 8008f64:	00db      	lsls	r3, r3, #3
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	4413      	add	r3, r2
 8008f6a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008f6e:	ed83 7b00 	vstr	d7, [r3]
					cD[i] += wt->wave->hpd[l] * inp[N - 1];
 8008f72:	6a3b      	ldr	r3, [r7, #32]
 8008f74:	00db      	lsls	r3, r3, #3
 8008f76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f78:	4413      	add	r3, r2
 8008f7a:	ed93 6b00 	vldr	d6, [r3]
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f86:	00db      	lsls	r3, r3, #3
 8008f88:	4413      	add	r3, r2
 8008f8a:	ed93 5b00 	vldr	d5, [r3]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8008f94:	4413      	add	r3, r2
 8008f96:	00db      	lsls	r3, r3, #3
 8008f98:	68ba      	ldr	r2, [r7, #8]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	ed93 7b00 	vldr	d7, [r3]
 8008fa0:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008fa4:	6a3b      	ldr	r3, [r7, #32]
 8008fa6:	00db      	lsls	r3, r3, #3
 8008fa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008faa:	4413      	add	r3, r2
 8008fac:	ee36 7b07 	vadd.f64	d7, d6, d7
 8008fb0:	ed83 7b00 	vstr	d7, [r3]
				if ((t - l) != -1) {
 8008fb4:	e0e7      	b.n	8009186 <wtree_per+0x53e>
				}
			}
			else if ((t - l) >= N && isodd == 0) {
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fba:	1ad3      	subs	r3, r2, r3
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	dc47      	bgt.n	8009052 <wtree_per+0x40a>
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d144      	bne.n	8009052 <wtree_per+0x40a>
				cA[i] += wt->wave->lpd[l] * inp[t - l - N];
 8008fc8:	6a3b      	ldr	r3, [r7, #32]
 8008fca:	00db      	lsls	r3, r3, #3
 8008fcc:	683a      	ldr	r2, [r7, #0]
 8008fce:	4413      	add	r3, r2
 8008fd0:	ed93 6b00 	vldr	d6, [r3]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fdc:	00db      	lsls	r3, r3, #3
 8008fde:	4413      	add	r3, r2
 8008fe0:	ed93 5b00 	vldr	d5, [r3]
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe8:	1ad2      	subs	r2, r2, r3
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	00db      	lsls	r3, r3, #3
 8008ff0:	68ba      	ldr	r2, [r7, #8]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	ed93 7b00 	vldr	d7, [r3]
 8008ff8:	ee25 7b07 	vmul.f64	d7, d5, d7
 8008ffc:	6a3b      	ldr	r3, [r7, #32]
 8008ffe:	00db      	lsls	r3, r3, #3
 8009000:	683a      	ldr	r2, [r7, #0]
 8009002:	4413      	add	r3, r2
 8009004:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009008:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[t - l - N];
 800900c:	6a3b      	ldr	r3, [r7, #32]
 800900e:	00db      	lsls	r3, r3, #3
 8009010:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009012:	4413      	add	r3, r2
 8009014:	ed93 6b00 	vldr	d6, [r3]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800901e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009020:	00db      	lsls	r3, r3, #3
 8009022:	4413      	add	r3, r2
 8009024:	ed93 5b00 	vldr	d5, [r3]
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902c:	1ad2      	subs	r2, r2, r3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	00db      	lsls	r3, r3, #3
 8009034:	68ba      	ldr	r2, [r7, #8]
 8009036:	4413      	add	r3, r2
 8009038:	ed93 7b00 	vldr	d7, [r3]
 800903c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009040:	6a3b      	ldr	r3, [r7, #32]
 8009042:	00db      	lsls	r3, r3, #3
 8009044:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009046:	4413      	add	r3, r2
 8009048:	ee36 7b07 	vadd.f64	d7, d6, d7
 800904c:	ed83 7b00 	vstr	d7, [r3]
 8009050:	e099      	b.n	8009186 <wtree_per+0x53e>
			}
			else if ((t - l) >= N && isodd == 1) {
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009056:	1ad3      	subs	r3, r2, r3
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	429a      	cmp	r2, r3
 800905c:	f300 8093 	bgt.w	8009186 <wtree_per+0x53e>
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	2b01      	cmp	r3, #1
 8009064:	f040 808f 	bne.w	8009186 <wtree_per+0x53e>
				if (t - l != N) {
 8009068:	693a      	ldr	r2, [r7, #16]
 800906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906c:	1ad3      	subs	r3, r2, r3
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	429a      	cmp	r2, r3
 8009072:	d046      	beq.n	8009102 <wtree_per+0x4ba>
					cA[i] += wt->wave->lpd[l] * inp[t - l - (N + 1)];
 8009074:	6a3b      	ldr	r3, [r7, #32]
 8009076:	00db      	lsls	r3, r3, #3
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	4413      	add	r3, r2
 800907c:	ed93 6b00 	vldr	d6, [r3]
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009088:	00db      	lsls	r3, r3, #3
 800908a:	4413      	add	r3, r2
 800908c:	ed93 5b00 	vldr	d5, [r3]
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009094:	1ad2      	subs	r2, r2, r3
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	3301      	adds	r3, #1
 800909a:	1ad3      	subs	r3, r2, r3
 800909c:	00db      	lsls	r3, r3, #3
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	4413      	add	r3, r2
 80090a2:	ed93 7b00 	vldr	d7, [r3]
 80090a6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80090aa:	6a3b      	ldr	r3, [r7, #32]
 80090ac:	00db      	lsls	r3, r3, #3
 80090ae:	683a      	ldr	r2, [r7, #0]
 80090b0:	4413      	add	r3, r2
 80090b2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80090b6:	ed83 7b00 	vstr	d7, [r3]
					cD[i] += wt->wave->hpd[l] * inp[t - l - (N + 1)];
 80090ba:	6a3b      	ldr	r3, [r7, #32]
 80090bc:	00db      	lsls	r3, r3, #3
 80090be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090c0:	4413      	add	r3, r2
 80090c2:	ed93 6b00 	vldr	d6, [r3]
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ce:	00db      	lsls	r3, r3, #3
 80090d0:	4413      	add	r3, r2
 80090d2:	ed93 5b00 	vldr	d5, [r3]
 80090d6:	693a      	ldr	r2, [r7, #16]
 80090d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090da:	1ad2      	subs	r2, r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	3301      	adds	r3, #1
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	4413      	add	r3, r2
 80090e8:	ed93 7b00 	vldr	d7, [r3]
 80090ec:	ee25 7b07 	vmul.f64	d7, d5, d7
 80090f0:	6a3b      	ldr	r3, [r7, #32]
 80090f2:	00db      	lsls	r3, r3, #3
 80090f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090f6:	4413      	add	r3, r2
 80090f8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80090fc:	ed83 7b00 	vstr	d7, [r3]
 8009100:	e041      	b.n	8009186 <wtree_per+0x53e>
				}
				else {
					cA[i] += wt->wave->lpd[l] * inp[N - 1];
 8009102:	6a3b      	ldr	r3, [r7, #32]
 8009104:	00db      	lsls	r3, r3, #3
 8009106:	683a      	ldr	r2, [r7, #0]
 8009108:	4413      	add	r3, r2
 800910a:	ed93 6b00 	vldr	d6, [r3]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009116:	00db      	lsls	r3, r3, #3
 8009118:	4413      	add	r3, r2
 800911a:	ed93 5b00 	vldr	d5, [r3]
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009124:	4413      	add	r3, r2
 8009126:	00db      	lsls	r3, r3, #3
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	4413      	add	r3, r2
 800912c:	ed93 7b00 	vldr	d7, [r3]
 8009130:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	00db      	lsls	r3, r3, #3
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	4413      	add	r3, r2
 800913c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009140:	ed83 7b00 	vstr	d7, [r3]
					cD[i] += wt->wave->hpd[l] * inp[N - 1];
 8009144:	6a3b      	ldr	r3, [r7, #32]
 8009146:	00db      	lsls	r3, r3, #3
 8009148:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800914a:	4413      	add	r3, r2
 800914c:	ed93 6b00 	vldr	d6, [r3]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009158:	00db      	lsls	r3, r3, #3
 800915a:	4413      	add	r3, r2
 800915c:	ed93 5b00 	vldr	d5, [r3]
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009166:	4413      	add	r3, r2
 8009168:	00db      	lsls	r3, r3, #3
 800916a:	68ba      	ldr	r2, [r7, #8]
 800916c:	4413      	add	r3, r2
 800916e:	ed93 7b00 	vldr	d7, [r3]
 8009172:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009176:	6a3b      	ldr	r3, [r7, #32]
 8009178:	00db      	lsls	r3, r3, #3
 800917a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800917c:	4413      	add	r3, r2
 800917e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009182:	ed83 7b00 	vstr	d7, [r3]
		for (l = 0; l < len_avg; ++l) {
 8009186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009188:	3301      	adds	r3, #1
 800918a:	627b      	str	r3, [r7, #36]	; 0x24
 800918c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	429a      	cmp	r2, r3
 8009192:	f6ff ad90 	blt.w	8008cb6 <wtree_per+0x6e>
	for (i = 0; i < len_cA; ++i) {
 8009196:	6a3b      	ldr	r3, [r7, #32]
 8009198:	3301      	adds	r3, #1
 800919a:	623b      	str	r3, [r7, #32]
 800919c:	6a3a      	ldr	r2, [r7, #32]
 800919e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a0:	429a      	cmp	r2, r3
 80091a2:	f6ff ad6c 	blt.w	8008c7e <wtree_per+0x36>
		}
	}



}
 80091a6:	bf00      	nop
 80091a8:	bf00      	nop
 80091aa:	372c      	adds	r7, #44	; 0x2c
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <wtree_sym>:
static void dwt_sym(wt_object wt, double *inp, int N, double *cA, int len_cA, double *cD) {

	dwt_sym_stride(inp,N,wt->wave->lpd,wt->wave->hpd,wt->wave->lpd_len,cA,len_cA,cD,1,1);
}

static void wtree_sym(wtree_object wt, double *inp, int N, double *cA, int len_cA, double *cD) {
 80091b4:	b480      	push	{r7}
 80091b6:	b089      	sub	sp, #36	; 0x24
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
 80091c0:	603b      	str	r3, [r7, #0]
	int i, l, t, len_avg;

	len_avg = wt->wave->lpd_len;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091c8:	617b      	str	r3, [r7, #20]

	for (i = 0; i < len_cA; ++i) {
 80091ca:	2300      	movs	r3, #0
 80091cc:	61fb      	str	r3, [r7, #28]
 80091ce:	e113      	b.n	80093f8 <wtree_sym+0x244>
		t = 2 * i + 1;
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	3301      	adds	r3, #1
 80091d6:	613b      	str	r3, [r7, #16]
		cA[i] = 0.0;
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	683a      	ldr	r2, [r7, #0]
 80091de:	18d1      	adds	r1, r2, r3
 80091e0:	f04f 0200 	mov.w	r2, #0
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	e9c1 2300 	strd	r2, r3, [r1]
		cD[i] = 0.0;
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	00db      	lsls	r3, r3, #3
 80091f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091f2:	18d1      	adds	r1, r2, r3
 80091f4:	f04f 0200 	mov.w	r2, #0
 80091f8:	f04f 0300 	mov.w	r3, #0
 80091fc:	e9c1 2300 	strd	r2, r3, [r1]
		for (l = 0; l < len_avg; ++l) {
 8009200:	2300      	movs	r3, #0
 8009202:	61bb      	str	r3, [r7, #24]
 8009204:	e0f0      	b.n	80093e8 <wtree_sym+0x234>
			if ((t - l) >= 0 && (t - l) < N) {
 8009206:	693a      	ldr	r2, [r7, #16]
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	1ad3      	subs	r3, r2, r3
 800920c:	2b00      	cmp	r3, #0
 800920e:	db46      	blt.n	800929e <wtree_sym+0xea>
 8009210:	693a      	ldr	r2, [r7, #16]
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	429a      	cmp	r2, r3
 800921a:	dd40      	ble.n	800929e <wtree_sym+0xea>
				cA[i] += wt->wave->lpd[l] * inp[t - l];
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	00db      	lsls	r3, r3, #3
 8009220:	683a      	ldr	r2, [r7, #0]
 8009222:	4413      	add	r3, r2
 8009224:	ed93 6b00 	vldr	d6, [r3]
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	00db      	lsls	r3, r3, #3
 8009232:	4413      	add	r3, r2
 8009234:	ed93 5b00 	vldr	d5, [r3]
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	1ad3      	subs	r3, r2, r3
 800923e:	00db      	lsls	r3, r3, #3
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	4413      	add	r3, r2
 8009244:	ed93 7b00 	vldr	d7, [r3]
 8009248:	ee25 7b07 	vmul.f64	d7, d5, d7
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	00db      	lsls	r3, r3, #3
 8009250:	683a      	ldr	r2, [r7, #0]
 8009252:	4413      	add	r3, r2
 8009254:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009258:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[t - l];
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	00db      	lsls	r3, r3, #3
 8009260:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009262:	4413      	add	r3, r2
 8009264:	ed93 6b00 	vldr	d6, [r3]
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	00db      	lsls	r3, r3, #3
 8009272:	4413      	add	r3, r2
 8009274:	ed93 5b00 	vldr	d5, [r3]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	00db      	lsls	r3, r3, #3
 8009280:	68ba      	ldr	r2, [r7, #8]
 8009282:	4413      	add	r3, r2
 8009284:	ed93 7b00 	vldr	d7, [r3]
 8009288:	ee25 7b07 	vmul.f64	d7, d5, d7
 800928c:	69fb      	ldr	r3, [r7, #28]
 800928e:	00db      	lsls	r3, r3, #3
 8009290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009292:	4413      	add	r3, r2
 8009294:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009298:	ed83 7b00 	vstr	d7, [r3]
 800929c:	e0a1      	b.n	80093e2 <wtree_sym+0x22e>
			}
			else if ((t - l) < 0) {
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	1ad3      	subs	r3, r2, r3
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	da48      	bge.n	800933a <wtree_sym+0x186>
				cA[i] += wt->wave->lpd[l] * inp[-t + l - 1];
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	00db      	lsls	r3, r3, #3
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	4413      	add	r3, r2
 80092b0:	ed93 6b00 	vldr	d6, [r3]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	00db      	lsls	r3, r3, #3
 80092be:	4413      	add	r3, r2
 80092c0:	ed93 5b00 	vldr	d5, [r3]
 80092c4:	69ba      	ldr	r2, [r7, #24]
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	461a      	mov	r2, r3
 80092cc:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80092d0:	4413      	add	r3, r2
 80092d2:	00db      	lsls	r3, r3, #3
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	4413      	add	r3, r2
 80092d8:	ed93 7b00 	vldr	d7, [r3]
 80092dc:	ee25 7b07 	vmul.f64	d7, d5, d7
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	00db      	lsls	r3, r3, #3
 80092e4:	683a      	ldr	r2, [r7, #0]
 80092e6:	4413      	add	r3, r2
 80092e8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80092ec:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[-t + l - 1];
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	00db      	lsls	r3, r3, #3
 80092f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092f6:	4413      	add	r3, r2
 80092f8:	ed93 6b00 	vldr	d6, [r3]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	00db      	lsls	r3, r3, #3
 8009306:	4413      	add	r3, r2
 8009308:	ed93 5b00 	vldr	d5, [r3]
 800930c:	69ba      	ldr	r2, [r7, #24]
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	1ad3      	subs	r3, r2, r3
 8009312:	461a      	mov	r2, r3
 8009314:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009318:	4413      	add	r3, r2
 800931a:	00db      	lsls	r3, r3, #3
 800931c:	68ba      	ldr	r2, [r7, #8]
 800931e:	4413      	add	r3, r2
 8009320:	ed93 7b00 	vldr	d7, [r3]
 8009324:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	00db      	lsls	r3, r3, #3
 800932c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800932e:	4413      	add	r3, r2
 8009330:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009334:	ed83 7b00 	vstr	d7, [r3]
 8009338:	e053      	b.n	80093e2 <wtree_sym+0x22e>
			}
			else if ((t - l) >= N) {
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	1ad3      	subs	r3, r2, r3
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	429a      	cmp	r2, r3
 8009344:	dc4d      	bgt.n	80093e2 <wtree_sym+0x22e>
				cA[i] += wt->wave->lpd[l] * inp[2 * N - t + l - 1];
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	00db      	lsls	r3, r3, #3
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	4413      	add	r3, r2
 800934e:	ed93 6b00 	vldr	d6, [r3]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009358:	69bb      	ldr	r3, [r7, #24]
 800935a:	00db      	lsls	r3, r3, #3
 800935c:	4413      	add	r3, r2
 800935e:	ed93 5b00 	vldr	d5, [r3]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	005a      	lsls	r2, r3, #1
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	1ad2      	subs	r2, r2, r3
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	4413      	add	r3, r2
 800936e:	461a      	mov	r2, r3
 8009370:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009374:	4413      	add	r3, r2
 8009376:	00db      	lsls	r3, r3, #3
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	4413      	add	r3, r2
 800937c:	ed93 7b00 	vldr	d7, [r3]
 8009380:	ee25 7b07 	vmul.f64	d7, d5, d7
 8009384:	69fb      	ldr	r3, [r7, #28]
 8009386:	00db      	lsls	r3, r3, #3
 8009388:	683a      	ldr	r2, [r7, #0]
 800938a:	4413      	add	r3, r2
 800938c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8009390:	ed83 7b00 	vstr	d7, [r3]
				cD[i] += wt->wave->hpd[l] * inp[2 * N - t + l - 1];
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	00db      	lsls	r3, r3, #3
 8009398:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800939a:	4413      	add	r3, r2
 800939c:	ed93 6b00 	vldr	d6, [r3]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	00db      	lsls	r3, r3, #3
 80093aa:	4413      	add	r3, r2
 80093ac:	ed93 5b00 	vldr	d5, [r3]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	005a      	lsls	r2, r3, #1
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	1ad2      	subs	r2, r2, r3
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	4413      	add	r3, r2
 80093bc:	461a      	mov	r2, r3
 80093be:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80093c2:	4413      	add	r3, r2
 80093c4:	00db      	lsls	r3, r3, #3
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	4413      	add	r3, r2
 80093ca:	ed93 7b00 	vldr	d7, [r3]
 80093ce:	ee25 7b07 	vmul.f64	d7, d5, d7
 80093d2:	69fb      	ldr	r3, [r7, #28]
 80093d4:	00db      	lsls	r3, r3, #3
 80093d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093d8:	4413      	add	r3, r2
 80093da:	ee36 7b07 	vadd.f64	d7, d6, d7
 80093de:	ed83 7b00 	vstr	d7, [r3]
		for (l = 0; l < len_avg; ++l) {
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	3301      	adds	r3, #1
 80093e6:	61bb      	str	r3, [r7, #24]
 80093e8:	69ba      	ldr	r2, [r7, #24]
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	f6ff af0a 	blt.w	8009206 <wtree_sym+0x52>
	for (i = 0; i < len_cA; ++i) {
 80093f2:	69fb      	ldr	r3, [r7, #28]
 80093f4:	3301      	adds	r3, #1
 80093f6:	61fb      	str	r3, [r7, #28]
 80093f8:	69fa      	ldr	r2, [r7, #28]
 80093fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093fc:	429a      	cmp	r2, r3
 80093fe:	f6ff aee7 	blt.w	80091d0 <wtree_sym+0x1c>

		}
	}


}
 8009402:	bf00      	nop
 8009404:	bf00      	nop
 8009406:	3724      	adds	r7, #36	; 0x24
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <wtree>:
	}
	
	return mra;
}

void wtree(wtree_object wt,const double *inp) {
 8009410:	b590      	push	{r4, r7, lr}
 8009412:	b095      	sub	sp, #84	; 0x54
 8009414:	af02      	add	r7, sp, #8
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
	int i,J,temp_len,iter,N,lp,p2,k,N2,Np;
	int len_cA,t,t2,it1;
	double *orig;

	temp_len = wt->siglength;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	643b      	str	r3, [r7, #64]	; 0x40
	J = wt->J;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a1b      	ldr	r3, [r3, #32]
 8009424:	61bb      	str	r3, [r7, #24]
	wt->length[J + 1] = temp_len;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	1c5a      	adds	r2, r3, #1
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	3212      	adds	r2, #18
 800942e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	wt->outlength = 0;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	619a      	str	r2, [r3, #24]
	wt->zpad = 0;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	645a      	str	r2, [r3, #68]	; 0x44
	orig = (double*)malloc(sizeof(double)* temp_len);
 8009440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009442:	00db      	lsls	r3, r3, #3
 8009444:	4618      	mov	r0, r3
 8009446:	f000 fcff 	bl	8009e48 <malloc>
 800944a:	4603      	mov	r3, r0
 800944c:	617b      	str	r3, [r7, #20]
		wt->zpad = 1;
		temp_len++;
		orig = (double*)malloc(sizeof(double)* temp_len);
	}
	*/
	for (i = 0; i < wt->siglength; ++i) {
 800944e:	2300      	movs	r3, #0
 8009450:	647b      	str	r3, [r7, #68]	; 0x44
 8009452:	e00e      	b.n	8009472 <wtree+0x62>
		orig[i] = inp[i];
 8009454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009456:	00db      	lsls	r3, r3, #3
 8009458:	683a      	ldr	r2, [r7, #0]
 800945a:	4413      	add	r3, r2
 800945c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800945e:	00d2      	lsls	r2, r2, #3
 8009460:	6979      	ldr	r1, [r7, #20]
 8009462:	4411      	add	r1, r2
 8009464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009468:	e9c1 2300 	strd	r2, r3, [r1]
	for (i = 0; i < wt->siglength; ++i) {
 800946c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800946e:	3301      	adds	r3, #1
 8009470:	647b      	str	r3, [r7, #68]	; 0x44
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	695b      	ldr	r3, [r3, #20]
 8009476:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009478:	429a      	cmp	r2, r3
 800947a:	dbeb      	blt.n	8009454 <wtree+0x44>
	}

	if (wt->zpad == 1) {
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009480:	2b01      	cmp	r3, #1
 8009482:	d110      	bne.n	80094a6 <wtree+0x96>
		orig[temp_len - 1] = orig[temp_len - 2];
 8009484:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009486:	4ba0      	ldr	r3, [pc, #640]	; (8009708 <wtree+0x2f8>)
 8009488:	4413      	add	r3, r2
 800948a:	00db      	lsls	r3, r3, #3
 800948c:	697a      	ldr	r2, [r7, #20]
 800948e:	441a      	add	r2, r3
 8009490:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009492:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009496:	440b      	add	r3, r1
 8009498:	00db      	lsls	r3, r3, #3
 800949a:	6979      	ldr	r1, [r7, #20]
 800949c:	4419      	add	r1, r3
 800949e:	e9d2 2300 	ldrd	r2, r3, [r2]
 80094a2:	e9c1 2300 	strd	r2, r3, [r1]
	}

	N = temp_len;
 80094a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094a8:	63bb      	str	r3, [r7, #56]	; 0x38
	lp = wt->wave->lpd_len;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b0:	613b      	str	r3, [r7, #16]
        p2 = 1;
 80094b2:	2301      	movs	r3, #1
 80094b4:	637b      	str	r3, [r7, #52]	; 0x34

	if (!strcmp(wt->ext,"per")) {
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	332c      	adds	r3, #44	; 0x2c
 80094ba:	4994      	ldr	r1, [pc, #592]	; (800970c <wtree+0x2fc>)
 80094bc:	4618      	mov	r0, r3
 80094be:	f7f6 febf 	bl	8000240 <strcmp>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f040 80b7 	bne.w	8009638 <wtree+0x228>
		i = J;
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	647b      	str	r3, [r7, #68]	; 0x44
                p2 = 2;
 80094ce:	2302      	movs	r3, #2
 80094d0:	637b      	str	r3, [r7, #52]	; 0x34
		while (i > 0) {
 80094d2:	e02c      	b.n	800952e <wtree+0x11e>
			N = (int)ceil((double)N / 2.0);
 80094d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80094de:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80094e2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80094e6:	eeb0 0b46 	vmov.f64	d0, d6
 80094ea:	f005 fccd 	bl	800ee88 <ceil>
 80094ee:	eeb0 7b40 	vmov.f64	d7, d0
 80094f2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80094f6:	ee17 3a90 	vmov	r3, s15
 80094fa:	63bb      	str	r3, [r7, #56]	; 0x38
			wt->length[i] = N;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009500:	3212      	adds	r2, #18
 8009502:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			wt->outlength += p2 * (wt->length[i]);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	699a      	ldr	r2, [r3, #24]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009510:	3112      	adds	r1, #18
 8009512:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009516:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009518:	fb01 f303 	mul.w	r3, r1, r3
 800951c:	441a      	add	r2, r3
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	619a      	str	r2, [r3, #24]
			i--;
 8009522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009524:	3b01      	subs	r3, #1
 8009526:	647b      	str	r3, [r7, #68]	; 0x44
                        p2 *= 2;
 8009528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	637b      	str	r3, [r7, #52]	; 0x34
		while (i > 0) {
 800952e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009530:	2b00      	cmp	r3, #0
 8009532:	dccf      	bgt.n	80094d4 <wtree+0xc4>
		}
		wt->length[0] = wt->length[1];
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	649a      	str	r2, [r3, #72]	; 0x48

		N2 = N = wt->outlength;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	63bb      	str	r3, [r7, #56]	; 0x38
 8009542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009544:	62fb      	str	r3, [r7, #44]	; 0x2c
                p2 = 1;
 8009546:	2301      	movs	r3, #1
 8009548:	637b      	str	r3, [r7, #52]	; 0x34
		for (iter = 0; iter < J; ++iter) {
 800954a:	2300      	movs	r3, #0
 800954c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800954e:	e06e      	b.n	800962e <wtree+0x21e>
			len_cA = wt->length[J - iter];
 8009550:	69ba      	ldr	r2, [r7, #24]
 8009552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009554:	1ad2      	subs	r2, r2, r3
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	3212      	adds	r2, #18
 800955a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800955e:	60fb      	str	r3, [r7, #12]
                        N2 -= 2 * p2 * len_cA;
 8009560:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009562:	68fa      	ldr	r2, [r7, #12]
 8009564:	fb02 f303 	mul.w	r3, r2, r3
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800956c:	1ad3      	subs	r3, r2, r3
 800956e:	62fb      	str	r3, [r7, #44]	; 0x2c
                        N = N2;
 8009570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009572:	63bb      	str	r3, [r7, #56]	; 0x38
                        for(k = 0; k < p2;++k) {
 8009574:	2300      	movs	r3, #0
 8009576:	633b      	str	r3, [r7, #48]	; 0x30
 8009578:	e045      	b.n	8009606 <wtree+0x1f6>
                            if (iter == 0) {
 800957a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800957c:	2b00      	cmp	r3, #0
 800957e:	d117      	bne.n	80095b0 <wtree+0x1a0>
                               wtree_per(wt, orig, temp_len, wt->params + N, len_cA, wt->params + N + len_cA);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009588:	00db      	lsls	r3, r3, #3
 800958a:	18d0      	adds	r0, r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009592:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	440b      	add	r3, r1
 8009598:	00db      	lsls	r3, r3, #3
 800959a:	4413      	add	r3, r2
 800959c:	9301      	str	r3, [sp, #4]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	9300      	str	r3, [sp, #0]
 80095a2:	4603      	mov	r3, r0
 80095a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f7ff fb4d 	bl	8008c48 <wtree_per>
 80095ae:	e022      	b.n	80095f6 <wtree+0x1e6>
                            } else {
                                wtree_per(wt, wt->params + Np + k * temp_len, temp_len, wt->params + N, len_cA, wt->params + N + len_cA);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 80095b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80095ba:	fb01 f303 	mul.w	r3, r1, r3
 80095be:	4619      	mov	r1, r3
 80095c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c2:	440b      	add	r3, r1
 80095c4:	00db      	lsls	r3, r3, #3
 80095c6:	18d0      	adds	r0, r2, r3
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 80095ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d0:	00db      	lsls	r3, r3, #3
 80095d2:	18d4      	adds	r4, r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 80095da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	440b      	add	r3, r1
 80095e0:	00db      	lsls	r3, r3, #3
 80095e2:	4413      	add	r3, r2
 80095e4:	9301      	str	r3, [sp, #4]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	4623      	mov	r3, r4
 80095ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80095ee:	4601      	mov	r1, r0
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f7ff fb29 	bl	8008c48 <wtree_per>
                            }
                            N += 2 * len_cA;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	005b      	lsls	r3, r3, #1
 80095fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095fc:	4413      	add	r3, r2
 80095fe:	63bb      	str	r3, [r7, #56]	; 0x38
                        for(k = 0; k < p2;++k) {
 8009600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009602:	3301      	adds	r3, #1
 8009604:	633b      	str	r3, [r7, #48]	; 0x30
 8009606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800960a:	429a      	cmp	r2, r3
 800960c:	dbb5      	blt.n	800957a <wtree+0x16a>
                        }

			temp_len = wt->length[J - iter];
 800960e:	69ba      	ldr	r2, [r7, #24]
 8009610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009612:	1ad2      	subs	r2, r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	3212      	adds	r2, #18
 8009618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800961c:	643b      	str	r3, [r7, #64]	; 0x40
			p2 = 2 * p2;
 800961e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009620:	005b      	lsls	r3, r3, #1
 8009622:	637b      	str	r3, [r7, #52]	; 0x34
            Np = N2;
 8009624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009626:	62bb      	str	r3, [r7, #40]	; 0x28
		for (iter = 0; iter < J; ++iter) {
 8009628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800962a:	3301      	adds	r3, #1
 800962c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800962e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009630:	69bb      	ldr	r3, [r7, #24]
 8009632:	429a      	cmp	r2, r3
 8009634:	db8c      	blt.n	8009550 <wtree+0x140>
 8009636:	e0d3      	b.n	80097e0 <wtree+0x3d0>
		}
	}
	else if (!strcmp(wt->ext,"sym")) {
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	332c      	adds	r3, #44	; 0x2c
 800963c:	4934      	ldr	r1, [pc, #208]	; (8009710 <wtree+0x300>)
 800963e:	4618      	mov	r0, r3
 8009640:	f7f6 fdfe 	bl	8000240 <strcmp>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	f040 80c3 	bne.w	80097d2 <wtree+0x3c2>
		//printf(" \r\n YES %s  \r\n", wt->ext);
		i = J;
 800964c:	69bb      	ldr	r3, [r7, #24]
 800964e:	647b      	str	r3, [r7, #68]	; 0x44
                p2 = 2;
 8009650:	2302      	movs	r3, #2
 8009652:	637b      	str	r3, [r7, #52]	; 0x34
		while (i > 0) {
 8009654:	e031      	b.n	80096ba <wtree+0x2aa>
			N = N + lp - 2;
 8009656:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	4413      	add	r3, r2
 800965c:	3b02      	subs	r3, #2
 800965e:	63bb      	str	r3, [r7, #56]	; 0x38
			N = (int) ceil((double)N / 2.0);
 8009660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009662:	ee07 3a90 	vmov	s15, r3
 8009666:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800966a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800966e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8009672:	eeb0 0b46 	vmov.f64	d0, d6
 8009676:	f005 fc07 	bl	800ee88 <ceil>
 800967a:	eeb0 7b40 	vmov.f64	d7, d0
 800967e:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8009682:	ee17 3a90 	vmov	r3, s15
 8009686:	63bb      	str	r3, [r7, #56]	; 0x38
			wt->length[i] = N;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800968c:	3212      	adds	r2, #18
 800968e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			wt->outlength += p2 * (wt->length[i]);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	699a      	ldr	r2, [r3, #24]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800969c:	3112      	adds	r1, #18
 800969e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80096a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80096a4:	fb01 f303 	mul.w	r3, r1, r3
 80096a8:	441a      	add	r2, r3
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	619a      	str	r2, [r3, #24]
			i--;
 80096ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096b0:	3b01      	subs	r3, #1
 80096b2:	647b      	str	r3, [r7, #68]	; 0x44
                        p2 *= 2;
 80096b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096b6:	005b      	lsls	r3, r3, #1
 80096b8:	637b      	str	r3, [r7, #52]	; 0x34
		while (i > 0) {
 80096ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80096bc:	2b00      	cmp	r3, #0
 80096be:	dcca      	bgt.n	8009656 <wtree+0x246>
		}
		wt->length[0] = wt->length[1];
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	649a      	str	r2, [r3, #72]	; 0x48

		N2 = N = wt->outlength;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80096ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d0:	62fb      	str	r3, [r7, #44]	; 0x2c
                p2 = 1;
 80096d2:	2301      	movs	r3, #1
 80096d4:	637b      	str	r3, [r7, #52]	; 0x34

                for (iter = 0; iter < J; ++iter) {
 80096d6:	2300      	movs	r3, #0
 80096d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096da:	e075      	b.n	80097c8 <wtree+0x3b8>
			len_cA = wt->length[J - iter];
 80096dc:	69ba      	ldr	r2, [r7, #24]
 80096de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e0:	1ad2      	subs	r2, r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	3212      	adds	r2, #18
 80096e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ea:	60fb      	str	r3, [r7, #12]
                        N2 -= 2 * p2 * len_cA;
 80096ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ee:	68fa      	ldr	r2, [r7, #12]
 80096f0:	fb02 f303 	mul.w	r3, r2, r3
 80096f4:	005b      	lsls	r3, r3, #1
 80096f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096f8:	1ad3      	subs	r3, r2, r3
 80096fa:	62fb      	str	r3, [r7, #44]	; 0x2c
                        N = N2;
 80096fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096fe:	63bb      	str	r3, [r7, #56]	; 0x38
                        for(k = 0; k < p2;++k) {
 8009700:	2300      	movs	r3, #0
 8009702:	633b      	str	r3, [r7, #48]	; 0x30
 8009704:	e04c      	b.n	80097a0 <wtree+0x390>
 8009706:	bf00      	nop
 8009708:	1ffffffe 	.word	0x1ffffffe
 800970c:	0800f59c 	.word	0x0800f59c
 8009710:	0800f54c 	.word	0x0800f54c
                            if (iter == 0) {
 8009714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009716:	2b00      	cmp	r3, #0
 8009718:	d117      	bne.n	800974a <wtree+0x33a>
                                wtree_sym(wt, orig, temp_len, wt->params + N, len_cA, wt->params + N + len_cA);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009722:	00db      	lsls	r3, r3, #3
 8009724:	18d0      	adds	r0, r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 800972c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	440b      	add	r3, r1
 8009732:	00db      	lsls	r3, r3, #3
 8009734:	4413      	add	r3, r2
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	4603      	mov	r3, r0
 800973e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009740:	6979      	ldr	r1, [r7, #20]
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f7ff fd36 	bl	80091b4 <wtree_sym>
 8009748:	e022      	b.n	8009790 <wtree+0x380>
                            } else {
                                wtree_sym(wt, wt->params + Np + k * temp_len, temp_len, wt->params + N, len_cA, wt->params + N + len_cA);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009752:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009754:	fb01 f303 	mul.w	r3, r1, r3
 8009758:	4619      	mov	r1, r3
 800975a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800975c:	440b      	add	r3, r1
 800975e:	00db      	lsls	r3, r3, #3
 8009760:	18d0      	adds	r0, r2, r3
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976a:	00db      	lsls	r3, r3, #3
 800976c:	18d4      	adds	r4, r2, r3
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8009774:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	440b      	add	r3, r1
 800977a:	00db      	lsls	r3, r3, #3
 800977c:	4413      	add	r3, r2
 800977e:	9301      	str	r3, [sp, #4]
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	9300      	str	r3, [sp, #0]
 8009784:	4623      	mov	r3, r4
 8009786:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009788:	4601      	mov	r1, r0
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff fd12 	bl	80091b4 <wtree_sym>
                            }
                            N += 2 * len_cA;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	005b      	lsls	r3, r3, #1
 8009794:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009796:	4413      	add	r3, r2
 8009798:	63bb      	str	r3, [r7, #56]	; 0x38
                        for(k = 0; k < p2;++k) {
 800979a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979c:	3301      	adds	r3, #1
 800979e:	633b      	str	r3, [r7, #48]	; 0x30
 80097a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097a4:	429a      	cmp	r2, r3
 80097a6:	dbb5      	blt.n	8009714 <wtree+0x304>
                        }

			temp_len = wt->length[J - iter];
 80097a8:	69ba      	ldr	r2, [r7, #24]
 80097aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097ac:	1ad2      	subs	r2, r2, r3
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	3212      	adds	r2, #18
 80097b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097b6:	643b      	str	r3, [r7, #64]	; 0x40
			p2 = 2 * p2;
 80097b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	637b      	str	r3, [r7, #52]	; 0x34
            Np = N2;
 80097be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097c0:	62bb      	str	r3, [r7, #40]	; 0x28
                for (iter = 0; iter < J; ++iter) {
 80097c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097c4:	3301      	adds	r3, #1
 80097c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	db85      	blt.n	80096dc <wtree+0x2cc>
 80097d0:	e006      	b.n	80097e0 <wtree+0x3d0>
		}

	}
	else {
		printf("Signal extension can be either per or sym");
 80097d2:	483d      	ldr	r0, [pc, #244]	; (80098c8 <wtree+0x4b8>)
 80097d4:	f001 fb84 	bl	800aee0 <iprintf>
		exit(-1);
 80097d8:	f04f 30ff 	mov.w	r0, #4294967295
 80097dc:	f000 fb22 	bl	8009e24 <exit>
	}

	J = wt->J;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6a1b      	ldr	r3, [r3, #32]
 80097e4:	61bb      	str	r3, [r7, #24]
	t2 = wt->outlength - 2 * wt->length[J];
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	699a      	ldr	r2, [r3, #24]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	69b9      	ldr	r1, [r7, #24]
 80097ee:	3112      	adds	r1, #18
 80097f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80097f4:	005b      	lsls	r3, r3, #1
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	623b      	str	r3, [r7, #32]
	p2 = 2;
 80097fa:	2302      	movs	r3, #2
 80097fc:	637b      	str	r3, [r7, #52]	; 0x34
	it1 = 0;
 80097fe:	2300      	movs	r3, #0
 8009800:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < J; ++i) {
 8009802:	2300      	movs	r3, #0
 8009804:	647b      	str	r3, [r7, #68]	; 0x44
 8009806:	e034      	b.n	8009872 <wtree+0x462>
		t = t2;
 8009808:	6a3b      	ldr	r3, [r7, #32]
 800980a:	627b      	str	r3, [r7, #36]	; 0x24
		for (k = 0; k < p2; ++k) {
 800980c:	2300      	movs	r3, #0
 800980e:	633b      	str	r3, [r7, #48]	; 0x30
 8009810:	e017      	b.n	8009842 <wtree+0x432>
			wt->nodelength[it1] = t;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	4413      	add	r3, r2
 800981e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009820:	601a      	str	r2, [r3, #0]
			it1++;
 8009822:	69fb      	ldr	r3, [r7, #28]
 8009824:	3301      	adds	r3, #1
 8009826:	61fb      	str	r3, [r7, #28]
			t += wt->length[J - i];
 8009828:	69ba      	ldr	r2, [r7, #24]
 800982a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800982c:	1ad2      	subs	r2, r2, r3
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	3212      	adds	r2, #18
 8009832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009836:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009838:	4413      	add	r3, r2
 800983a:	627b      	str	r3, [r7, #36]	; 0x24
		for (k = 0; k < p2; ++k) {
 800983c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800983e:	3301      	adds	r3, #1
 8009840:	633b      	str	r3, [r7, #48]	; 0x30
 8009842:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009846:	429a      	cmp	r2, r3
 8009848:	dbe3      	blt.n	8009812 <wtree+0x402>
		}
		p2 *= 2;
 800984a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800984c:	005b      	lsls	r3, r3, #1
 800984e:	637b      	str	r3, [r7, #52]	; 0x34
		t2 = t2 - p2 * wt->length[J - i - 1];
 8009850:	69ba      	ldr	r2, [r7, #24]
 8009852:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	1e5a      	subs	r2, r3, #1
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	3212      	adds	r2, #18
 800985c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009860:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009862:	fb02 f303 	mul.w	r3, r2, r3
 8009866:	6a3a      	ldr	r2, [r7, #32]
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	623b      	str	r3, [r7, #32]
	for (i = 0; i < J; ++i) {
 800986c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800986e:	3301      	adds	r3, #1
 8009870:	647b      	str	r3, [r7, #68]	; 0x44
 8009872:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	429a      	cmp	r2, r3
 8009878:	dbc6      	blt.n	8009808 <wtree+0x3f8>
	}

	wt->coeflength[0] = wt->siglength;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	6952      	ldr	r2, [r2, #20]
 8009884:	601a      	str	r2, [r3, #0]

	for (i = 1; i < J + 1; ++i) {
 8009886:	2301      	movs	r3, #1
 8009888:	647b      	str	r3, [r7, #68]	; 0x44
 800988a:	e011      	b.n	80098b0 <wtree+0x4a0>
		wt->coeflength[i] = wt->length[J - i + 1];
 800988c:	69ba      	ldr	r2, [r7, #24]
 800988e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009890:	1ad3      	subs	r3, r2, r3
 8009892:	1c59      	adds	r1, r3, #1
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 800989a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	3112      	adds	r1, #18
 80098a4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80098a8:	601a      	str	r2, [r3, #0]
	for (i = 1; i < J + 1; ++i) {
 80098aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098ac:	3301      	adds	r3, #1
 80098ae:	647b      	str	r3, [r7, #68]	; 0x44
 80098b0:	69ba      	ldr	r2, [r7, #24]
 80098b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098b4:	429a      	cmp	r2, r3
 80098b6:	dae9      	bge.n	800988c <wtree+0x47c>
	}

	free(orig);
 80098b8:	6978      	ldr	r0, [r7, #20]
 80098ba:	f000 facd 	bl	8009e58 <free>
}
 80098be:	bf00      	nop
 80098c0:	374c      	adds	r7, #76	; 0x4c
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd90      	pop	{r4, r7, pc}
 80098c6:	bf00      	nop
 80098c8:	0800f7bc 	.word	0x0800f7bc

080098cc <getWTREENodelength>:
	free(orig);
	free(tree);
	free(nodelength);
}

int getWTREENodelength(wtree_object wt, int X) {
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
	int N;
	N = -1;
 80098d6:	f04f 33ff 	mov.w	r3, #4294967295
 80098da:	60fb      	str	r3, [r7, #12]
	/*
	X - Level. All Nodes at any level have the same length
	*/
	if (X <= 0 || X > wt->J) {
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	dd04      	ble.n	80098ec <getWTREENodelength+0x20>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6a1b      	ldr	r3, [r3, #32]
 80098e6:	683a      	ldr	r2, [r7, #0]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	dd09      	ble.n	8009900 <getWTREENodelength+0x34>
		printf("X co-ordinate must be >= 1 and <= %d", wt->J);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6a1b      	ldr	r3, [r3, #32]
 80098f0:	4619      	mov	r1, r3
 80098f2:	480b      	ldr	r0, [pc, #44]	; (8009920 <getWTREENodelength+0x54>)
 80098f4:	f001 faf4 	bl	800aee0 <iprintf>
		exit(-1);
 80098f8:	f04f 30ff 	mov.w	r0, #4294967295
 80098fc:	f000 fa92 	bl	8009e24 <exit>
	}

	N = wt->length[wt->J -X + 1];
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a1a      	ldr	r2, [r3, #32]
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	1ad3      	subs	r3, r2, r3
 8009908:	1c5a      	adds	r2, r3, #1
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	3212      	adds	r2, #18
 800990e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009912:	60fb      	str	r3, [r7, #12]

	return N;
 8009914:	68fb      	ldr	r3, [r7, #12]
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	0800f7f4 	.word	0x0800f7f4

08009924 <getWTREECoeffs>:
	N = wt->length[wt->J - X + 1];

	return N;
}

void getWTREECoeffs(wtree_object wt, int X,int Y,double *coeffs,int N) {
 8009924:	b580      	push	{r7, lr}
 8009926:	b088      	sub	sp, #32
 8009928:	af00      	add	r7, sp, #0
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	607a      	str	r2, [r7, #4]
 8009930:	603b      	str	r3, [r7, #0]
	int ymax,i,t,t2;

	if (X <= 0 || X > wt->J) {
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	dd04      	ble.n	8009942 <getWTREECoeffs+0x1e>
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	6a1b      	ldr	r3, [r3, #32]
 800993c:	68ba      	ldr	r2, [r7, #8]
 800993e:	429a      	cmp	r2, r3
 8009940:	dd09      	ble.n	8009956 <getWTREECoeffs+0x32>
		printf("X co-ordinate must be >= 1 and <= %d", wt->J);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6a1b      	ldr	r3, [r3, #32]
 8009946:	4619      	mov	r1, r3
 8009948:	4837      	ldr	r0, [pc, #220]	; (8009a28 <getWTREECoeffs+0x104>)
 800994a:	f001 fac9 	bl	800aee0 <iprintf>
		exit(-1);
 800994e:	f04f 30ff 	mov.w	r0, #4294967295
 8009952:	f000 fa67 	bl	8009e24 <exit>
	}
	ymax = 1;
 8009956:	2301      	movs	r3, #1
 8009958:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < X; ++i) {
 800995a:	2300      	movs	r3, #0
 800995c:	61bb      	str	r3, [r7, #24]
 800995e:	e005      	b.n	800996c <getWTREECoeffs+0x48>
		ymax *= 2;
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	005b      	lsls	r3, r3, #1
 8009964:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < X; ++i) {
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	3301      	adds	r3, #1
 800996a:	61bb      	str	r3, [r7, #24]
 800996c:	69ba      	ldr	r2, [r7, #24]
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	429a      	cmp	r2, r3
 8009972:	dbf5      	blt.n	8009960 <getWTREECoeffs+0x3c>
	}

	ymax -= 1;
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	3b01      	subs	r3, #1
 8009978:	61fb      	str	r3, [r7, #28]

	if (Y < 0 ||Y > ymax) {
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	db03      	blt.n	8009988 <getWTREECoeffs+0x64>
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	429a      	cmp	r2, r3
 8009986:	dd07      	ble.n	8009998 <getWTREECoeffs+0x74>
		printf("Y co-ordinate must be >= 0 and <= %d", ymax);
 8009988:	69f9      	ldr	r1, [r7, #28]
 800998a:	4828      	ldr	r0, [pc, #160]	; (8009a2c <getWTREECoeffs+0x108>)
 800998c:	f001 faa8 	bl	800aee0 <iprintf>
		exit(-1);
 8009990:	f04f 30ff 	mov.w	r0, #4294967295
 8009994:	f000 fa46 	bl	8009e24 <exit>
	}

	if (X == 1) {
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	2b01      	cmp	r3, #1
 800999c:	d102      	bne.n	80099a4 <getWTREECoeffs+0x80>
		t = 0;
 800999e:	2300      	movs	r3, #0
 80099a0:	617b      	str	r3, [r7, #20]
 80099a2:	e015      	b.n	80099d0 <getWTREECoeffs+0xac>
	}
	else {
		t = 0;
 80099a4:	2300      	movs	r3, #0
 80099a6:	617b      	str	r3, [r7, #20]
		t2 = 1;
 80099a8:	2301      	movs	r3, #1
 80099aa:	613b      	str	r3, [r7, #16]
		for (i = 0; i < X - 1; ++i) {
 80099ac:	2300      	movs	r3, #0
 80099ae:	61bb      	str	r3, [r7, #24]
 80099b0:	e009      	b.n	80099c6 <getWTREECoeffs+0xa2>
			t2 *= 2;
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	005b      	lsls	r3, r3, #1
 80099b6:	613b      	str	r3, [r7, #16]
			t += t2;
 80099b8:	697a      	ldr	r2, [r7, #20]
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	4413      	add	r3, r2
 80099be:	617b      	str	r3, [r7, #20]
		for (i = 0; i < X - 1; ++i) {
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	3301      	adds	r3, #1
 80099c4:	61bb      	str	r3, [r7, #24]
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	3b01      	subs	r3, #1
 80099ca:	69ba      	ldr	r2, [r7, #24]
 80099cc:	429a      	cmp	r2, r3
 80099ce:	dbf0      	blt.n	80099b2 <getWTREECoeffs+0x8e>
		}
	}

	t += Y;
 80099d0:	697a      	ldr	r2, [r7, #20]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	4413      	add	r3, r2
 80099d6:	617b      	str	r3, [r7, #20]
	t2 = wt->nodelength[t];
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4413      	add	r3, r2
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	613b      	str	r3, [r7, #16]
	for (i = 0; i < N; ++i) {
 80099e8:	2300      	movs	r3, #0
 80099ea:	61bb      	str	r3, [r7, #24]
 80099ec:	e012      	b.n	8009a14 <getWTREECoeffs+0xf0>
		coeffs[i] = wt->output[t2+i];
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80099f4:	6939      	ldr	r1, [r7, #16]
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	440b      	add	r3, r1
 80099fa:	00db      	lsls	r3, r3, #3
 80099fc:	4413      	add	r3, r2
 80099fe:	69ba      	ldr	r2, [r7, #24]
 8009a00:	00d2      	lsls	r2, r2, #3
 8009a02:	6839      	ldr	r1, [r7, #0]
 8009a04:	4411      	add	r1, r2
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	e9c1 2300 	strd	r2, r3, [r1]
	for (i = 0; i < N; ++i) {
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	3301      	adds	r3, #1
 8009a12:	61bb      	str	r3, [r7, #24]
 8009a14:	69ba      	ldr	r2, [r7, #24]
 8009a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a18:	429a      	cmp	r2, r3
 8009a1a:	dbe8      	blt.n	80099ee <getWTREECoeffs+0xca>
	}

}
 8009a1c:	bf00      	nop
 8009a1e:	bf00      	nop
 8009a20:	3720      	adds	r7, #32
 8009a22:	46bd      	mov	sp, r7
 8009a24:	bd80      	pop	{r7, pc}
 8009a26:	bf00      	nop
 8009a28:	0800f7f4 	.word	0x0800f7f4
 8009a2c:	0800f81c 	.word	0x0800f81c

08009a30 <setWTREEExtension>:
		printf("Signal extension can be either per or sym");
		exit(-1);
	}
}

void setWTREEExtension(wtree_object wt, const char *extension) {
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b082      	sub	sp, #8
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
	if (!strcmp(extension, "sym")) {
 8009a3a:	4912      	ldr	r1, [pc, #72]	; (8009a84 <setWTREEExtension+0x54>)
 8009a3c:	6838      	ldr	r0, [r7, #0]
 8009a3e:	f7f6 fbff 	bl	8000240 <strcmp>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d105      	bne.n	8009a54 <setWTREEExtension+0x24>
		strcpy(wt->ext, "sym");
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	332c      	adds	r3, #44	; 0x2c
 8009a4c:	4a0d      	ldr	r2, [pc, #52]	; (8009a84 <setWTREEExtension+0x54>)
 8009a4e:	6810      	ldr	r0, [r2, #0]
 8009a50:	6018      	str	r0, [r3, #0]
	}
	else {
		printf("Signal extension can be either per or sym");
		exit(-1);
	}
}
 8009a52:	e013      	b.n	8009a7c <setWTREEExtension+0x4c>
	else if (!strcmp(extension, "per")) {
 8009a54:	490c      	ldr	r1, [pc, #48]	; (8009a88 <setWTREEExtension+0x58>)
 8009a56:	6838      	ldr	r0, [r7, #0]
 8009a58:	f7f6 fbf2 	bl	8000240 <strcmp>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d105      	bne.n	8009a6e <setWTREEExtension+0x3e>
		strcpy(wt->ext, "per");
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	332c      	adds	r3, #44	; 0x2c
 8009a66:	4a08      	ldr	r2, [pc, #32]	; (8009a88 <setWTREEExtension+0x58>)
 8009a68:	6810      	ldr	r0, [r2, #0]
 8009a6a:	6018      	str	r0, [r3, #0]
}
 8009a6c:	e006      	b.n	8009a7c <setWTREEExtension+0x4c>
		printf("Signal extension can be either per or sym");
 8009a6e:	4807      	ldr	r0, [pc, #28]	; (8009a8c <setWTREEExtension+0x5c>)
 8009a70:	f001 fa36 	bl	800aee0 <iprintf>
		exit(-1);
 8009a74:	f04f 30ff 	mov.w	r0, #4294967295
 8009a78:	f000 f9d4 	bl	8009e24 <exit>
}
 8009a7c:	3708      	adds	r7, #8
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	0800f54c 	.word	0x0800f54c
 8009a88:	0800f59c 	.word	0x0800f59c
 8009a8c:	0800f7bc 	.word	0x0800f7bc

08009a90 <wave_summary>:
		}
		printf(":R%d  \r\n", i);
	}
}

void wave_summary(wave_object obj) {
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
	int i,N;
	N = obj->filtlength;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a9c:	60bb      	str	r3, [r7, #8]
	printf(" \r\n");
 8009a9e:	4859      	ldr	r0, [pc, #356]	; (8009c04 <wave_summary+0x174>)
 8009aa0:	f001 fa84 	bl	800afac <puts>
	printf("Wavelet Name : %s  \r\n",obj->wname);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	4857      	ldr	r0, [pc, #348]	; (8009c08 <wave_summary+0x178>)
 8009aaa:	f001 fa19 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009aae:	4855      	ldr	r0, [pc, #340]	; (8009c04 <wave_summary+0x174>)
 8009ab0:	f001 fa7c 	bl	800afac <puts>
	printf("Wavelet Filters  \r\n \r\n");
 8009ab4:	4855      	ldr	r0, [pc, #340]	; (8009c0c <wave_summary+0x17c>)
 8009ab6:	f001 fa79 	bl	800afac <puts>
	printf("lpd : [");
 8009aba:	4855      	ldr	r0, [pc, #340]	; (8009c10 <wave_summary+0x180>)
 8009abc:	f001 fa10 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	e00c      	b.n	8009ae0 <wave_summary+0x50>
		printf("%g,", obj->lpd[i]);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	4413      	add	r3, r2
 8009ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad4:	484f      	ldr	r0, [pc, #316]	; (8009c14 <wave_summary+0x184>)
 8009ad6:	f001 fa03 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	3301      	adds	r3, #1
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	dbed      	blt.n	8009ac6 <wave_summary+0x36>
	}
	printf("%g", obj->lpd[N-1]);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009aee:	68b9      	ldr	r1, [r7, #8]
 8009af0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009af4:	440b      	add	r3, r1
 8009af6:	00db      	lsls	r3, r3, #3
 8009af8:	4413      	add	r3, r2
 8009afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afe:	4846      	ldr	r0, [pc, #280]	; (8009c18 <wave_summary+0x188>)
 8009b00:	f001 f9ee 	bl	800aee0 <iprintf>
	printf("]  \r\n \r\n");
 8009b04:	4845      	ldr	r0, [pc, #276]	; (8009c1c <wave_summary+0x18c>)
 8009b06:	f001 fa51 	bl	800afac <puts>
	printf("hpd : [");
 8009b0a:	4845      	ldr	r0, [pc, #276]	; (8009c20 <wave_summary+0x190>)
 8009b0c:	f001 f9e8 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009b10:	2300      	movs	r3, #0
 8009b12:	60fb      	str	r3, [r7, #12]
 8009b14:	e00c      	b.n	8009b30 <wave_summary+0xa0>
		printf("%g,", obj->hpd[i]);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	00db      	lsls	r3, r3, #3
 8009b1e:	4413      	add	r3, r2
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	483b      	ldr	r0, [pc, #236]	; (8009c14 <wave_summary+0x184>)
 8009b26:	f001 f9db 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	3b01      	subs	r3, #1
 8009b34:	68fa      	ldr	r2, [r7, #12]
 8009b36:	429a      	cmp	r2, r3
 8009b38:	dbed      	blt.n	8009b16 <wave_summary+0x86>
	}
	printf("%g", obj->hpd[N - 1]);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009b3e:	68b9      	ldr	r1, [r7, #8]
 8009b40:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009b44:	440b      	add	r3, r1
 8009b46:	00db      	lsls	r3, r3, #3
 8009b48:	4413      	add	r3, r2
 8009b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4e:	4832      	ldr	r0, [pc, #200]	; (8009c18 <wave_summary+0x188>)
 8009b50:	f001 f9c6 	bl	800aee0 <iprintf>
	printf("]  \r\n \r\n");
 8009b54:	4831      	ldr	r0, [pc, #196]	; (8009c1c <wave_summary+0x18c>)
 8009b56:	f001 fa29 	bl	800afac <puts>
	printf("lpr : [");
 8009b5a:	4832      	ldr	r0, [pc, #200]	; (8009c24 <wave_summary+0x194>)
 8009b5c:	f001 f9c0 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009b60:	2300      	movs	r3, #0
 8009b62:	60fb      	str	r3, [r7, #12]
 8009b64:	e00c      	b.n	8009b80 <wave_summary+0xf0>
		printf("%g,", obj->lpr[i]);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	00db      	lsls	r3, r3, #3
 8009b6e:	4413      	add	r3, r2
 8009b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b74:	4827      	ldr	r0, [pc, #156]	; (8009c14 <wave_summary+0x184>)
 8009b76:	f001 f9b3 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	60fb      	str	r3, [r7, #12]
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	3b01      	subs	r3, #1
 8009b84:	68fa      	ldr	r2, [r7, #12]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	dbed      	blt.n	8009b66 <wave_summary+0xd6>
	}
	printf("%g", obj->lpr[N - 1]);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009b8e:	68b9      	ldr	r1, [r7, #8]
 8009b90:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009b94:	440b      	add	r3, r1
 8009b96:	00db      	lsls	r3, r3, #3
 8009b98:	4413      	add	r3, r2
 8009b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9e:	481e      	ldr	r0, [pc, #120]	; (8009c18 <wave_summary+0x188>)
 8009ba0:	f001 f99e 	bl	800aee0 <iprintf>
	printf("]  \r\n \r\n");
 8009ba4:	481d      	ldr	r0, [pc, #116]	; (8009c1c <wave_summary+0x18c>)
 8009ba6:	f001 fa01 	bl	800afac <puts>
	printf("hpr : [");
 8009baa:	481f      	ldr	r0, [pc, #124]	; (8009c28 <wave_summary+0x198>)
 8009bac:	f001 f998 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	60fb      	str	r3, [r7, #12]
 8009bb4:	e00c      	b.n	8009bd0 <wave_summary+0x140>
		printf("%g,", obj->hpr[i]);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	00db      	lsls	r3, r3, #3
 8009bbe:	4413      	add	r3, r2
 8009bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc4:	4813      	ldr	r0, [pc, #76]	; (8009c14 <wave_summary+0x184>)
 8009bc6:	f001 f98b 	bl	800aee0 <iprintf>
	for (i = 0; i < N-1; ++i) {
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	60fb      	str	r3, [r7, #12]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	3b01      	subs	r3, #1
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	dbed      	blt.n	8009bb6 <wave_summary+0x126>
	}
	printf("%g", obj->hpr[N - 1]);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009bde:	68b9      	ldr	r1, [r7, #8]
 8009be0:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009be4:	440b      	add	r3, r1
 8009be6:	00db      	lsls	r3, r3, #3
 8009be8:	4413      	add	r3, r2
 8009bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bee:	480a      	ldr	r0, [pc, #40]	; (8009c18 <wave_summary+0x188>)
 8009bf0:	f001 f976 	bl	800aee0 <iprintf>
	printf("]  \r\n \r\n");
 8009bf4:	4809      	ldr	r0, [pc, #36]	; (8009c1c <wave_summary+0x18c>)
 8009bf6:	f001 f9d9 	bl	800afac <puts>
}
 8009bfa:	bf00      	nop
 8009bfc:	3710      	adds	r7, #16
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
 8009c02:	bf00      	nop
 8009c04:	0800fc30 	.word	0x0800fc30
 8009c08:	0800fc34 	.word	0x0800fc34
 8009c0c:	0800fc4c 	.word	0x0800fc4c
 8009c10:	0800fc64 	.word	0x0800fc64
 8009c14:	0800fc6c 	.word	0x0800fc6c
 8009c18:	0800fc70 	.word	0x0800fc70
 8009c1c:	0800fc74 	.word	0x0800fc74
 8009c20:	0800fc7c 	.word	0x0800fc7c
 8009c24:	0800fc84 	.word	0x0800fc84
 8009c28:	0800fc8c 	.word	0x0800fc8c

08009c2c <wtree_summary>:
	}
	printf(" \r\n");

}

void wtree_summary(wtree_object wt) {
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08a      	sub	sp, #40	; 0x28
 8009c30:	af02      	add	r7, sp, #8
 8009c32:	6078      	str	r0, [r7, #4]
	int i,k,p2;
	int J,t;
	J = wt->J;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6a1b      	ldr	r3, [r3, #32]
 8009c38:	60fb      	str	r3, [r7, #12]
	wave_summary(wt->wave);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7ff ff26 	bl	8009a90 <wave_summary>
	printf(" \r\n");
 8009c44:	483a      	ldr	r0, [pc, #232]	; (8009d30 <wtree_summary+0x104>)
 8009c46:	f001 f9b1 	bl	800afac <puts>
	printf("Wavelet Transform : %s  \r\n", wt->method);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	3308      	adds	r3, #8
 8009c4e:	4619      	mov	r1, r3
 8009c50:	4838      	ldr	r0, [pc, #224]	; (8009d34 <wtree_summary+0x108>)
 8009c52:	f001 f945 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009c56:	4836      	ldr	r0, [pc, #216]	; (8009d30 <wtree_summary+0x104>)
 8009c58:	f001 f9a8 	bl	800afac <puts>
	printf("Signal Extension : %s  \r\n", wt->ext);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	332c      	adds	r3, #44	; 0x2c
 8009c60:	4619      	mov	r1, r3
 8009c62:	4835      	ldr	r0, [pc, #212]	; (8009d38 <wtree_summary+0x10c>)
 8009c64:	f001 f93c 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009c68:	4831      	ldr	r0, [pc, #196]	; (8009d30 <wtree_summary+0x104>)
 8009c6a:	f001 f99f 	bl	800afac <puts>
	printf("Number of Decomposition Levels %d  \r\n", wt->J);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a1b      	ldr	r3, [r3, #32]
 8009c72:	4619      	mov	r1, r3
 8009c74:	4831      	ldr	r0, [pc, #196]	; (8009d3c <wtree_summary+0x110>)
 8009c76:	f001 f933 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009c7a:	482d      	ldr	r0, [pc, #180]	; (8009d30 <wtree_summary+0x104>)
 8009c7c:	f001 f996 	bl	800afac <puts>
	printf("Length of Input Signal %d  \r\n", wt->siglength);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	695b      	ldr	r3, [r3, #20]
 8009c84:	4619      	mov	r1, r3
 8009c86:	482e      	ldr	r0, [pc, #184]	; (8009d40 <wtree_summary+0x114>)
 8009c88:	f001 f92a 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009c8c:	4828      	ldr	r0, [pc, #160]	; (8009d30 <wtree_summary+0x104>)
 8009c8e:	f001 f98d 	bl	800afac <puts>
	printf("Length of WT Output Vector %d  \r\n", wt->outlength);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	699b      	ldr	r3, [r3, #24]
 8009c96:	4619      	mov	r1, r3
 8009c98:	482a      	ldr	r0, [pc, #168]	; (8009d44 <wtree_summary+0x118>)
 8009c9a:	f001 f921 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009c9e:	4824      	ldr	r0, [pc, #144]	; (8009d30 <wtree_summary+0x104>)
 8009ca0:	f001 f984 	bl	800afac <puts>
	printf("Wavelet Coefficients are contained in vector : %s  \r\n", "output");
 8009ca4:	4928      	ldr	r1, [pc, #160]	; (8009d48 <wtree_summary+0x11c>)
 8009ca6:	4829      	ldr	r0, [pc, #164]	; (8009d4c <wtree_summary+0x120>)
 8009ca8:	f001 f91a 	bl	800aee0 <iprintf>
	printf(" \r\n");
 8009cac:	4820      	ldr	r0, [pc, #128]	; (8009d30 <wtree_summary+0x104>)
 8009cae:	f001 f97d 	bl	800afac <puts>
	printf("Coefficients Access  \r\n");
 8009cb2:	4827      	ldr	r0, [pc, #156]	; (8009d50 <wtree_summary+0x124>)
 8009cb4:	f001 f97a 	bl	800afac <puts>
	t = 0;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	613b      	str	r3, [r7, #16]
	p2 = 2;
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	617b      	str	r3, [r7, #20]
	for (i = 0; i < J; ++i) {
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	61fb      	str	r3, [r7, #28]
 8009cc4:	e028      	b.n	8009d18 <wtree_summary+0xec>
		for (k = 0; k < p2; ++k) {
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	61bb      	str	r3, [r7, #24]
 8009cca:	e01b      	b.n	8009d04 <wtree_summary+0xd8>
			printf("Node %d %d Access : output[%d] Length : %d  \r\n", i + 1, k, wt->nodelength[t], wt->length[J - i]);
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	1c59      	adds	r1, r3, #1
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	4413      	add	r3, r2
 8009cdc:	6818      	ldr	r0, [r3, #0]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	69fb      	ldr	r3, [r7, #28]
 8009ce2:	1ad2      	subs	r2, r2, r3
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	3212      	adds	r2, #18
 8009ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	4603      	mov	r3, r0
 8009cf0:	69ba      	ldr	r2, [r7, #24]
 8009cf2:	4818      	ldr	r0, [pc, #96]	; (8009d54 <wtree_summary+0x128>)
 8009cf4:	f001 f8f4 	bl	800aee0 <iprintf>
			t++;
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	613b      	str	r3, [r7, #16]
		for (k = 0; k < p2; ++k) {
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	3301      	adds	r3, #1
 8009d02:	61bb      	str	r3, [r7, #24]
 8009d04:	69ba      	ldr	r2, [r7, #24]
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	dbdf      	blt.n	8009ccc <wtree_summary+0xa0>
		}
		p2 *= 2;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	005b      	lsls	r3, r3, #1
 8009d10:	617b      	str	r3, [r7, #20]
	for (i = 0; i < J; ++i) {
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	3301      	adds	r3, #1
 8009d16:	61fb      	str	r3, [r7, #28]
 8009d18:	69fa      	ldr	r2, [r7, #28]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	dbd2      	blt.n	8009cc6 <wtree_summary+0x9a>
	}
	printf(" \r\n");
 8009d20:	4803      	ldr	r0, [pc, #12]	; (8009d30 <wtree_summary+0x104>)
 8009d22:	f001 f943 	bl	800afac <puts>

}
 8009d26:	bf00      	nop
 8009d28:	3720      	adds	r7, #32
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	0800fc30 	.word	0x0800fc30
 8009d34:	0800fc94 	.word	0x0800fc94
 8009d38:	0800fcb0 	.word	0x0800fcb0
 8009d3c:	0800fcec 	.word	0x0800fcec
 8009d40:	0800fd14 	.word	0x0800fd14
 8009d44:	0800fd34 	.word	0x0800fd34
 8009d48:	0800fd58 	.word	0x0800fd58
 8009d4c:	0800fd60 	.word	0x0800fd60
 8009d50:	0800fe00 	.word	0x0800fe00
 8009d54:	0800fe18 	.word	0x0800fe18

08009d58 <wave_free>:
		printf("Diagonal Coefficients access at wt->coeffaccess[%d]=%d, Vector size:%d  \r\n \r\n", t, wt->coeffaccess[t], vsize);
	}

}

void wave_free(wave_object object) {
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
	free(object);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f000 f879 	bl	8009e58 <free>
}
 8009d66:	bf00      	nop
 8009d68:	3708      	adds	r7, #8
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <wtree_free>:

void wt_free(wt_object object) {
	free(object);
}

void wtree_free(wtree_object object) {
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b082      	sub	sp, #8
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
	free(object);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 f86e 	bl	8009e58 <free>
}
 8009d7c:	bf00      	nop
 8009d7e:	3708      	adds	r7, #8
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}
 8009d84:	0000      	movs	r0, r0
	...

08009d88 <wmaxiter>:

	return ret;

}

int wmaxiter(int sig_len, int filt_len) {
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b086      	sub	sp, #24
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
	int lev;
	double temp;

	temp = log((double)sig_len / ((double)filt_len - 1.0)) / log(2.0);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	ee07 3a90 	vmov	s15, r3
 8009d98:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	ee07 3a90 	vmov	s15, r3
 8009da2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8009da6:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8009daa:	ee37 7b45 	vsub.f64	d7, d7, d5
 8009dae:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8009db2:	eeb0 0b45 	vmov.f64	d0, d5
 8009db6:	f004 fce7 	bl	800e788 <log>
 8009dba:	eeb0 6b40 	vmov.f64	d6, d0
 8009dbe:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 8009de8 <wmaxiter+0x60>
 8009dc2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8009dc6:	ed87 7b04 	vstr	d7, [r7, #16]
	lev = (int)temp;
 8009dca:	ed97 7b04 	vldr	d7, [r7, #16]
 8009dce:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8009dd2:	ee17 3a90 	vmov	r3, s15
 8009dd6:	60fb      	str	r3, [r7, #12]

	return lev;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3718      	adds	r7, #24
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	f3af 8000 	nop.w
 8009de8:	fefa39ef 	.word	0xfefa39ef
 8009dec:	3fe62e42 	.word	0x3fe62e42

08009df0 <atoi>:
 8009df0:	220a      	movs	r2, #10
 8009df2:	2100      	movs	r1, #0
 8009df4:	f000 b968 	b.w	800a0c8 <strtol>

08009df8 <_calloc_r>:
 8009df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dfa:	fba1 2402 	umull	r2, r4, r1, r2
 8009dfe:	b94c      	cbnz	r4, 8009e14 <_calloc_r+0x1c>
 8009e00:	4611      	mov	r1, r2
 8009e02:	9201      	str	r2, [sp, #4]
 8009e04:	f000 f850 	bl	8009ea8 <_malloc_r>
 8009e08:	9a01      	ldr	r2, [sp, #4]
 8009e0a:	4605      	mov	r5, r0
 8009e0c:	b930      	cbnz	r0, 8009e1c <_calloc_r+0x24>
 8009e0e:	4628      	mov	r0, r5
 8009e10:	b003      	add	sp, #12
 8009e12:	bd30      	pop	{r4, r5, pc}
 8009e14:	220c      	movs	r2, #12
 8009e16:	6002      	str	r2, [r0, #0]
 8009e18:	2500      	movs	r5, #0
 8009e1a:	e7f8      	b.n	8009e0e <_calloc_r+0x16>
 8009e1c:	4621      	mov	r1, r4
 8009e1e:	f001 fa73 	bl	800b308 <memset>
 8009e22:	e7f4      	b.n	8009e0e <_calloc_r+0x16>

08009e24 <exit>:
 8009e24:	b508      	push	{r3, lr}
 8009e26:	4b06      	ldr	r3, [pc, #24]	; (8009e40 <exit+0x1c>)
 8009e28:	4604      	mov	r4, r0
 8009e2a:	b113      	cbz	r3, 8009e32 <exit+0xe>
 8009e2c:	2100      	movs	r1, #0
 8009e2e:	f3af 8000 	nop.w
 8009e32:	4b04      	ldr	r3, [pc, #16]	; (8009e44 <exit+0x20>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	b103      	cbz	r3, 8009e3a <exit+0x16>
 8009e38:	4798      	blx	r3
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f005 f8f0 	bl	800f020 <_exit>
 8009e40:	00000000 	.word	0x00000000
 8009e44:	200032c4 	.word	0x200032c4

08009e48 <malloc>:
 8009e48:	4b02      	ldr	r3, [pc, #8]	; (8009e54 <malloc+0xc>)
 8009e4a:	4601      	mov	r1, r0
 8009e4c:	6818      	ldr	r0, [r3, #0]
 8009e4e:	f000 b82b 	b.w	8009ea8 <_malloc_r>
 8009e52:	bf00      	nop
 8009e54:	20000064 	.word	0x20000064

08009e58 <free>:
 8009e58:	4b02      	ldr	r3, [pc, #8]	; (8009e64 <free+0xc>)
 8009e5a:	4601      	mov	r1, r0
 8009e5c:	6818      	ldr	r0, [r3, #0]
 8009e5e:	f002 b90b 	b.w	800c078 <_free_r>
 8009e62:	bf00      	nop
 8009e64:	20000064 	.word	0x20000064

08009e68 <sbrk_aligned>:
 8009e68:	b570      	push	{r4, r5, r6, lr}
 8009e6a:	4e0e      	ldr	r6, [pc, #56]	; (8009ea4 <sbrk_aligned+0x3c>)
 8009e6c:	460c      	mov	r4, r1
 8009e6e:	6831      	ldr	r1, [r6, #0]
 8009e70:	4605      	mov	r5, r0
 8009e72:	b911      	cbnz	r1, 8009e7a <sbrk_aligned+0x12>
 8009e74:	f001 fa9e 	bl	800b3b4 <_sbrk_r>
 8009e78:	6030      	str	r0, [r6, #0]
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	f001 fa99 	bl	800b3b4 <_sbrk_r>
 8009e82:	1c43      	adds	r3, r0, #1
 8009e84:	d00a      	beq.n	8009e9c <sbrk_aligned+0x34>
 8009e86:	1cc4      	adds	r4, r0, #3
 8009e88:	f024 0403 	bic.w	r4, r4, #3
 8009e8c:	42a0      	cmp	r0, r4
 8009e8e:	d007      	beq.n	8009ea0 <sbrk_aligned+0x38>
 8009e90:	1a21      	subs	r1, r4, r0
 8009e92:	4628      	mov	r0, r5
 8009e94:	f001 fa8e 	bl	800b3b4 <_sbrk_r>
 8009e98:	3001      	adds	r0, #1
 8009e9a:	d101      	bne.n	8009ea0 <sbrk_aligned+0x38>
 8009e9c:	f04f 34ff 	mov.w	r4, #4294967295
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	bd70      	pop	{r4, r5, r6, pc}
 8009ea4:	20003188 	.word	0x20003188

08009ea8 <_malloc_r>:
 8009ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009eac:	1ccd      	adds	r5, r1, #3
 8009eae:	f025 0503 	bic.w	r5, r5, #3
 8009eb2:	3508      	adds	r5, #8
 8009eb4:	2d0c      	cmp	r5, #12
 8009eb6:	bf38      	it	cc
 8009eb8:	250c      	movcc	r5, #12
 8009eba:	2d00      	cmp	r5, #0
 8009ebc:	4607      	mov	r7, r0
 8009ebe:	db01      	blt.n	8009ec4 <_malloc_r+0x1c>
 8009ec0:	42a9      	cmp	r1, r5
 8009ec2:	d905      	bls.n	8009ed0 <_malloc_r+0x28>
 8009ec4:	230c      	movs	r3, #12
 8009ec6:	603b      	str	r3, [r7, #0]
 8009ec8:	2600      	movs	r6, #0
 8009eca:	4630      	mov	r0, r6
 8009ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ed0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009fa4 <_malloc_r+0xfc>
 8009ed4:	f000 f868 	bl	8009fa8 <__malloc_lock>
 8009ed8:	f8d8 3000 	ldr.w	r3, [r8]
 8009edc:	461c      	mov	r4, r3
 8009ede:	bb5c      	cbnz	r4, 8009f38 <_malloc_r+0x90>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4638      	mov	r0, r7
 8009ee4:	f7ff ffc0 	bl	8009e68 <sbrk_aligned>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	4604      	mov	r4, r0
 8009eec:	d155      	bne.n	8009f9a <_malloc_r+0xf2>
 8009eee:	f8d8 4000 	ldr.w	r4, [r8]
 8009ef2:	4626      	mov	r6, r4
 8009ef4:	2e00      	cmp	r6, #0
 8009ef6:	d145      	bne.n	8009f84 <_malloc_r+0xdc>
 8009ef8:	2c00      	cmp	r4, #0
 8009efa:	d048      	beq.n	8009f8e <_malloc_r+0xe6>
 8009efc:	6823      	ldr	r3, [r4, #0]
 8009efe:	4631      	mov	r1, r6
 8009f00:	4638      	mov	r0, r7
 8009f02:	eb04 0903 	add.w	r9, r4, r3
 8009f06:	f001 fa55 	bl	800b3b4 <_sbrk_r>
 8009f0a:	4581      	cmp	r9, r0
 8009f0c:	d13f      	bne.n	8009f8e <_malloc_r+0xe6>
 8009f0e:	6821      	ldr	r1, [r4, #0]
 8009f10:	1a6d      	subs	r5, r5, r1
 8009f12:	4629      	mov	r1, r5
 8009f14:	4638      	mov	r0, r7
 8009f16:	f7ff ffa7 	bl	8009e68 <sbrk_aligned>
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	d037      	beq.n	8009f8e <_malloc_r+0xe6>
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	442b      	add	r3, r5
 8009f22:	6023      	str	r3, [r4, #0]
 8009f24:	f8d8 3000 	ldr.w	r3, [r8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d038      	beq.n	8009f9e <_malloc_r+0xf6>
 8009f2c:	685a      	ldr	r2, [r3, #4]
 8009f2e:	42a2      	cmp	r2, r4
 8009f30:	d12b      	bne.n	8009f8a <_malloc_r+0xe2>
 8009f32:	2200      	movs	r2, #0
 8009f34:	605a      	str	r2, [r3, #4]
 8009f36:	e00f      	b.n	8009f58 <_malloc_r+0xb0>
 8009f38:	6822      	ldr	r2, [r4, #0]
 8009f3a:	1b52      	subs	r2, r2, r5
 8009f3c:	d41f      	bmi.n	8009f7e <_malloc_r+0xd6>
 8009f3e:	2a0b      	cmp	r2, #11
 8009f40:	d917      	bls.n	8009f72 <_malloc_r+0xca>
 8009f42:	1961      	adds	r1, r4, r5
 8009f44:	42a3      	cmp	r3, r4
 8009f46:	6025      	str	r5, [r4, #0]
 8009f48:	bf18      	it	ne
 8009f4a:	6059      	strne	r1, [r3, #4]
 8009f4c:	6863      	ldr	r3, [r4, #4]
 8009f4e:	bf08      	it	eq
 8009f50:	f8c8 1000 	streq.w	r1, [r8]
 8009f54:	5162      	str	r2, [r4, r5]
 8009f56:	604b      	str	r3, [r1, #4]
 8009f58:	4638      	mov	r0, r7
 8009f5a:	f104 060b 	add.w	r6, r4, #11
 8009f5e:	f000 f829 	bl	8009fb4 <__malloc_unlock>
 8009f62:	f026 0607 	bic.w	r6, r6, #7
 8009f66:	1d23      	adds	r3, r4, #4
 8009f68:	1af2      	subs	r2, r6, r3
 8009f6a:	d0ae      	beq.n	8009eca <_malloc_r+0x22>
 8009f6c:	1b9b      	subs	r3, r3, r6
 8009f6e:	50a3      	str	r3, [r4, r2]
 8009f70:	e7ab      	b.n	8009eca <_malloc_r+0x22>
 8009f72:	42a3      	cmp	r3, r4
 8009f74:	6862      	ldr	r2, [r4, #4]
 8009f76:	d1dd      	bne.n	8009f34 <_malloc_r+0x8c>
 8009f78:	f8c8 2000 	str.w	r2, [r8]
 8009f7c:	e7ec      	b.n	8009f58 <_malloc_r+0xb0>
 8009f7e:	4623      	mov	r3, r4
 8009f80:	6864      	ldr	r4, [r4, #4]
 8009f82:	e7ac      	b.n	8009ede <_malloc_r+0x36>
 8009f84:	4634      	mov	r4, r6
 8009f86:	6876      	ldr	r6, [r6, #4]
 8009f88:	e7b4      	b.n	8009ef4 <_malloc_r+0x4c>
 8009f8a:	4613      	mov	r3, r2
 8009f8c:	e7cc      	b.n	8009f28 <_malloc_r+0x80>
 8009f8e:	230c      	movs	r3, #12
 8009f90:	603b      	str	r3, [r7, #0]
 8009f92:	4638      	mov	r0, r7
 8009f94:	f000 f80e 	bl	8009fb4 <__malloc_unlock>
 8009f98:	e797      	b.n	8009eca <_malloc_r+0x22>
 8009f9a:	6025      	str	r5, [r4, #0]
 8009f9c:	e7dc      	b.n	8009f58 <_malloc_r+0xb0>
 8009f9e:	605b      	str	r3, [r3, #4]
 8009fa0:	deff      	udf	#255	; 0xff
 8009fa2:	bf00      	nop
 8009fa4:	20003184 	.word	0x20003184

08009fa8 <__malloc_lock>:
 8009fa8:	4801      	ldr	r0, [pc, #4]	; (8009fb0 <__malloc_lock+0x8>)
 8009faa:	f001 ba50 	b.w	800b44e <__retarget_lock_acquire_recursive>
 8009fae:	bf00      	nop
 8009fb0:	200032cc 	.word	0x200032cc

08009fb4 <__malloc_unlock>:
 8009fb4:	4801      	ldr	r0, [pc, #4]	; (8009fbc <__malloc_unlock+0x8>)
 8009fb6:	f001 ba4b 	b.w	800b450 <__retarget_lock_release_recursive>
 8009fba:	bf00      	nop
 8009fbc:	200032cc 	.word	0x200032cc

08009fc0 <_strtol_l.constprop.0>:
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fc6:	d001      	beq.n	8009fcc <_strtol_l.constprop.0+0xc>
 8009fc8:	2b24      	cmp	r3, #36	; 0x24
 8009fca:	d906      	bls.n	8009fda <_strtol_l.constprop.0+0x1a>
 8009fcc:	f001 fa14 	bl	800b3f8 <__errno>
 8009fd0:	2316      	movs	r3, #22
 8009fd2:	6003      	str	r3, [r0, #0]
 8009fd4:	2000      	movs	r0, #0
 8009fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fda:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a0c0 <_strtol_l.constprop.0+0x100>
 8009fde:	460d      	mov	r5, r1
 8009fe0:	462e      	mov	r6, r5
 8009fe2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fe6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009fea:	f017 0708 	ands.w	r7, r7, #8
 8009fee:	d1f7      	bne.n	8009fe0 <_strtol_l.constprop.0+0x20>
 8009ff0:	2c2d      	cmp	r4, #45	; 0x2d
 8009ff2:	d132      	bne.n	800a05a <_strtol_l.constprop.0+0x9a>
 8009ff4:	782c      	ldrb	r4, [r5, #0]
 8009ff6:	2701      	movs	r7, #1
 8009ff8:	1cb5      	adds	r5, r6, #2
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d05b      	beq.n	800a0b6 <_strtol_l.constprop.0+0xf6>
 8009ffe:	2b10      	cmp	r3, #16
 800a000:	d109      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a002:	2c30      	cmp	r4, #48	; 0x30
 800a004:	d107      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a006:	782c      	ldrb	r4, [r5, #0]
 800a008:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a00c:	2c58      	cmp	r4, #88	; 0x58
 800a00e:	d14d      	bne.n	800a0ac <_strtol_l.constprop.0+0xec>
 800a010:	786c      	ldrb	r4, [r5, #1]
 800a012:	2310      	movs	r3, #16
 800a014:	3502      	adds	r5, #2
 800a016:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a01a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a01e:	f04f 0e00 	mov.w	lr, #0
 800a022:	fbb8 f9f3 	udiv	r9, r8, r3
 800a026:	4676      	mov	r6, lr
 800a028:	fb03 8a19 	mls	sl, r3, r9, r8
 800a02c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a030:	f1bc 0f09 	cmp.w	ip, #9
 800a034:	d816      	bhi.n	800a064 <_strtol_l.constprop.0+0xa4>
 800a036:	4664      	mov	r4, ip
 800a038:	42a3      	cmp	r3, r4
 800a03a:	dd24      	ble.n	800a086 <_strtol_l.constprop.0+0xc6>
 800a03c:	f1be 3fff 	cmp.w	lr, #4294967295
 800a040:	d008      	beq.n	800a054 <_strtol_l.constprop.0+0x94>
 800a042:	45b1      	cmp	r9, r6
 800a044:	d31c      	bcc.n	800a080 <_strtol_l.constprop.0+0xc0>
 800a046:	d101      	bne.n	800a04c <_strtol_l.constprop.0+0x8c>
 800a048:	45a2      	cmp	sl, r4
 800a04a:	db19      	blt.n	800a080 <_strtol_l.constprop.0+0xc0>
 800a04c:	fb06 4603 	mla	r6, r6, r3, r4
 800a050:	f04f 0e01 	mov.w	lr, #1
 800a054:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a058:	e7e8      	b.n	800a02c <_strtol_l.constprop.0+0x6c>
 800a05a:	2c2b      	cmp	r4, #43	; 0x2b
 800a05c:	bf04      	itt	eq
 800a05e:	782c      	ldrbeq	r4, [r5, #0]
 800a060:	1cb5      	addeq	r5, r6, #2
 800a062:	e7ca      	b.n	8009ffa <_strtol_l.constprop.0+0x3a>
 800a064:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a068:	f1bc 0f19 	cmp.w	ip, #25
 800a06c:	d801      	bhi.n	800a072 <_strtol_l.constprop.0+0xb2>
 800a06e:	3c37      	subs	r4, #55	; 0x37
 800a070:	e7e2      	b.n	800a038 <_strtol_l.constprop.0+0x78>
 800a072:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a076:	f1bc 0f19 	cmp.w	ip, #25
 800a07a:	d804      	bhi.n	800a086 <_strtol_l.constprop.0+0xc6>
 800a07c:	3c57      	subs	r4, #87	; 0x57
 800a07e:	e7db      	b.n	800a038 <_strtol_l.constprop.0+0x78>
 800a080:	f04f 3eff 	mov.w	lr, #4294967295
 800a084:	e7e6      	b.n	800a054 <_strtol_l.constprop.0+0x94>
 800a086:	f1be 3fff 	cmp.w	lr, #4294967295
 800a08a:	d105      	bne.n	800a098 <_strtol_l.constprop.0+0xd8>
 800a08c:	2322      	movs	r3, #34	; 0x22
 800a08e:	6003      	str	r3, [r0, #0]
 800a090:	4646      	mov	r6, r8
 800a092:	b942      	cbnz	r2, 800a0a6 <_strtol_l.constprop.0+0xe6>
 800a094:	4630      	mov	r0, r6
 800a096:	e79e      	b.n	8009fd6 <_strtol_l.constprop.0+0x16>
 800a098:	b107      	cbz	r7, 800a09c <_strtol_l.constprop.0+0xdc>
 800a09a:	4276      	negs	r6, r6
 800a09c:	2a00      	cmp	r2, #0
 800a09e:	d0f9      	beq.n	800a094 <_strtol_l.constprop.0+0xd4>
 800a0a0:	f1be 0f00 	cmp.w	lr, #0
 800a0a4:	d000      	beq.n	800a0a8 <_strtol_l.constprop.0+0xe8>
 800a0a6:	1e69      	subs	r1, r5, #1
 800a0a8:	6011      	str	r1, [r2, #0]
 800a0aa:	e7f3      	b.n	800a094 <_strtol_l.constprop.0+0xd4>
 800a0ac:	2430      	movs	r4, #48	; 0x30
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1b1      	bne.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0b2:	2308      	movs	r3, #8
 800a0b4:	e7af      	b.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0b6:	2c30      	cmp	r4, #48	; 0x30
 800a0b8:	d0a5      	beq.n	800a006 <_strtol_l.constprop.0+0x46>
 800a0ba:	230a      	movs	r3, #10
 800a0bc:	e7ab      	b.n	800a016 <_strtol_l.constprop.0+0x56>
 800a0be:	bf00      	nop
 800a0c0:	080165a9 	.word	0x080165a9

0800a0c4 <_strtol_r>:
 800a0c4:	f7ff bf7c 	b.w	8009fc0 <_strtol_l.constprop.0>

0800a0c8 <strtol>:
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	460a      	mov	r2, r1
 800a0cc:	4601      	mov	r1, r0
 800a0ce:	4802      	ldr	r0, [pc, #8]	; (800a0d8 <strtol+0x10>)
 800a0d0:	6800      	ldr	r0, [r0, #0]
 800a0d2:	f7ff bf75 	b.w	8009fc0 <_strtol_l.constprop.0>
 800a0d6:	bf00      	nop
 800a0d8:	20000064 	.word	0x20000064

0800a0dc <__cvt>:
 800a0dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0de:	ed2d 8b02 	vpush	{d8}
 800a0e2:	eeb0 8b40 	vmov.f64	d8, d0
 800a0e6:	b085      	sub	sp, #20
 800a0e8:	4617      	mov	r7, r2
 800a0ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a0ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a0ee:	ee18 2a90 	vmov	r2, s17
 800a0f2:	f025 0520 	bic.w	r5, r5, #32
 800a0f6:	2a00      	cmp	r2, #0
 800a0f8:	bfb6      	itet	lt
 800a0fa:	222d      	movlt	r2, #45	; 0x2d
 800a0fc:	2200      	movge	r2, #0
 800a0fe:	eeb1 8b40 	vneglt.f64	d8, d0
 800a102:	2d46      	cmp	r5, #70	; 0x46
 800a104:	460c      	mov	r4, r1
 800a106:	701a      	strb	r2, [r3, #0]
 800a108:	d004      	beq.n	800a114 <__cvt+0x38>
 800a10a:	2d45      	cmp	r5, #69	; 0x45
 800a10c:	d100      	bne.n	800a110 <__cvt+0x34>
 800a10e:	3401      	adds	r4, #1
 800a110:	2102      	movs	r1, #2
 800a112:	e000      	b.n	800a116 <__cvt+0x3a>
 800a114:	2103      	movs	r1, #3
 800a116:	ab03      	add	r3, sp, #12
 800a118:	9301      	str	r3, [sp, #4]
 800a11a:	ab02      	add	r3, sp, #8
 800a11c:	9300      	str	r3, [sp, #0]
 800a11e:	4622      	mov	r2, r4
 800a120:	4633      	mov	r3, r6
 800a122:	eeb0 0b48 	vmov.f64	d0, d8
 800a126:	f001 fa3b 	bl	800b5a0 <_dtoa_r>
 800a12a:	2d47      	cmp	r5, #71	; 0x47
 800a12c:	d101      	bne.n	800a132 <__cvt+0x56>
 800a12e:	07fb      	lsls	r3, r7, #31
 800a130:	d51a      	bpl.n	800a168 <__cvt+0x8c>
 800a132:	2d46      	cmp	r5, #70	; 0x46
 800a134:	eb00 0204 	add.w	r2, r0, r4
 800a138:	d10c      	bne.n	800a154 <__cvt+0x78>
 800a13a:	7803      	ldrb	r3, [r0, #0]
 800a13c:	2b30      	cmp	r3, #48	; 0x30
 800a13e:	d107      	bne.n	800a150 <__cvt+0x74>
 800a140:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a148:	bf1c      	itt	ne
 800a14a:	f1c4 0401 	rsbne	r4, r4, #1
 800a14e:	6034      	strne	r4, [r6, #0]
 800a150:	6833      	ldr	r3, [r6, #0]
 800a152:	441a      	add	r2, r3
 800a154:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a15c:	bf08      	it	eq
 800a15e:	9203      	streq	r2, [sp, #12]
 800a160:	2130      	movs	r1, #48	; 0x30
 800a162:	9b03      	ldr	r3, [sp, #12]
 800a164:	4293      	cmp	r3, r2
 800a166:	d307      	bcc.n	800a178 <__cvt+0x9c>
 800a168:	9b03      	ldr	r3, [sp, #12]
 800a16a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a16c:	1a1b      	subs	r3, r3, r0
 800a16e:	6013      	str	r3, [r2, #0]
 800a170:	b005      	add	sp, #20
 800a172:	ecbd 8b02 	vpop	{d8}
 800a176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a178:	1c5c      	adds	r4, r3, #1
 800a17a:	9403      	str	r4, [sp, #12]
 800a17c:	7019      	strb	r1, [r3, #0]
 800a17e:	e7f0      	b.n	800a162 <__cvt+0x86>

0800a180 <__exponent>:
 800a180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a182:	4603      	mov	r3, r0
 800a184:	2900      	cmp	r1, #0
 800a186:	bfb8      	it	lt
 800a188:	4249      	neglt	r1, r1
 800a18a:	f803 2b02 	strb.w	r2, [r3], #2
 800a18e:	bfb4      	ite	lt
 800a190:	222d      	movlt	r2, #45	; 0x2d
 800a192:	222b      	movge	r2, #43	; 0x2b
 800a194:	2909      	cmp	r1, #9
 800a196:	7042      	strb	r2, [r0, #1]
 800a198:	dd2a      	ble.n	800a1f0 <__exponent+0x70>
 800a19a:	f10d 0207 	add.w	r2, sp, #7
 800a19e:	4617      	mov	r7, r2
 800a1a0:	260a      	movs	r6, #10
 800a1a2:	4694      	mov	ip, r2
 800a1a4:	fb91 f5f6 	sdiv	r5, r1, r6
 800a1a8:	fb06 1415 	mls	r4, r6, r5, r1
 800a1ac:	3430      	adds	r4, #48	; 0x30
 800a1ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	2c63      	cmp	r4, #99	; 0x63
 800a1b6:	f102 32ff 	add.w	r2, r2, #4294967295
 800a1ba:	4629      	mov	r1, r5
 800a1bc:	dcf1      	bgt.n	800a1a2 <__exponent+0x22>
 800a1be:	3130      	adds	r1, #48	; 0x30
 800a1c0:	f1ac 0402 	sub.w	r4, ip, #2
 800a1c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a1c8:	1c41      	adds	r1, r0, #1
 800a1ca:	4622      	mov	r2, r4
 800a1cc:	42ba      	cmp	r2, r7
 800a1ce:	d30a      	bcc.n	800a1e6 <__exponent+0x66>
 800a1d0:	f10d 0209 	add.w	r2, sp, #9
 800a1d4:	eba2 020c 	sub.w	r2, r2, ip
 800a1d8:	42bc      	cmp	r4, r7
 800a1da:	bf88      	it	hi
 800a1dc:	2200      	movhi	r2, #0
 800a1de:	4413      	add	r3, r2
 800a1e0:	1a18      	subs	r0, r3, r0
 800a1e2:	b003      	add	sp, #12
 800a1e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a1ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a1ee:	e7ed      	b.n	800a1cc <__exponent+0x4c>
 800a1f0:	2330      	movs	r3, #48	; 0x30
 800a1f2:	3130      	adds	r1, #48	; 0x30
 800a1f4:	7083      	strb	r3, [r0, #2]
 800a1f6:	70c1      	strb	r1, [r0, #3]
 800a1f8:	1d03      	adds	r3, r0, #4
 800a1fa:	e7f1      	b.n	800a1e0 <__exponent+0x60>
 800a1fc:	0000      	movs	r0, r0
	...

0800a200 <_printf_float>:
 800a200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a204:	b08b      	sub	sp, #44	; 0x2c
 800a206:	460c      	mov	r4, r1
 800a208:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a20c:	4616      	mov	r6, r2
 800a20e:	461f      	mov	r7, r3
 800a210:	4605      	mov	r5, r0
 800a212:	f001 f897 	bl	800b344 <_localeconv_r>
 800a216:	f8d0 b000 	ldr.w	fp, [r0]
 800a21a:	4658      	mov	r0, fp
 800a21c:	f7f6 f870 	bl	8000300 <strlen>
 800a220:	2300      	movs	r3, #0
 800a222:	9308      	str	r3, [sp, #32]
 800a224:	f8d8 3000 	ldr.w	r3, [r8]
 800a228:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a22c:	6822      	ldr	r2, [r4, #0]
 800a22e:	3307      	adds	r3, #7
 800a230:	f023 0307 	bic.w	r3, r3, #7
 800a234:	f103 0108 	add.w	r1, r3, #8
 800a238:	f8c8 1000 	str.w	r1, [r8]
 800a23c:	ed93 0b00 	vldr	d0, [r3]
 800a240:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800a4a0 <_printf_float+0x2a0>
 800a244:	eeb0 7bc0 	vabs.f64	d7, d0
 800a248:	eeb4 7b46 	vcmp.f64	d7, d6
 800a24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a250:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800a254:	4682      	mov	sl, r0
 800a256:	dd24      	ble.n	800a2a2 <_printf_float+0xa2>
 800a258:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a260:	d502      	bpl.n	800a268 <_printf_float+0x68>
 800a262:	232d      	movs	r3, #45	; 0x2d
 800a264:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a268:	498f      	ldr	r1, [pc, #572]	; (800a4a8 <_printf_float+0x2a8>)
 800a26a:	4b90      	ldr	r3, [pc, #576]	; (800a4ac <_printf_float+0x2ac>)
 800a26c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a270:	bf94      	ite	ls
 800a272:	4688      	movls	r8, r1
 800a274:	4698      	movhi	r8, r3
 800a276:	2303      	movs	r3, #3
 800a278:	6123      	str	r3, [r4, #16]
 800a27a:	f022 0204 	bic.w	r2, r2, #4
 800a27e:	2300      	movs	r3, #0
 800a280:	6022      	str	r2, [r4, #0]
 800a282:	9304      	str	r3, [sp, #16]
 800a284:	9700      	str	r7, [sp, #0]
 800a286:	4633      	mov	r3, r6
 800a288:	aa09      	add	r2, sp, #36	; 0x24
 800a28a:	4621      	mov	r1, r4
 800a28c:	4628      	mov	r0, r5
 800a28e:	f000 f9d1 	bl	800a634 <_printf_common>
 800a292:	3001      	adds	r0, #1
 800a294:	f040 808a 	bne.w	800a3ac <_printf_float+0x1ac>
 800a298:	f04f 30ff 	mov.w	r0, #4294967295
 800a29c:	b00b      	add	sp, #44	; 0x2c
 800a29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a2:	eeb4 0b40 	vcmp.f64	d0, d0
 800a2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2aa:	d709      	bvc.n	800a2c0 <_printf_float+0xc0>
 800a2ac:	ee10 3a90 	vmov	r3, s1
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	bfbc      	itt	lt
 800a2b4:	232d      	movlt	r3, #45	; 0x2d
 800a2b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a2ba:	497d      	ldr	r1, [pc, #500]	; (800a4b0 <_printf_float+0x2b0>)
 800a2bc:	4b7d      	ldr	r3, [pc, #500]	; (800a4b4 <_printf_float+0x2b4>)
 800a2be:	e7d5      	b.n	800a26c <_printf_float+0x6c>
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a2c6:	9104      	str	r1, [sp, #16]
 800a2c8:	1c59      	adds	r1, r3, #1
 800a2ca:	d13c      	bne.n	800a346 <_printf_float+0x146>
 800a2cc:	2306      	movs	r3, #6
 800a2ce:	6063      	str	r3, [r4, #4]
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	9303      	str	r3, [sp, #12]
 800a2d4:	ab08      	add	r3, sp, #32
 800a2d6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a2da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a2de:	ab07      	add	r3, sp, #28
 800a2e0:	6861      	ldr	r1, [r4, #4]
 800a2e2:	9300      	str	r3, [sp, #0]
 800a2e4:	6022      	str	r2, [r4, #0]
 800a2e6:	f10d 031b 	add.w	r3, sp, #27
 800a2ea:	4628      	mov	r0, r5
 800a2ec:	f7ff fef6 	bl	800a0dc <__cvt>
 800a2f0:	9b04      	ldr	r3, [sp, #16]
 800a2f2:	9907      	ldr	r1, [sp, #28]
 800a2f4:	2b47      	cmp	r3, #71	; 0x47
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	d108      	bne.n	800a30c <_printf_float+0x10c>
 800a2fa:	1cc8      	adds	r0, r1, #3
 800a2fc:	db02      	blt.n	800a304 <_printf_float+0x104>
 800a2fe:	6863      	ldr	r3, [r4, #4]
 800a300:	4299      	cmp	r1, r3
 800a302:	dd41      	ble.n	800a388 <_printf_float+0x188>
 800a304:	f1a9 0902 	sub.w	r9, r9, #2
 800a308:	fa5f f989 	uxtb.w	r9, r9
 800a30c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a310:	d820      	bhi.n	800a354 <_printf_float+0x154>
 800a312:	3901      	subs	r1, #1
 800a314:	464a      	mov	r2, r9
 800a316:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a31a:	9107      	str	r1, [sp, #28]
 800a31c:	f7ff ff30 	bl	800a180 <__exponent>
 800a320:	9a08      	ldr	r2, [sp, #32]
 800a322:	9004      	str	r0, [sp, #16]
 800a324:	1813      	adds	r3, r2, r0
 800a326:	2a01      	cmp	r2, #1
 800a328:	6123      	str	r3, [r4, #16]
 800a32a:	dc02      	bgt.n	800a332 <_printf_float+0x132>
 800a32c:	6822      	ldr	r2, [r4, #0]
 800a32e:	07d2      	lsls	r2, r2, #31
 800a330:	d501      	bpl.n	800a336 <_printf_float+0x136>
 800a332:	3301      	adds	r3, #1
 800a334:	6123      	str	r3, [r4, #16]
 800a336:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d0a2      	beq.n	800a284 <_printf_float+0x84>
 800a33e:	232d      	movs	r3, #45	; 0x2d
 800a340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a344:	e79e      	b.n	800a284 <_printf_float+0x84>
 800a346:	9904      	ldr	r1, [sp, #16]
 800a348:	2947      	cmp	r1, #71	; 0x47
 800a34a:	d1c1      	bne.n	800a2d0 <_printf_float+0xd0>
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d1bf      	bne.n	800a2d0 <_printf_float+0xd0>
 800a350:	2301      	movs	r3, #1
 800a352:	e7bc      	b.n	800a2ce <_printf_float+0xce>
 800a354:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a358:	d118      	bne.n	800a38c <_printf_float+0x18c>
 800a35a:	2900      	cmp	r1, #0
 800a35c:	6863      	ldr	r3, [r4, #4]
 800a35e:	dd0b      	ble.n	800a378 <_printf_float+0x178>
 800a360:	6121      	str	r1, [r4, #16]
 800a362:	b913      	cbnz	r3, 800a36a <_printf_float+0x16a>
 800a364:	6822      	ldr	r2, [r4, #0]
 800a366:	07d0      	lsls	r0, r2, #31
 800a368:	d502      	bpl.n	800a370 <_printf_float+0x170>
 800a36a:	3301      	adds	r3, #1
 800a36c:	440b      	add	r3, r1
 800a36e:	6123      	str	r3, [r4, #16]
 800a370:	2300      	movs	r3, #0
 800a372:	65a1      	str	r1, [r4, #88]	; 0x58
 800a374:	9304      	str	r3, [sp, #16]
 800a376:	e7de      	b.n	800a336 <_printf_float+0x136>
 800a378:	b913      	cbnz	r3, 800a380 <_printf_float+0x180>
 800a37a:	6822      	ldr	r2, [r4, #0]
 800a37c:	07d2      	lsls	r2, r2, #31
 800a37e:	d501      	bpl.n	800a384 <_printf_float+0x184>
 800a380:	3302      	adds	r3, #2
 800a382:	e7f4      	b.n	800a36e <_printf_float+0x16e>
 800a384:	2301      	movs	r3, #1
 800a386:	e7f2      	b.n	800a36e <_printf_float+0x16e>
 800a388:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a38c:	9b08      	ldr	r3, [sp, #32]
 800a38e:	4299      	cmp	r1, r3
 800a390:	db05      	blt.n	800a39e <_printf_float+0x19e>
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	6121      	str	r1, [r4, #16]
 800a396:	07d8      	lsls	r0, r3, #31
 800a398:	d5ea      	bpl.n	800a370 <_printf_float+0x170>
 800a39a:	1c4b      	adds	r3, r1, #1
 800a39c:	e7e7      	b.n	800a36e <_printf_float+0x16e>
 800a39e:	2900      	cmp	r1, #0
 800a3a0:	bfd4      	ite	le
 800a3a2:	f1c1 0202 	rsble	r2, r1, #2
 800a3a6:	2201      	movgt	r2, #1
 800a3a8:	4413      	add	r3, r2
 800a3aa:	e7e0      	b.n	800a36e <_printf_float+0x16e>
 800a3ac:	6823      	ldr	r3, [r4, #0]
 800a3ae:	055a      	lsls	r2, r3, #21
 800a3b0:	d407      	bmi.n	800a3c2 <_printf_float+0x1c2>
 800a3b2:	6923      	ldr	r3, [r4, #16]
 800a3b4:	4642      	mov	r2, r8
 800a3b6:	4631      	mov	r1, r6
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	47b8      	blx	r7
 800a3bc:	3001      	adds	r0, #1
 800a3be:	d12a      	bne.n	800a416 <_printf_float+0x216>
 800a3c0:	e76a      	b.n	800a298 <_printf_float+0x98>
 800a3c2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a3c6:	f240 80e0 	bls.w	800a58a <_printf_float+0x38a>
 800a3ca:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a3ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d6:	d133      	bne.n	800a440 <_printf_float+0x240>
 800a3d8:	4a37      	ldr	r2, [pc, #220]	; (800a4b8 <_printf_float+0x2b8>)
 800a3da:	2301      	movs	r3, #1
 800a3dc:	4631      	mov	r1, r6
 800a3de:	4628      	mov	r0, r5
 800a3e0:	47b8      	blx	r7
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	f43f af58 	beq.w	800a298 <_printf_float+0x98>
 800a3e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	db02      	blt.n	800a3f6 <_printf_float+0x1f6>
 800a3f0:	6823      	ldr	r3, [r4, #0]
 800a3f2:	07d8      	lsls	r0, r3, #31
 800a3f4:	d50f      	bpl.n	800a416 <_printf_float+0x216>
 800a3f6:	4653      	mov	r3, sl
 800a3f8:	465a      	mov	r2, fp
 800a3fa:	4631      	mov	r1, r6
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	47b8      	blx	r7
 800a400:	3001      	adds	r0, #1
 800a402:	f43f af49 	beq.w	800a298 <_printf_float+0x98>
 800a406:	f04f 0800 	mov.w	r8, #0
 800a40a:	f104 091a 	add.w	r9, r4, #26
 800a40e:	9b08      	ldr	r3, [sp, #32]
 800a410:	3b01      	subs	r3, #1
 800a412:	4543      	cmp	r3, r8
 800a414:	dc09      	bgt.n	800a42a <_printf_float+0x22a>
 800a416:	6823      	ldr	r3, [r4, #0]
 800a418:	079b      	lsls	r3, r3, #30
 800a41a:	f100 8106 	bmi.w	800a62a <_printf_float+0x42a>
 800a41e:	68e0      	ldr	r0, [r4, #12]
 800a420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a422:	4298      	cmp	r0, r3
 800a424:	bfb8      	it	lt
 800a426:	4618      	movlt	r0, r3
 800a428:	e738      	b.n	800a29c <_printf_float+0x9c>
 800a42a:	2301      	movs	r3, #1
 800a42c:	464a      	mov	r2, r9
 800a42e:	4631      	mov	r1, r6
 800a430:	4628      	mov	r0, r5
 800a432:	47b8      	blx	r7
 800a434:	3001      	adds	r0, #1
 800a436:	f43f af2f 	beq.w	800a298 <_printf_float+0x98>
 800a43a:	f108 0801 	add.w	r8, r8, #1
 800a43e:	e7e6      	b.n	800a40e <_printf_float+0x20e>
 800a440:	9b07      	ldr	r3, [sp, #28]
 800a442:	2b00      	cmp	r3, #0
 800a444:	dc3a      	bgt.n	800a4bc <_printf_float+0x2bc>
 800a446:	4a1c      	ldr	r2, [pc, #112]	; (800a4b8 <_printf_float+0x2b8>)
 800a448:	2301      	movs	r3, #1
 800a44a:	4631      	mov	r1, r6
 800a44c:	4628      	mov	r0, r5
 800a44e:	47b8      	blx	r7
 800a450:	3001      	adds	r0, #1
 800a452:	f43f af21 	beq.w	800a298 <_printf_float+0x98>
 800a456:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	d102      	bne.n	800a464 <_printf_float+0x264>
 800a45e:	6823      	ldr	r3, [r4, #0]
 800a460:	07d9      	lsls	r1, r3, #31
 800a462:	d5d8      	bpl.n	800a416 <_printf_float+0x216>
 800a464:	4653      	mov	r3, sl
 800a466:	465a      	mov	r2, fp
 800a468:	4631      	mov	r1, r6
 800a46a:	4628      	mov	r0, r5
 800a46c:	47b8      	blx	r7
 800a46e:	3001      	adds	r0, #1
 800a470:	f43f af12 	beq.w	800a298 <_printf_float+0x98>
 800a474:	f04f 0900 	mov.w	r9, #0
 800a478:	f104 0a1a 	add.w	sl, r4, #26
 800a47c:	9b07      	ldr	r3, [sp, #28]
 800a47e:	425b      	negs	r3, r3
 800a480:	454b      	cmp	r3, r9
 800a482:	dc01      	bgt.n	800a488 <_printf_float+0x288>
 800a484:	9b08      	ldr	r3, [sp, #32]
 800a486:	e795      	b.n	800a3b4 <_printf_float+0x1b4>
 800a488:	2301      	movs	r3, #1
 800a48a:	4652      	mov	r2, sl
 800a48c:	4631      	mov	r1, r6
 800a48e:	4628      	mov	r0, r5
 800a490:	47b8      	blx	r7
 800a492:	3001      	adds	r0, #1
 800a494:	f43f af00 	beq.w	800a298 <_printf_float+0x98>
 800a498:	f109 0901 	add.w	r9, r9, #1
 800a49c:	e7ee      	b.n	800a47c <_printf_float+0x27c>
 800a49e:	bf00      	nop
 800a4a0:	ffffffff 	.word	0xffffffff
 800a4a4:	7fefffff 	.word	0x7fefffff
 800a4a8:	080166a9 	.word	0x080166a9
 800a4ac:	080166ad 	.word	0x080166ad
 800a4b0:	080166b1 	.word	0x080166b1
 800a4b4:	080166b5 	.word	0x080166b5
 800a4b8:	080166b9 	.word	0x080166b9
 800a4bc:	9a08      	ldr	r2, [sp, #32]
 800a4be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4c0:	429a      	cmp	r2, r3
 800a4c2:	bfa8      	it	ge
 800a4c4:	461a      	movge	r2, r3
 800a4c6:	2a00      	cmp	r2, #0
 800a4c8:	4691      	mov	r9, r2
 800a4ca:	dc38      	bgt.n	800a53e <_printf_float+0x33e>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	9305      	str	r3, [sp, #20]
 800a4d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a4d4:	f104 021a 	add.w	r2, r4, #26
 800a4d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4da:	9905      	ldr	r1, [sp, #20]
 800a4dc:	9304      	str	r3, [sp, #16]
 800a4de:	eba3 0309 	sub.w	r3, r3, r9
 800a4e2:	428b      	cmp	r3, r1
 800a4e4:	dc33      	bgt.n	800a54e <_printf_float+0x34e>
 800a4e6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	db3c      	blt.n	800a568 <_printf_float+0x368>
 800a4ee:	6823      	ldr	r3, [r4, #0]
 800a4f0:	07da      	lsls	r2, r3, #31
 800a4f2:	d439      	bmi.n	800a568 <_printf_float+0x368>
 800a4f4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a4f8:	eba2 0903 	sub.w	r9, r2, r3
 800a4fc:	9b04      	ldr	r3, [sp, #16]
 800a4fe:	1ad2      	subs	r2, r2, r3
 800a500:	4591      	cmp	r9, r2
 800a502:	bfa8      	it	ge
 800a504:	4691      	movge	r9, r2
 800a506:	f1b9 0f00 	cmp.w	r9, #0
 800a50a:	dc35      	bgt.n	800a578 <_printf_float+0x378>
 800a50c:	f04f 0800 	mov.w	r8, #0
 800a510:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a514:	f104 0a1a 	add.w	sl, r4, #26
 800a518:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a51c:	1a9b      	subs	r3, r3, r2
 800a51e:	eba3 0309 	sub.w	r3, r3, r9
 800a522:	4543      	cmp	r3, r8
 800a524:	f77f af77 	ble.w	800a416 <_printf_float+0x216>
 800a528:	2301      	movs	r3, #1
 800a52a:	4652      	mov	r2, sl
 800a52c:	4631      	mov	r1, r6
 800a52e:	4628      	mov	r0, r5
 800a530:	47b8      	blx	r7
 800a532:	3001      	adds	r0, #1
 800a534:	f43f aeb0 	beq.w	800a298 <_printf_float+0x98>
 800a538:	f108 0801 	add.w	r8, r8, #1
 800a53c:	e7ec      	b.n	800a518 <_printf_float+0x318>
 800a53e:	4613      	mov	r3, r2
 800a540:	4631      	mov	r1, r6
 800a542:	4642      	mov	r2, r8
 800a544:	4628      	mov	r0, r5
 800a546:	47b8      	blx	r7
 800a548:	3001      	adds	r0, #1
 800a54a:	d1bf      	bne.n	800a4cc <_printf_float+0x2cc>
 800a54c:	e6a4      	b.n	800a298 <_printf_float+0x98>
 800a54e:	2301      	movs	r3, #1
 800a550:	4631      	mov	r1, r6
 800a552:	4628      	mov	r0, r5
 800a554:	9204      	str	r2, [sp, #16]
 800a556:	47b8      	blx	r7
 800a558:	3001      	adds	r0, #1
 800a55a:	f43f ae9d 	beq.w	800a298 <_printf_float+0x98>
 800a55e:	9b05      	ldr	r3, [sp, #20]
 800a560:	9a04      	ldr	r2, [sp, #16]
 800a562:	3301      	adds	r3, #1
 800a564:	9305      	str	r3, [sp, #20]
 800a566:	e7b7      	b.n	800a4d8 <_printf_float+0x2d8>
 800a568:	4653      	mov	r3, sl
 800a56a:	465a      	mov	r2, fp
 800a56c:	4631      	mov	r1, r6
 800a56e:	4628      	mov	r0, r5
 800a570:	47b8      	blx	r7
 800a572:	3001      	adds	r0, #1
 800a574:	d1be      	bne.n	800a4f4 <_printf_float+0x2f4>
 800a576:	e68f      	b.n	800a298 <_printf_float+0x98>
 800a578:	9a04      	ldr	r2, [sp, #16]
 800a57a:	464b      	mov	r3, r9
 800a57c:	4442      	add	r2, r8
 800a57e:	4631      	mov	r1, r6
 800a580:	4628      	mov	r0, r5
 800a582:	47b8      	blx	r7
 800a584:	3001      	adds	r0, #1
 800a586:	d1c1      	bne.n	800a50c <_printf_float+0x30c>
 800a588:	e686      	b.n	800a298 <_printf_float+0x98>
 800a58a:	9a08      	ldr	r2, [sp, #32]
 800a58c:	2a01      	cmp	r2, #1
 800a58e:	dc01      	bgt.n	800a594 <_printf_float+0x394>
 800a590:	07db      	lsls	r3, r3, #31
 800a592:	d537      	bpl.n	800a604 <_printf_float+0x404>
 800a594:	2301      	movs	r3, #1
 800a596:	4642      	mov	r2, r8
 800a598:	4631      	mov	r1, r6
 800a59a:	4628      	mov	r0, r5
 800a59c:	47b8      	blx	r7
 800a59e:	3001      	adds	r0, #1
 800a5a0:	f43f ae7a 	beq.w	800a298 <_printf_float+0x98>
 800a5a4:	4653      	mov	r3, sl
 800a5a6:	465a      	mov	r2, fp
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	47b8      	blx	r7
 800a5ae:	3001      	adds	r0, #1
 800a5b0:	f43f ae72 	beq.w	800a298 <_printf_float+0x98>
 800a5b4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a5b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a5bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5c0:	9b08      	ldr	r3, [sp, #32]
 800a5c2:	d01a      	beq.n	800a5fa <_printf_float+0x3fa>
 800a5c4:	3b01      	subs	r3, #1
 800a5c6:	f108 0201 	add.w	r2, r8, #1
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	47b8      	blx	r7
 800a5d0:	3001      	adds	r0, #1
 800a5d2:	d10e      	bne.n	800a5f2 <_printf_float+0x3f2>
 800a5d4:	e660      	b.n	800a298 <_printf_float+0x98>
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	464a      	mov	r2, r9
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4628      	mov	r0, r5
 800a5de:	47b8      	blx	r7
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	f43f ae59 	beq.w	800a298 <_printf_float+0x98>
 800a5e6:	f108 0801 	add.w	r8, r8, #1
 800a5ea:	9b08      	ldr	r3, [sp, #32]
 800a5ec:	3b01      	subs	r3, #1
 800a5ee:	4543      	cmp	r3, r8
 800a5f0:	dcf1      	bgt.n	800a5d6 <_printf_float+0x3d6>
 800a5f2:	9b04      	ldr	r3, [sp, #16]
 800a5f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a5f8:	e6dd      	b.n	800a3b6 <_printf_float+0x1b6>
 800a5fa:	f04f 0800 	mov.w	r8, #0
 800a5fe:	f104 091a 	add.w	r9, r4, #26
 800a602:	e7f2      	b.n	800a5ea <_printf_float+0x3ea>
 800a604:	2301      	movs	r3, #1
 800a606:	4642      	mov	r2, r8
 800a608:	e7df      	b.n	800a5ca <_printf_float+0x3ca>
 800a60a:	2301      	movs	r3, #1
 800a60c:	464a      	mov	r2, r9
 800a60e:	4631      	mov	r1, r6
 800a610:	4628      	mov	r0, r5
 800a612:	47b8      	blx	r7
 800a614:	3001      	adds	r0, #1
 800a616:	f43f ae3f 	beq.w	800a298 <_printf_float+0x98>
 800a61a:	f108 0801 	add.w	r8, r8, #1
 800a61e:	68e3      	ldr	r3, [r4, #12]
 800a620:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a622:	1a5b      	subs	r3, r3, r1
 800a624:	4543      	cmp	r3, r8
 800a626:	dcf0      	bgt.n	800a60a <_printf_float+0x40a>
 800a628:	e6f9      	b.n	800a41e <_printf_float+0x21e>
 800a62a:	f04f 0800 	mov.w	r8, #0
 800a62e:	f104 0919 	add.w	r9, r4, #25
 800a632:	e7f4      	b.n	800a61e <_printf_float+0x41e>

0800a634 <_printf_common>:
 800a634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a638:	4616      	mov	r6, r2
 800a63a:	4699      	mov	r9, r3
 800a63c:	688a      	ldr	r2, [r1, #8]
 800a63e:	690b      	ldr	r3, [r1, #16]
 800a640:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a644:	4293      	cmp	r3, r2
 800a646:	bfb8      	it	lt
 800a648:	4613      	movlt	r3, r2
 800a64a:	6033      	str	r3, [r6, #0]
 800a64c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a650:	4607      	mov	r7, r0
 800a652:	460c      	mov	r4, r1
 800a654:	b10a      	cbz	r2, 800a65a <_printf_common+0x26>
 800a656:	3301      	adds	r3, #1
 800a658:	6033      	str	r3, [r6, #0]
 800a65a:	6823      	ldr	r3, [r4, #0]
 800a65c:	0699      	lsls	r1, r3, #26
 800a65e:	bf42      	ittt	mi
 800a660:	6833      	ldrmi	r3, [r6, #0]
 800a662:	3302      	addmi	r3, #2
 800a664:	6033      	strmi	r3, [r6, #0]
 800a666:	6825      	ldr	r5, [r4, #0]
 800a668:	f015 0506 	ands.w	r5, r5, #6
 800a66c:	d106      	bne.n	800a67c <_printf_common+0x48>
 800a66e:	f104 0a19 	add.w	sl, r4, #25
 800a672:	68e3      	ldr	r3, [r4, #12]
 800a674:	6832      	ldr	r2, [r6, #0]
 800a676:	1a9b      	subs	r3, r3, r2
 800a678:	42ab      	cmp	r3, r5
 800a67a:	dc26      	bgt.n	800a6ca <_printf_common+0x96>
 800a67c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a680:	1e13      	subs	r3, r2, #0
 800a682:	6822      	ldr	r2, [r4, #0]
 800a684:	bf18      	it	ne
 800a686:	2301      	movne	r3, #1
 800a688:	0692      	lsls	r2, r2, #26
 800a68a:	d42b      	bmi.n	800a6e4 <_printf_common+0xb0>
 800a68c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a690:	4649      	mov	r1, r9
 800a692:	4638      	mov	r0, r7
 800a694:	47c0      	blx	r8
 800a696:	3001      	adds	r0, #1
 800a698:	d01e      	beq.n	800a6d8 <_printf_common+0xa4>
 800a69a:	6823      	ldr	r3, [r4, #0]
 800a69c:	6922      	ldr	r2, [r4, #16]
 800a69e:	f003 0306 	and.w	r3, r3, #6
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	bf02      	ittt	eq
 800a6a6:	68e5      	ldreq	r5, [r4, #12]
 800a6a8:	6833      	ldreq	r3, [r6, #0]
 800a6aa:	1aed      	subeq	r5, r5, r3
 800a6ac:	68a3      	ldr	r3, [r4, #8]
 800a6ae:	bf0c      	ite	eq
 800a6b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6b4:	2500      	movne	r5, #0
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	bfc4      	itt	gt
 800a6ba:	1a9b      	subgt	r3, r3, r2
 800a6bc:	18ed      	addgt	r5, r5, r3
 800a6be:	2600      	movs	r6, #0
 800a6c0:	341a      	adds	r4, #26
 800a6c2:	42b5      	cmp	r5, r6
 800a6c4:	d11a      	bne.n	800a6fc <_printf_common+0xc8>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	e008      	b.n	800a6dc <_printf_common+0xa8>
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	4652      	mov	r2, sl
 800a6ce:	4649      	mov	r1, r9
 800a6d0:	4638      	mov	r0, r7
 800a6d2:	47c0      	blx	r8
 800a6d4:	3001      	adds	r0, #1
 800a6d6:	d103      	bne.n	800a6e0 <_printf_common+0xac>
 800a6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	e7c6      	b.n	800a672 <_printf_common+0x3e>
 800a6e4:	18e1      	adds	r1, r4, r3
 800a6e6:	1c5a      	adds	r2, r3, #1
 800a6e8:	2030      	movs	r0, #48	; 0x30
 800a6ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6ee:	4422      	add	r2, r4
 800a6f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6f8:	3302      	adds	r3, #2
 800a6fa:	e7c7      	b.n	800a68c <_printf_common+0x58>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	4622      	mov	r2, r4
 800a700:	4649      	mov	r1, r9
 800a702:	4638      	mov	r0, r7
 800a704:	47c0      	blx	r8
 800a706:	3001      	adds	r0, #1
 800a708:	d0e6      	beq.n	800a6d8 <_printf_common+0xa4>
 800a70a:	3601      	adds	r6, #1
 800a70c:	e7d9      	b.n	800a6c2 <_printf_common+0x8e>
	...

0800a710 <_printf_i>:
 800a710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a714:	7e0f      	ldrb	r7, [r1, #24]
 800a716:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a718:	2f78      	cmp	r7, #120	; 0x78
 800a71a:	4691      	mov	r9, r2
 800a71c:	4680      	mov	r8, r0
 800a71e:	460c      	mov	r4, r1
 800a720:	469a      	mov	sl, r3
 800a722:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a726:	d807      	bhi.n	800a738 <_printf_i+0x28>
 800a728:	2f62      	cmp	r7, #98	; 0x62
 800a72a:	d80a      	bhi.n	800a742 <_printf_i+0x32>
 800a72c:	2f00      	cmp	r7, #0
 800a72e:	f000 80d4 	beq.w	800a8da <_printf_i+0x1ca>
 800a732:	2f58      	cmp	r7, #88	; 0x58
 800a734:	f000 80c0 	beq.w	800a8b8 <_printf_i+0x1a8>
 800a738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a73c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a740:	e03a      	b.n	800a7b8 <_printf_i+0xa8>
 800a742:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a746:	2b15      	cmp	r3, #21
 800a748:	d8f6      	bhi.n	800a738 <_printf_i+0x28>
 800a74a:	a101      	add	r1, pc, #4	; (adr r1, 800a750 <_printf_i+0x40>)
 800a74c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a750:	0800a7a9 	.word	0x0800a7a9
 800a754:	0800a7bd 	.word	0x0800a7bd
 800a758:	0800a739 	.word	0x0800a739
 800a75c:	0800a739 	.word	0x0800a739
 800a760:	0800a739 	.word	0x0800a739
 800a764:	0800a739 	.word	0x0800a739
 800a768:	0800a7bd 	.word	0x0800a7bd
 800a76c:	0800a739 	.word	0x0800a739
 800a770:	0800a739 	.word	0x0800a739
 800a774:	0800a739 	.word	0x0800a739
 800a778:	0800a739 	.word	0x0800a739
 800a77c:	0800a8c1 	.word	0x0800a8c1
 800a780:	0800a7e9 	.word	0x0800a7e9
 800a784:	0800a87b 	.word	0x0800a87b
 800a788:	0800a739 	.word	0x0800a739
 800a78c:	0800a739 	.word	0x0800a739
 800a790:	0800a8e3 	.word	0x0800a8e3
 800a794:	0800a739 	.word	0x0800a739
 800a798:	0800a7e9 	.word	0x0800a7e9
 800a79c:	0800a739 	.word	0x0800a739
 800a7a0:	0800a739 	.word	0x0800a739
 800a7a4:	0800a883 	.word	0x0800a883
 800a7a8:	682b      	ldr	r3, [r5, #0]
 800a7aa:	1d1a      	adds	r2, r3, #4
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	602a      	str	r2, [r5, #0]
 800a7b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	e09f      	b.n	800a8fc <_printf_i+0x1ec>
 800a7bc:	6820      	ldr	r0, [r4, #0]
 800a7be:	682b      	ldr	r3, [r5, #0]
 800a7c0:	0607      	lsls	r7, r0, #24
 800a7c2:	f103 0104 	add.w	r1, r3, #4
 800a7c6:	6029      	str	r1, [r5, #0]
 800a7c8:	d501      	bpl.n	800a7ce <_printf_i+0xbe>
 800a7ca:	681e      	ldr	r6, [r3, #0]
 800a7cc:	e003      	b.n	800a7d6 <_printf_i+0xc6>
 800a7ce:	0646      	lsls	r6, r0, #25
 800a7d0:	d5fb      	bpl.n	800a7ca <_printf_i+0xba>
 800a7d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a7d6:	2e00      	cmp	r6, #0
 800a7d8:	da03      	bge.n	800a7e2 <_printf_i+0xd2>
 800a7da:	232d      	movs	r3, #45	; 0x2d
 800a7dc:	4276      	negs	r6, r6
 800a7de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7e2:	485a      	ldr	r0, [pc, #360]	; (800a94c <_printf_i+0x23c>)
 800a7e4:	230a      	movs	r3, #10
 800a7e6:	e012      	b.n	800a80e <_printf_i+0xfe>
 800a7e8:	682b      	ldr	r3, [r5, #0]
 800a7ea:	6820      	ldr	r0, [r4, #0]
 800a7ec:	1d19      	adds	r1, r3, #4
 800a7ee:	6029      	str	r1, [r5, #0]
 800a7f0:	0605      	lsls	r5, r0, #24
 800a7f2:	d501      	bpl.n	800a7f8 <_printf_i+0xe8>
 800a7f4:	681e      	ldr	r6, [r3, #0]
 800a7f6:	e002      	b.n	800a7fe <_printf_i+0xee>
 800a7f8:	0641      	lsls	r1, r0, #25
 800a7fa:	d5fb      	bpl.n	800a7f4 <_printf_i+0xe4>
 800a7fc:	881e      	ldrh	r6, [r3, #0]
 800a7fe:	4853      	ldr	r0, [pc, #332]	; (800a94c <_printf_i+0x23c>)
 800a800:	2f6f      	cmp	r7, #111	; 0x6f
 800a802:	bf0c      	ite	eq
 800a804:	2308      	moveq	r3, #8
 800a806:	230a      	movne	r3, #10
 800a808:	2100      	movs	r1, #0
 800a80a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a80e:	6865      	ldr	r5, [r4, #4]
 800a810:	60a5      	str	r5, [r4, #8]
 800a812:	2d00      	cmp	r5, #0
 800a814:	bfa2      	ittt	ge
 800a816:	6821      	ldrge	r1, [r4, #0]
 800a818:	f021 0104 	bicge.w	r1, r1, #4
 800a81c:	6021      	strge	r1, [r4, #0]
 800a81e:	b90e      	cbnz	r6, 800a824 <_printf_i+0x114>
 800a820:	2d00      	cmp	r5, #0
 800a822:	d04b      	beq.n	800a8bc <_printf_i+0x1ac>
 800a824:	4615      	mov	r5, r2
 800a826:	fbb6 f1f3 	udiv	r1, r6, r3
 800a82a:	fb03 6711 	mls	r7, r3, r1, r6
 800a82e:	5dc7      	ldrb	r7, [r0, r7]
 800a830:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a834:	4637      	mov	r7, r6
 800a836:	42bb      	cmp	r3, r7
 800a838:	460e      	mov	r6, r1
 800a83a:	d9f4      	bls.n	800a826 <_printf_i+0x116>
 800a83c:	2b08      	cmp	r3, #8
 800a83e:	d10b      	bne.n	800a858 <_printf_i+0x148>
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	07de      	lsls	r6, r3, #31
 800a844:	d508      	bpl.n	800a858 <_printf_i+0x148>
 800a846:	6923      	ldr	r3, [r4, #16]
 800a848:	6861      	ldr	r1, [r4, #4]
 800a84a:	4299      	cmp	r1, r3
 800a84c:	bfde      	ittt	le
 800a84e:	2330      	movle	r3, #48	; 0x30
 800a850:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a854:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a858:	1b52      	subs	r2, r2, r5
 800a85a:	6122      	str	r2, [r4, #16]
 800a85c:	f8cd a000 	str.w	sl, [sp]
 800a860:	464b      	mov	r3, r9
 800a862:	aa03      	add	r2, sp, #12
 800a864:	4621      	mov	r1, r4
 800a866:	4640      	mov	r0, r8
 800a868:	f7ff fee4 	bl	800a634 <_printf_common>
 800a86c:	3001      	adds	r0, #1
 800a86e:	d14a      	bne.n	800a906 <_printf_i+0x1f6>
 800a870:	f04f 30ff 	mov.w	r0, #4294967295
 800a874:	b004      	add	sp, #16
 800a876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a87a:	6823      	ldr	r3, [r4, #0]
 800a87c:	f043 0320 	orr.w	r3, r3, #32
 800a880:	6023      	str	r3, [r4, #0]
 800a882:	4833      	ldr	r0, [pc, #204]	; (800a950 <_printf_i+0x240>)
 800a884:	2778      	movs	r7, #120	; 0x78
 800a886:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	6829      	ldr	r1, [r5, #0]
 800a88e:	061f      	lsls	r7, r3, #24
 800a890:	f851 6b04 	ldr.w	r6, [r1], #4
 800a894:	d402      	bmi.n	800a89c <_printf_i+0x18c>
 800a896:	065f      	lsls	r7, r3, #25
 800a898:	bf48      	it	mi
 800a89a:	b2b6      	uxthmi	r6, r6
 800a89c:	07df      	lsls	r7, r3, #31
 800a89e:	bf48      	it	mi
 800a8a0:	f043 0320 	orrmi.w	r3, r3, #32
 800a8a4:	6029      	str	r1, [r5, #0]
 800a8a6:	bf48      	it	mi
 800a8a8:	6023      	strmi	r3, [r4, #0]
 800a8aa:	b91e      	cbnz	r6, 800a8b4 <_printf_i+0x1a4>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	f023 0320 	bic.w	r3, r3, #32
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	2310      	movs	r3, #16
 800a8b6:	e7a7      	b.n	800a808 <_printf_i+0xf8>
 800a8b8:	4824      	ldr	r0, [pc, #144]	; (800a94c <_printf_i+0x23c>)
 800a8ba:	e7e4      	b.n	800a886 <_printf_i+0x176>
 800a8bc:	4615      	mov	r5, r2
 800a8be:	e7bd      	b.n	800a83c <_printf_i+0x12c>
 800a8c0:	682b      	ldr	r3, [r5, #0]
 800a8c2:	6826      	ldr	r6, [r4, #0]
 800a8c4:	6961      	ldr	r1, [r4, #20]
 800a8c6:	1d18      	adds	r0, r3, #4
 800a8c8:	6028      	str	r0, [r5, #0]
 800a8ca:	0635      	lsls	r5, r6, #24
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	d501      	bpl.n	800a8d4 <_printf_i+0x1c4>
 800a8d0:	6019      	str	r1, [r3, #0]
 800a8d2:	e002      	b.n	800a8da <_printf_i+0x1ca>
 800a8d4:	0670      	lsls	r0, r6, #25
 800a8d6:	d5fb      	bpl.n	800a8d0 <_printf_i+0x1c0>
 800a8d8:	8019      	strh	r1, [r3, #0]
 800a8da:	2300      	movs	r3, #0
 800a8dc:	6123      	str	r3, [r4, #16]
 800a8de:	4615      	mov	r5, r2
 800a8e0:	e7bc      	b.n	800a85c <_printf_i+0x14c>
 800a8e2:	682b      	ldr	r3, [r5, #0]
 800a8e4:	1d1a      	adds	r2, r3, #4
 800a8e6:	602a      	str	r2, [r5, #0]
 800a8e8:	681d      	ldr	r5, [r3, #0]
 800a8ea:	6862      	ldr	r2, [r4, #4]
 800a8ec:	2100      	movs	r1, #0
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	f7f5 fcb6 	bl	8000260 <memchr>
 800a8f4:	b108      	cbz	r0, 800a8fa <_printf_i+0x1ea>
 800a8f6:	1b40      	subs	r0, r0, r5
 800a8f8:	6060      	str	r0, [r4, #4]
 800a8fa:	6863      	ldr	r3, [r4, #4]
 800a8fc:	6123      	str	r3, [r4, #16]
 800a8fe:	2300      	movs	r3, #0
 800a900:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a904:	e7aa      	b.n	800a85c <_printf_i+0x14c>
 800a906:	6923      	ldr	r3, [r4, #16]
 800a908:	462a      	mov	r2, r5
 800a90a:	4649      	mov	r1, r9
 800a90c:	4640      	mov	r0, r8
 800a90e:	47d0      	blx	sl
 800a910:	3001      	adds	r0, #1
 800a912:	d0ad      	beq.n	800a870 <_printf_i+0x160>
 800a914:	6823      	ldr	r3, [r4, #0]
 800a916:	079b      	lsls	r3, r3, #30
 800a918:	d413      	bmi.n	800a942 <_printf_i+0x232>
 800a91a:	68e0      	ldr	r0, [r4, #12]
 800a91c:	9b03      	ldr	r3, [sp, #12]
 800a91e:	4298      	cmp	r0, r3
 800a920:	bfb8      	it	lt
 800a922:	4618      	movlt	r0, r3
 800a924:	e7a6      	b.n	800a874 <_printf_i+0x164>
 800a926:	2301      	movs	r3, #1
 800a928:	4632      	mov	r2, r6
 800a92a:	4649      	mov	r1, r9
 800a92c:	4640      	mov	r0, r8
 800a92e:	47d0      	blx	sl
 800a930:	3001      	adds	r0, #1
 800a932:	d09d      	beq.n	800a870 <_printf_i+0x160>
 800a934:	3501      	adds	r5, #1
 800a936:	68e3      	ldr	r3, [r4, #12]
 800a938:	9903      	ldr	r1, [sp, #12]
 800a93a:	1a5b      	subs	r3, r3, r1
 800a93c:	42ab      	cmp	r3, r5
 800a93e:	dcf2      	bgt.n	800a926 <_printf_i+0x216>
 800a940:	e7eb      	b.n	800a91a <_printf_i+0x20a>
 800a942:	2500      	movs	r5, #0
 800a944:	f104 0619 	add.w	r6, r4, #25
 800a948:	e7f5      	b.n	800a936 <_printf_i+0x226>
 800a94a:	bf00      	nop
 800a94c:	080166bb 	.word	0x080166bb
 800a950:	080166cc 	.word	0x080166cc

0800a954 <_scanf_float>:
 800a954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a958:	b087      	sub	sp, #28
 800a95a:	4617      	mov	r7, r2
 800a95c:	9303      	str	r3, [sp, #12]
 800a95e:	688b      	ldr	r3, [r1, #8]
 800a960:	1e5a      	subs	r2, r3, #1
 800a962:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a966:	bf83      	ittte	hi
 800a968:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a96c:	195b      	addhi	r3, r3, r5
 800a96e:	9302      	strhi	r3, [sp, #8]
 800a970:	2300      	movls	r3, #0
 800a972:	bf86      	itte	hi
 800a974:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a978:	608b      	strhi	r3, [r1, #8]
 800a97a:	9302      	strls	r3, [sp, #8]
 800a97c:	680b      	ldr	r3, [r1, #0]
 800a97e:	468b      	mov	fp, r1
 800a980:	2500      	movs	r5, #0
 800a982:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a986:	f84b 3b1c 	str.w	r3, [fp], #28
 800a98a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a98e:	4680      	mov	r8, r0
 800a990:	460c      	mov	r4, r1
 800a992:	465e      	mov	r6, fp
 800a994:	46aa      	mov	sl, r5
 800a996:	46a9      	mov	r9, r5
 800a998:	9501      	str	r5, [sp, #4]
 800a99a:	68a2      	ldr	r2, [r4, #8]
 800a99c:	b152      	cbz	r2, 800a9b4 <_scanf_float+0x60>
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	781b      	ldrb	r3, [r3, #0]
 800a9a2:	2b4e      	cmp	r3, #78	; 0x4e
 800a9a4:	d864      	bhi.n	800aa70 <_scanf_float+0x11c>
 800a9a6:	2b40      	cmp	r3, #64	; 0x40
 800a9a8:	d83c      	bhi.n	800aa24 <_scanf_float+0xd0>
 800a9aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a9ae:	b2c8      	uxtb	r0, r1
 800a9b0:	280e      	cmp	r0, #14
 800a9b2:	d93a      	bls.n	800aa2a <_scanf_float+0xd6>
 800a9b4:	f1b9 0f00 	cmp.w	r9, #0
 800a9b8:	d003      	beq.n	800a9c2 <_scanf_float+0x6e>
 800a9ba:	6823      	ldr	r3, [r4, #0]
 800a9bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9c6:	f1ba 0f01 	cmp.w	sl, #1
 800a9ca:	f200 8113 	bhi.w	800abf4 <_scanf_float+0x2a0>
 800a9ce:	455e      	cmp	r6, fp
 800a9d0:	f200 8105 	bhi.w	800abde <_scanf_float+0x28a>
 800a9d4:	2501      	movs	r5, #1
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	b007      	add	sp, #28
 800a9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a9e2:	2a0d      	cmp	r2, #13
 800a9e4:	d8e6      	bhi.n	800a9b4 <_scanf_float+0x60>
 800a9e6:	a101      	add	r1, pc, #4	; (adr r1, 800a9ec <_scanf_float+0x98>)
 800a9e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a9ec:	0800ab2b 	.word	0x0800ab2b
 800a9f0:	0800a9b5 	.word	0x0800a9b5
 800a9f4:	0800a9b5 	.word	0x0800a9b5
 800a9f8:	0800a9b5 	.word	0x0800a9b5
 800a9fc:	0800ab8b 	.word	0x0800ab8b
 800aa00:	0800ab63 	.word	0x0800ab63
 800aa04:	0800a9b5 	.word	0x0800a9b5
 800aa08:	0800a9b5 	.word	0x0800a9b5
 800aa0c:	0800ab39 	.word	0x0800ab39
 800aa10:	0800a9b5 	.word	0x0800a9b5
 800aa14:	0800a9b5 	.word	0x0800a9b5
 800aa18:	0800a9b5 	.word	0x0800a9b5
 800aa1c:	0800a9b5 	.word	0x0800a9b5
 800aa20:	0800aaf1 	.word	0x0800aaf1
 800aa24:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800aa28:	e7db      	b.n	800a9e2 <_scanf_float+0x8e>
 800aa2a:	290e      	cmp	r1, #14
 800aa2c:	d8c2      	bhi.n	800a9b4 <_scanf_float+0x60>
 800aa2e:	a001      	add	r0, pc, #4	; (adr r0, 800aa34 <_scanf_float+0xe0>)
 800aa30:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aa34:	0800aae3 	.word	0x0800aae3
 800aa38:	0800a9b5 	.word	0x0800a9b5
 800aa3c:	0800aae3 	.word	0x0800aae3
 800aa40:	0800ab77 	.word	0x0800ab77
 800aa44:	0800a9b5 	.word	0x0800a9b5
 800aa48:	0800aa91 	.word	0x0800aa91
 800aa4c:	0800aacd 	.word	0x0800aacd
 800aa50:	0800aacd 	.word	0x0800aacd
 800aa54:	0800aacd 	.word	0x0800aacd
 800aa58:	0800aacd 	.word	0x0800aacd
 800aa5c:	0800aacd 	.word	0x0800aacd
 800aa60:	0800aacd 	.word	0x0800aacd
 800aa64:	0800aacd 	.word	0x0800aacd
 800aa68:	0800aacd 	.word	0x0800aacd
 800aa6c:	0800aacd 	.word	0x0800aacd
 800aa70:	2b6e      	cmp	r3, #110	; 0x6e
 800aa72:	d809      	bhi.n	800aa88 <_scanf_float+0x134>
 800aa74:	2b60      	cmp	r3, #96	; 0x60
 800aa76:	d8b2      	bhi.n	800a9de <_scanf_float+0x8a>
 800aa78:	2b54      	cmp	r3, #84	; 0x54
 800aa7a:	d077      	beq.n	800ab6c <_scanf_float+0x218>
 800aa7c:	2b59      	cmp	r3, #89	; 0x59
 800aa7e:	d199      	bne.n	800a9b4 <_scanf_float+0x60>
 800aa80:	2d07      	cmp	r5, #7
 800aa82:	d197      	bne.n	800a9b4 <_scanf_float+0x60>
 800aa84:	2508      	movs	r5, #8
 800aa86:	e029      	b.n	800aadc <_scanf_float+0x188>
 800aa88:	2b74      	cmp	r3, #116	; 0x74
 800aa8a:	d06f      	beq.n	800ab6c <_scanf_float+0x218>
 800aa8c:	2b79      	cmp	r3, #121	; 0x79
 800aa8e:	e7f6      	b.n	800aa7e <_scanf_float+0x12a>
 800aa90:	6821      	ldr	r1, [r4, #0]
 800aa92:	05c8      	lsls	r0, r1, #23
 800aa94:	d51a      	bpl.n	800aacc <_scanf_float+0x178>
 800aa96:	9b02      	ldr	r3, [sp, #8]
 800aa98:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800aa9c:	6021      	str	r1, [r4, #0]
 800aa9e:	f109 0901 	add.w	r9, r9, #1
 800aaa2:	b11b      	cbz	r3, 800aaac <_scanf_float+0x158>
 800aaa4:	3b01      	subs	r3, #1
 800aaa6:	3201      	adds	r2, #1
 800aaa8:	9302      	str	r3, [sp, #8]
 800aaaa:	60a2      	str	r2, [r4, #8]
 800aaac:	68a3      	ldr	r3, [r4, #8]
 800aaae:	3b01      	subs	r3, #1
 800aab0:	60a3      	str	r3, [r4, #8]
 800aab2:	6923      	ldr	r3, [r4, #16]
 800aab4:	3301      	adds	r3, #1
 800aab6:	6123      	str	r3, [r4, #16]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	3b01      	subs	r3, #1
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	607b      	str	r3, [r7, #4]
 800aac0:	f340 8084 	ble.w	800abcc <_scanf_float+0x278>
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	3301      	adds	r3, #1
 800aac8:	603b      	str	r3, [r7, #0]
 800aaca:	e766      	b.n	800a99a <_scanf_float+0x46>
 800aacc:	eb1a 0f05 	cmn.w	sl, r5
 800aad0:	f47f af70 	bne.w	800a9b4 <_scanf_float+0x60>
 800aad4:	6822      	ldr	r2, [r4, #0]
 800aad6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800aada:	6022      	str	r2, [r4, #0]
 800aadc:	f806 3b01 	strb.w	r3, [r6], #1
 800aae0:	e7e4      	b.n	800aaac <_scanf_float+0x158>
 800aae2:	6822      	ldr	r2, [r4, #0]
 800aae4:	0610      	lsls	r0, r2, #24
 800aae6:	f57f af65 	bpl.w	800a9b4 <_scanf_float+0x60>
 800aaea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aaee:	e7f4      	b.n	800aada <_scanf_float+0x186>
 800aaf0:	f1ba 0f00 	cmp.w	sl, #0
 800aaf4:	d10e      	bne.n	800ab14 <_scanf_float+0x1c0>
 800aaf6:	f1b9 0f00 	cmp.w	r9, #0
 800aafa:	d10e      	bne.n	800ab1a <_scanf_float+0x1c6>
 800aafc:	6822      	ldr	r2, [r4, #0]
 800aafe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ab02:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ab06:	d108      	bne.n	800ab1a <_scanf_float+0x1c6>
 800ab08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ab0c:	6022      	str	r2, [r4, #0]
 800ab0e:	f04f 0a01 	mov.w	sl, #1
 800ab12:	e7e3      	b.n	800aadc <_scanf_float+0x188>
 800ab14:	f1ba 0f02 	cmp.w	sl, #2
 800ab18:	d055      	beq.n	800abc6 <_scanf_float+0x272>
 800ab1a:	2d01      	cmp	r5, #1
 800ab1c:	d002      	beq.n	800ab24 <_scanf_float+0x1d0>
 800ab1e:	2d04      	cmp	r5, #4
 800ab20:	f47f af48 	bne.w	800a9b4 <_scanf_float+0x60>
 800ab24:	3501      	adds	r5, #1
 800ab26:	b2ed      	uxtb	r5, r5
 800ab28:	e7d8      	b.n	800aadc <_scanf_float+0x188>
 800ab2a:	f1ba 0f01 	cmp.w	sl, #1
 800ab2e:	f47f af41 	bne.w	800a9b4 <_scanf_float+0x60>
 800ab32:	f04f 0a02 	mov.w	sl, #2
 800ab36:	e7d1      	b.n	800aadc <_scanf_float+0x188>
 800ab38:	b97d      	cbnz	r5, 800ab5a <_scanf_float+0x206>
 800ab3a:	f1b9 0f00 	cmp.w	r9, #0
 800ab3e:	f47f af3c 	bne.w	800a9ba <_scanf_float+0x66>
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ab48:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ab4c:	f47f af39 	bne.w	800a9c2 <_scanf_float+0x6e>
 800ab50:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ab54:	6022      	str	r2, [r4, #0]
 800ab56:	2501      	movs	r5, #1
 800ab58:	e7c0      	b.n	800aadc <_scanf_float+0x188>
 800ab5a:	2d03      	cmp	r5, #3
 800ab5c:	d0e2      	beq.n	800ab24 <_scanf_float+0x1d0>
 800ab5e:	2d05      	cmp	r5, #5
 800ab60:	e7de      	b.n	800ab20 <_scanf_float+0x1cc>
 800ab62:	2d02      	cmp	r5, #2
 800ab64:	f47f af26 	bne.w	800a9b4 <_scanf_float+0x60>
 800ab68:	2503      	movs	r5, #3
 800ab6a:	e7b7      	b.n	800aadc <_scanf_float+0x188>
 800ab6c:	2d06      	cmp	r5, #6
 800ab6e:	f47f af21 	bne.w	800a9b4 <_scanf_float+0x60>
 800ab72:	2507      	movs	r5, #7
 800ab74:	e7b2      	b.n	800aadc <_scanf_float+0x188>
 800ab76:	6822      	ldr	r2, [r4, #0]
 800ab78:	0591      	lsls	r1, r2, #22
 800ab7a:	f57f af1b 	bpl.w	800a9b4 <_scanf_float+0x60>
 800ab7e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800ab82:	6022      	str	r2, [r4, #0]
 800ab84:	f8cd 9004 	str.w	r9, [sp, #4]
 800ab88:	e7a8      	b.n	800aadc <_scanf_float+0x188>
 800ab8a:	6822      	ldr	r2, [r4, #0]
 800ab8c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800ab90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800ab94:	d006      	beq.n	800aba4 <_scanf_float+0x250>
 800ab96:	0550      	lsls	r0, r2, #21
 800ab98:	f57f af0c 	bpl.w	800a9b4 <_scanf_float+0x60>
 800ab9c:	f1b9 0f00 	cmp.w	r9, #0
 800aba0:	f43f af0f 	beq.w	800a9c2 <_scanf_float+0x6e>
 800aba4:	0591      	lsls	r1, r2, #22
 800aba6:	bf58      	it	pl
 800aba8:	9901      	ldrpl	r1, [sp, #4]
 800abaa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800abae:	bf58      	it	pl
 800abb0:	eba9 0101 	subpl.w	r1, r9, r1
 800abb4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800abb8:	bf58      	it	pl
 800abba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800abbe:	6022      	str	r2, [r4, #0]
 800abc0:	f04f 0900 	mov.w	r9, #0
 800abc4:	e78a      	b.n	800aadc <_scanf_float+0x188>
 800abc6:	f04f 0a03 	mov.w	sl, #3
 800abca:	e787      	b.n	800aadc <_scanf_float+0x188>
 800abcc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800abd0:	4639      	mov	r1, r7
 800abd2:	4640      	mov	r0, r8
 800abd4:	4798      	blx	r3
 800abd6:	2800      	cmp	r0, #0
 800abd8:	f43f aedf 	beq.w	800a99a <_scanf_float+0x46>
 800abdc:	e6ea      	b.n	800a9b4 <_scanf_float+0x60>
 800abde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800abe2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800abe6:	463a      	mov	r2, r7
 800abe8:	4640      	mov	r0, r8
 800abea:	4798      	blx	r3
 800abec:	6923      	ldr	r3, [r4, #16]
 800abee:	3b01      	subs	r3, #1
 800abf0:	6123      	str	r3, [r4, #16]
 800abf2:	e6ec      	b.n	800a9ce <_scanf_float+0x7a>
 800abf4:	1e6b      	subs	r3, r5, #1
 800abf6:	2b06      	cmp	r3, #6
 800abf8:	d825      	bhi.n	800ac46 <_scanf_float+0x2f2>
 800abfa:	2d02      	cmp	r5, #2
 800abfc:	d836      	bhi.n	800ac6c <_scanf_float+0x318>
 800abfe:	455e      	cmp	r6, fp
 800ac00:	f67f aee8 	bls.w	800a9d4 <_scanf_float+0x80>
 800ac04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac08:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac0c:	463a      	mov	r2, r7
 800ac0e:	4640      	mov	r0, r8
 800ac10:	4798      	blx	r3
 800ac12:	6923      	ldr	r3, [r4, #16]
 800ac14:	3b01      	subs	r3, #1
 800ac16:	6123      	str	r3, [r4, #16]
 800ac18:	e7f1      	b.n	800abfe <_scanf_float+0x2aa>
 800ac1a:	9802      	ldr	r0, [sp, #8]
 800ac1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac20:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ac24:	9002      	str	r0, [sp, #8]
 800ac26:	463a      	mov	r2, r7
 800ac28:	4640      	mov	r0, r8
 800ac2a:	4798      	blx	r3
 800ac2c:	6923      	ldr	r3, [r4, #16]
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	6123      	str	r3, [r4, #16]
 800ac32:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac36:	fa5f fa8a 	uxtb.w	sl, sl
 800ac3a:	f1ba 0f02 	cmp.w	sl, #2
 800ac3e:	d1ec      	bne.n	800ac1a <_scanf_float+0x2c6>
 800ac40:	3d03      	subs	r5, #3
 800ac42:	b2ed      	uxtb	r5, r5
 800ac44:	1b76      	subs	r6, r6, r5
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	05da      	lsls	r2, r3, #23
 800ac4a:	d52f      	bpl.n	800acac <_scanf_float+0x358>
 800ac4c:	055b      	lsls	r3, r3, #21
 800ac4e:	d510      	bpl.n	800ac72 <_scanf_float+0x31e>
 800ac50:	455e      	cmp	r6, fp
 800ac52:	f67f aebf 	bls.w	800a9d4 <_scanf_float+0x80>
 800ac56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac5e:	463a      	mov	r2, r7
 800ac60:	4640      	mov	r0, r8
 800ac62:	4798      	blx	r3
 800ac64:	6923      	ldr	r3, [r4, #16]
 800ac66:	3b01      	subs	r3, #1
 800ac68:	6123      	str	r3, [r4, #16]
 800ac6a:	e7f1      	b.n	800ac50 <_scanf_float+0x2fc>
 800ac6c:	46aa      	mov	sl, r5
 800ac6e:	9602      	str	r6, [sp, #8]
 800ac70:	e7df      	b.n	800ac32 <_scanf_float+0x2de>
 800ac72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ac76:	6923      	ldr	r3, [r4, #16]
 800ac78:	2965      	cmp	r1, #101	; 0x65
 800ac7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac7e:	f106 35ff 	add.w	r5, r6, #4294967295
 800ac82:	6123      	str	r3, [r4, #16]
 800ac84:	d00c      	beq.n	800aca0 <_scanf_float+0x34c>
 800ac86:	2945      	cmp	r1, #69	; 0x45
 800ac88:	d00a      	beq.n	800aca0 <_scanf_float+0x34c>
 800ac8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac8e:	463a      	mov	r2, r7
 800ac90:	4640      	mov	r0, r8
 800ac92:	4798      	blx	r3
 800ac94:	6923      	ldr	r3, [r4, #16]
 800ac96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	1eb5      	subs	r5, r6, #2
 800ac9e:	6123      	str	r3, [r4, #16]
 800aca0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aca4:	463a      	mov	r2, r7
 800aca6:	4640      	mov	r0, r8
 800aca8:	4798      	blx	r3
 800acaa:	462e      	mov	r6, r5
 800acac:	6825      	ldr	r5, [r4, #0]
 800acae:	f015 0510 	ands.w	r5, r5, #16
 800acb2:	d14d      	bne.n	800ad50 <_scanf_float+0x3fc>
 800acb4:	7035      	strb	r5, [r6, #0]
 800acb6:	6823      	ldr	r3, [r4, #0]
 800acb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800acbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acc0:	d11a      	bne.n	800acf8 <_scanf_float+0x3a4>
 800acc2:	9b01      	ldr	r3, [sp, #4]
 800acc4:	454b      	cmp	r3, r9
 800acc6:	eba3 0209 	sub.w	r2, r3, r9
 800acca:	d122      	bne.n	800ad12 <_scanf_float+0x3be>
 800accc:	2200      	movs	r2, #0
 800acce:	4659      	mov	r1, fp
 800acd0:	4640      	mov	r0, r8
 800acd2:	f002 fc93 	bl	800d5fc <_strtod_r>
 800acd6:	9b03      	ldr	r3, [sp, #12]
 800acd8:	6821      	ldr	r1, [r4, #0]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f011 0f02 	tst.w	r1, #2
 800ace0:	f103 0204 	add.w	r2, r3, #4
 800ace4:	d020      	beq.n	800ad28 <_scanf_float+0x3d4>
 800ace6:	9903      	ldr	r1, [sp, #12]
 800ace8:	600a      	str	r2, [r1, #0]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	ed83 0b00 	vstr	d0, [r3]
 800acf0:	68e3      	ldr	r3, [r4, #12]
 800acf2:	3301      	adds	r3, #1
 800acf4:	60e3      	str	r3, [r4, #12]
 800acf6:	e66e      	b.n	800a9d6 <_scanf_float+0x82>
 800acf8:	9b04      	ldr	r3, [sp, #16]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d0e6      	beq.n	800accc <_scanf_float+0x378>
 800acfe:	9905      	ldr	r1, [sp, #20]
 800ad00:	230a      	movs	r3, #10
 800ad02:	462a      	mov	r2, r5
 800ad04:	3101      	adds	r1, #1
 800ad06:	4640      	mov	r0, r8
 800ad08:	f7ff f9dc 	bl	800a0c4 <_strtol_r>
 800ad0c:	9b04      	ldr	r3, [sp, #16]
 800ad0e:	9e05      	ldr	r6, [sp, #20]
 800ad10:	1ac2      	subs	r2, r0, r3
 800ad12:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ad16:	429e      	cmp	r6, r3
 800ad18:	bf28      	it	cs
 800ad1a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800ad1e:	490d      	ldr	r1, [pc, #52]	; (800ad54 <_scanf_float+0x400>)
 800ad20:	4630      	mov	r0, r6
 800ad22:	f000 f9f9 	bl	800b118 <siprintf>
 800ad26:	e7d1      	b.n	800accc <_scanf_float+0x378>
 800ad28:	f011 0f04 	tst.w	r1, #4
 800ad2c:	9903      	ldr	r1, [sp, #12]
 800ad2e:	600a      	str	r2, [r1, #0]
 800ad30:	d1db      	bne.n	800acea <_scanf_float+0x396>
 800ad32:	eeb4 0b40 	vcmp.f64	d0, d0
 800ad36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad3a:	681e      	ldr	r6, [r3, #0]
 800ad3c:	d705      	bvc.n	800ad4a <_scanf_float+0x3f6>
 800ad3e:	4806      	ldr	r0, [pc, #24]	; (800ad58 <_scanf_float+0x404>)
 800ad40:	f000 fb9e 	bl	800b480 <nanf>
 800ad44:	ed86 0a00 	vstr	s0, [r6]
 800ad48:	e7d2      	b.n	800acf0 <_scanf_float+0x39c>
 800ad4a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ad4e:	e7f9      	b.n	800ad44 <_scanf_float+0x3f0>
 800ad50:	2500      	movs	r5, #0
 800ad52:	e640      	b.n	800a9d6 <_scanf_float+0x82>
 800ad54:	080166dd 	.word	0x080166dd
 800ad58:	0801696c 	.word	0x0801696c

0800ad5c <std>:
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	b510      	push	{r4, lr}
 800ad60:	4604      	mov	r4, r0
 800ad62:	e9c0 3300 	strd	r3, r3, [r0]
 800ad66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad6a:	6083      	str	r3, [r0, #8]
 800ad6c:	8181      	strh	r1, [r0, #12]
 800ad6e:	6643      	str	r3, [r0, #100]	; 0x64
 800ad70:	81c2      	strh	r2, [r0, #14]
 800ad72:	6183      	str	r3, [r0, #24]
 800ad74:	4619      	mov	r1, r3
 800ad76:	2208      	movs	r2, #8
 800ad78:	305c      	adds	r0, #92	; 0x5c
 800ad7a:	f000 fac5 	bl	800b308 <memset>
 800ad7e:	4b0d      	ldr	r3, [pc, #52]	; (800adb4 <std+0x58>)
 800ad80:	6263      	str	r3, [r4, #36]	; 0x24
 800ad82:	4b0d      	ldr	r3, [pc, #52]	; (800adb8 <std+0x5c>)
 800ad84:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad86:	4b0d      	ldr	r3, [pc, #52]	; (800adbc <std+0x60>)
 800ad88:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad8a:	4b0d      	ldr	r3, [pc, #52]	; (800adc0 <std+0x64>)
 800ad8c:	6323      	str	r3, [r4, #48]	; 0x30
 800ad8e:	4b0d      	ldr	r3, [pc, #52]	; (800adc4 <std+0x68>)
 800ad90:	6224      	str	r4, [r4, #32]
 800ad92:	429c      	cmp	r4, r3
 800ad94:	d006      	beq.n	800ada4 <std+0x48>
 800ad96:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ad9a:	4294      	cmp	r4, r2
 800ad9c:	d002      	beq.n	800ada4 <std+0x48>
 800ad9e:	33d0      	adds	r3, #208	; 0xd0
 800ada0:	429c      	cmp	r4, r3
 800ada2:	d105      	bne.n	800adb0 <std+0x54>
 800ada4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ada8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adac:	f000 bb4e 	b.w	800b44c <__retarget_lock_init_recursive>
 800adb0:	bd10      	pop	{r4, pc}
 800adb2:	bf00      	nop
 800adb4:	0800b159 	.word	0x0800b159
 800adb8:	0800b17b 	.word	0x0800b17b
 800adbc:	0800b1b3 	.word	0x0800b1b3
 800adc0:	0800b1d7 	.word	0x0800b1d7
 800adc4:	2000318c 	.word	0x2000318c

0800adc8 <stdio_exit_handler>:
 800adc8:	4a02      	ldr	r2, [pc, #8]	; (800add4 <stdio_exit_handler+0xc>)
 800adca:	4903      	ldr	r1, [pc, #12]	; (800add8 <stdio_exit_handler+0x10>)
 800adcc:	4803      	ldr	r0, [pc, #12]	; (800addc <stdio_exit_handler+0x14>)
 800adce:	f000 b869 	b.w	800aea4 <_fwalk_sglue>
 800add2:	bf00      	nop
 800add4:	2000000c 	.word	0x2000000c
 800add8:	0800dc4d 	.word	0x0800dc4d
 800addc:	20000018 	.word	0x20000018

0800ade0 <cleanup_stdio>:
 800ade0:	6841      	ldr	r1, [r0, #4]
 800ade2:	4b0c      	ldr	r3, [pc, #48]	; (800ae14 <cleanup_stdio+0x34>)
 800ade4:	4299      	cmp	r1, r3
 800ade6:	b510      	push	{r4, lr}
 800ade8:	4604      	mov	r4, r0
 800adea:	d001      	beq.n	800adf0 <cleanup_stdio+0x10>
 800adec:	f002 ff2e 	bl	800dc4c <_fflush_r>
 800adf0:	68a1      	ldr	r1, [r4, #8]
 800adf2:	4b09      	ldr	r3, [pc, #36]	; (800ae18 <cleanup_stdio+0x38>)
 800adf4:	4299      	cmp	r1, r3
 800adf6:	d002      	beq.n	800adfe <cleanup_stdio+0x1e>
 800adf8:	4620      	mov	r0, r4
 800adfa:	f002 ff27 	bl	800dc4c <_fflush_r>
 800adfe:	68e1      	ldr	r1, [r4, #12]
 800ae00:	4b06      	ldr	r3, [pc, #24]	; (800ae1c <cleanup_stdio+0x3c>)
 800ae02:	4299      	cmp	r1, r3
 800ae04:	d004      	beq.n	800ae10 <cleanup_stdio+0x30>
 800ae06:	4620      	mov	r0, r4
 800ae08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae0c:	f002 bf1e 	b.w	800dc4c <_fflush_r>
 800ae10:	bd10      	pop	{r4, pc}
 800ae12:	bf00      	nop
 800ae14:	2000318c 	.word	0x2000318c
 800ae18:	200031f4 	.word	0x200031f4
 800ae1c:	2000325c 	.word	0x2000325c

0800ae20 <global_stdio_init.part.0>:
 800ae20:	b510      	push	{r4, lr}
 800ae22:	4b0b      	ldr	r3, [pc, #44]	; (800ae50 <global_stdio_init.part.0+0x30>)
 800ae24:	4c0b      	ldr	r4, [pc, #44]	; (800ae54 <global_stdio_init.part.0+0x34>)
 800ae26:	4a0c      	ldr	r2, [pc, #48]	; (800ae58 <global_stdio_init.part.0+0x38>)
 800ae28:	601a      	str	r2, [r3, #0]
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	2104      	movs	r1, #4
 800ae30:	f7ff ff94 	bl	800ad5c <std>
 800ae34:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ae38:	2201      	movs	r2, #1
 800ae3a:	2109      	movs	r1, #9
 800ae3c:	f7ff ff8e 	bl	800ad5c <std>
 800ae40:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ae44:	2202      	movs	r2, #2
 800ae46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae4a:	2112      	movs	r1, #18
 800ae4c:	f7ff bf86 	b.w	800ad5c <std>
 800ae50:	200032c4 	.word	0x200032c4
 800ae54:	2000318c 	.word	0x2000318c
 800ae58:	0800adc9 	.word	0x0800adc9

0800ae5c <__sfp_lock_acquire>:
 800ae5c:	4801      	ldr	r0, [pc, #4]	; (800ae64 <__sfp_lock_acquire+0x8>)
 800ae5e:	f000 baf6 	b.w	800b44e <__retarget_lock_acquire_recursive>
 800ae62:	bf00      	nop
 800ae64:	200032cd 	.word	0x200032cd

0800ae68 <__sfp_lock_release>:
 800ae68:	4801      	ldr	r0, [pc, #4]	; (800ae70 <__sfp_lock_release+0x8>)
 800ae6a:	f000 baf1 	b.w	800b450 <__retarget_lock_release_recursive>
 800ae6e:	bf00      	nop
 800ae70:	200032cd 	.word	0x200032cd

0800ae74 <__sinit>:
 800ae74:	b510      	push	{r4, lr}
 800ae76:	4604      	mov	r4, r0
 800ae78:	f7ff fff0 	bl	800ae5c <__sfp_lock_acquire>
 800ae7c:	6a23      	ldr	r3, [r4, #32]
 800ae7e:	b11b      	cbz	r3, 800ae88 <__sinit+0x14>
 800ae80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae84:	f7ff bff0 	b.w	800ae68 <__sfp_lock_release>
 800ae88:	4b04      	ldr	r3, [pc, #16]	; (800ae9c <__sinit+0x28>)
 800ae8a:	6223      	str	r3, [r4, #32]
 800ae8c:	4b04      	ldr	r3, [pc, #16]	; (800aea0 <__sinit+0x2c>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d1f5      	bne.n	800ae80 <__sinit+0xc>
 800ae94:	f7ff ffc4 	bl	800ae20 <global_stdio_init.part.0>
 800ae98:	e7f2      	b.n	800ae80 <__sinit+0xc>
 800ae9a:	bf00      	nop
 800ae9c:	0800ade1 	.word	0x0800ade1
 800aea0:	200032c4 	.word	0x200032c4

0800aea4 <_fwalk_sglue>:
 800aea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aea8:	4607      	mov	r7, r0
 800aeaa:	4688      	mov	r8, r1
 800aeac:	4614      	mov	r4, r2
 800aeae:	2600      	movs	r6, #0
 800aeb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aeb4:	f1b9 0901 	subs.w	r9, r9, #1
 800aeb8:	d505      	bpl.n	800aec6 <_fwalk_sglue+0x22>
 800aeba:	6824      	ldr	r4, [r4, #0]
 800aebc:	2c00      	cmp	r4, #0
 800aebe:	d1f7      	bne.n	800aeb0 <_fwalk_sglue+0xc>
 800aec0:	4630      	mov	r0, r6
 800aec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aec6:	89ab      	ldrh	r3, [r5, #12]
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d907      	bls.n	800aedc <_fwalk_sglue+0x38>
 800aecc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aed0:	3301      	adds	r3, #1
 800aed2:	d003      	beq.n	800aedc <_fwalk_sglue+0x38>
 800aed4:	4629      	mov	r1, r5
 800aed6:	4638      	mov	r0, r7
 800aed8:	47c0      	blx	r8
 800aeda:	4306      	orrs	r6, r0
 800aedc:	3568      	adds	r5, #104	; 0x68
 800aede:	e7e9      	b.n	800aeb4 <_fwalk_sglue+0x10>

0800aee0 <iprintf>:
 800aee0:	b40f      	push	{r0, r1, r2, r3}
 800aee2:	b507      	push	{r0, r1, r2, lr}
 800aee4:	4906      	ldr	r1, [pc, #24]	; (800af00 <iprintf+0x20>)
 800aee6:	ab04      	add	r3, sp, #16
 800aee8:	6808      	ldr	r0, [r1, #0]
 800aeea:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeee:	6881      	ldr	r1, [r0, #8]
 800aef0:	9301      	str	r3, [sp, #4]
 800aef2:	f002 fd0b 	bl	800d90c <_vfiprintf_r>
 800aef6:	b003      	add	sp, #12
 800aef8:	f85d eb04 	ldr.w	lr, [sp], #4
 800aefc:	b004      	add	sp, #16
 800aefe:	4770      	bx	lr
 800af00:	20000064 	.word	0x20000064

0800af04 <_puts_r>:
 800af04:	6a03      	ldr	r3, [r0, #32]
 800af06:	b570      	push	{r4, r5, r6, lr}
 800af08:	6884      	ldr	r4, [r0, #8]
 800af0a:	4605      	mov	r5, r0
 800af0c:	460e      	mov	r6, r1
 800af0e:	b90b      	cbnz	r3, 800af14 <_puts_r+0x10>
 800af10:	f7ff ffb0 	bl	800ae74 <__sinit>
 800af14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af16:	07db      	lsls	r3, r3, #31
 800af18:	d405      	bmi.n	800af26 <_puts_r+0x22>
 800af1a:	89a3      	ldrh	r3, [r4, #12]
 800af1c:	0598      	lsls	r0, r3, #22
 800af1e:	d402      	bmi.n	800af26 <_puts_r+0x22>
 800af20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af22:	f000 fa94 	bl	800b44e <__retarget_lock_acquire_recursive>
 800af26:	89a3      	ldrh	r3, [r4, #12]
 800af28:	0719      	lsls	r1, r3, #28
 800af2a:	d513      	bpl.n	800af54 <_puts_r+0x50>
 800af2c:	6923      	ldr	r3, [r4, #16]
 800af2e:	b18b      	cbz	r3, 800af54 <_puts_r+0x50>
 800af30:	3e01      	subs	r6, #1
 800af32:	68a3      	ldr	r3, [r4, #8]
 800af34:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af38:	3b01      	subs	r3, #1
 800af3a:	60a3      	str	r3, [r4, #8]
 800af3c:	b9e9      	cbnz	r1, 800af7a <_puts_r+0x76>
 800af3e:	2b00      	cmp	r3, #0
 800af40:	da2e      	bge.n	800afa0 <_puts_r+0x9c>
 800af42:	4622      	mov	r2, r4
 800af44:	210a      	movs	r1, #10
 800af46:	4628      	mov	r0, r5
 800af48:	f000 f949 	bl	800b1de <__swbuf_r>
 800af4c:	3001      	adds	r0, #1
 800af4e:	d007      	beq.n	800af60 <_puts_r+0x5c>
 800af50:	250a      	movs	r5, #10
 800af52:	e007      	b.n	800af64 <_puts_r+0x60>
 800af54:	4621      	mov	r1, r4
 800af56:	4628      	mov	r0, r5
 800af58:	f000 f97e 	bl	800b258 <__swsetup_r>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d0e7      	beq.n	800af30 <_puts_r+0x2c>
 800af60:	f04f 35ff 	mov.w	r5, #4294967295
 800af64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af66:	07da      	lsls	r2, r3, #31
 800af68:	d405      	bmi.n	800af76 <_puts_r+0x72>
 800af6a:	89a3      	ldrh	r3, [r4, #12]
 800af6c:	059b      	lsls	r3, r3, #22
 800af6e:	d402      	bmi.n	800af76 <_puts_r+0x72>
 800af70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af72:	f000 fa6d 	bl	800b450 <__retarget_lock_release_recursive>
 800af76:	4628      	mov	r0, r5
 800af78:	bd70      	pop	{r4, r5, r6, pc}
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	da04      	bge.n	800af88 <_puts_r+0x84>
 800af7e:	69a2      	ldr	r2, [r4, #24]
 800af80:	429a      	cmp	r2, r3
 800af82:	dc06      	bgt.n	800af92 <_puts_r+0x8e>
 800af84:	290a      	cmp	r1, #10
 800af86:	d004      	beq.n	800af92 <_puts_r+0x8e>
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	1c5a      	adds	r2, r3, #1
 800af8c:	6022      	str	r2, [r4, #0]
 800af8e:	7019      	strb	r1, [r3, #0]
 800af90:	e7cf      	b.n	800af32 <_puts_r+0x2e>
 800af92:	4622      	mov	r2, r4
 800af94:	4628      	mov	r0, r5
 800af96:	f000 f922 	bl	800b1de <__swbuf_r>
 800af9a:	3001      	adds	r0, #1
 800af9c:	d1c9      	bne.n	800af32 <_puts_r+0x2e>
 800af9e:	e7df      	b.n	800af60 <_puts_r+0x5c>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	250a      	movs	r5, #10
 800afa4:	1c5a      	adds	r2, r3, #1
 800afa6:	6022      	str	r2, [r4, #0]
 800afa8:	701d      	strb	r5, [r3, #0]
 800afaa:	e7db      	b.n	800af64 <_puts_r+0x60>

0800afac <puts>:
 800afac:	4b02      	ldr	r3, [pc, #8]	; (800afb8 <puts+0xc>)
 800afae:	4601      	mov	r1, r0
 800afb0:	6818      	ldr	r0, [r3, #0]
 800afb2:	f7ff bfa7 	b.w	800af04 <_puts_r>
 800afb6:	bf00      	nop
 800afb8:	20000064 	.word	0x20000064

0800afbc <setvbuf>:
 800afbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800afc0:	461d      	mov	r5, r3
 800afc2:	4b54      	ldr	r3, [pc, #336]	; (800b114 <setvbuf+0x158>)
 800afc4:	681f      	ldr	r7, [r3, #0]
 800afc6:	4604      	mov	r4, r0
 800afc8:	460e      	mov	r6, r1
 800afca:	4690      	mov	r8, r2
 800afcc:	b127      	cbz	r7, 800afd8 <setvbuf+0x1c>
 800afce:	6a3b      	ldr	r3, [r7, #32]
 800afd0:	b913      	cbnz	r3, 800afd8 <setvbuf+0x1c>
 800afd2:	4638      	mov	r0, r7
 800afd4:	f7ff ff4e 	bl	800ae74 <__sinit>
 800afd8:	f1b8 0f02 	cmp.w	r8, #2
 800afdc:	d006      	beq.n	800afec <setvbuf+0x30>
 800afde:	f1b8 0f01 	cmp.w	r8, #1
 800afe2:	f200 8094 	bhi.w	800b10e <setvbuf+0x152>
 800afe6:	2d00      	cmp	r5, #0
 800afe8:	f2c0 8091 	blt.w	800b10e <setvbuf+0x152>
 800afec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afee:	07da      	lsls	r2, r3, #31
 800aff0:	d405      	bmi.n	800affe <setvbuf+0x42>
 800aff2:	89a3      	ldrh	r3, [r4, #12]
 800aff4:	059b      	lsls	r3, r3, #22
 800aff6:	d402      	bmi.n	800affe <setvbuf+0x42>
 800aff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800affa:	f000 fa28 	bl	800b44e <__retarget_lock_acquire_recursive>
 800affe:	4621      	mov	r1, r4
 800b000:	4638      	mov	r0, r7
 800b002:	f002 fe23 	bl	800dc4c <_fflush_r>
 800b006:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b008:	b141      	cbz	r1, 800b01c <setvbuf+0x60>
 800b00a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b00e:	4299      	cmp	r1, r3
 800b010:	d002      	beq.n	800b018 <setvbuf+0x5c>
 800b012:	4638      	mov	r0, r7
 800b014:	f001 f830 	bl	800c078 <_free_r>
 800b018:	2300      	movs	r3, #0
 800b01a:	6363      	str	r3, [r4, #52]	; 0x34
 800b01c:	2300      	movs	r3, #0
 800b01e:	61a3      	str	r3, [r4, #24]
 800b020:	6063      	str	r3, [r4, #4]
 800b022:	89a3      	ldrh	r3, [r4, #12]
 800b024:	0618      	lsls	r0, r3, #24
 800b026:	d503      	bpl.n	800b030 <setvbuf+0x74>
 800b028:	6921      	ldr	r1, [r4, #16]
 800b02a:	4638      	mov	r0, r7
 800b02c:	f001 f824 	bl	800c078 <_free_r>
 800b030:	89a3      	ldrh	r3, [r4, #12]
 800b032:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b036:	f023 0303 	bic.w	r3, r3, #3
 800b03a:	f1b8 0f02 	cmp.w	r8, #2
 800b03e:	81a3      	strh	r3, [r4, #12]
 800b040:	d05f      	beq.n	800b102 <setvbuf+0x146>
 800b042:	ab01      	add	r3, sp, #4
 800b044:	466a      	mov	r2, sp
 800b046:	4621      	mov	r1, r4
 800b048:	4638      	mov	r0, r7
 800b04a:	f002 fe27 	bl	800dc9c <__swhatbuf_r>
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	4318      	orrs	r0, r3
 800b052:	81a0      	strh	r0, [r4, #12]
 800b054:	bb2d      	cbnz	r5, 800b0a2 <setvbuf+0xe6>
 800b056:	9d00      	ldr	r5, [sp, #0]
 800b058:	4628      	mov	r0, r5
 800b05a:	f7fe fef5 	bl	8009e48 <malloc>
 800b05e:	4606      	mov	r6, r0
 800b060:	2800      	cmp	r0, #0
 800b062:	d150      	bne.n	800b106 <setvbuf+0x14a>
 800b064:	f8dd 9000 	ldr.w	r9, [sp]
 800b068:	45a9      	cmp	r9, r5
 800b06a:	d13e      	bne.n	800b0ea <setvbuf+0x12e>
 800b06c:	f04f 35ff 	mov.w	r5, #4294967295
 800b070:	2200      	movs	r2, #0
 800b072:	60a2      	str	r2, [r4, #8]
 800b074:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	6122      	str	r2, [r4, #16]
 800b07c:	2201      	movs	r2, #1
 800b07e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b082:	6162      	str	r2, [r4, #20]
 800b084:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b086:	f043 0302 	orr.w	r3, r3, #2
 800b08a:	07d1      	lsls	r1, r2, #31
 800b08c:	81a3      	strh	r3, [r4, #12]
 800b08e:	d404      	bmi.n	800b09a <setvbuf+0xde>
 800b090:	059b      	lsls	r3, r3, #22
 800b092:	d402      	bmi.n	800b09a <setvbuf+0xde>
 800b094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b096:	f000 f9db 	bl	800b450 <__retarget_lock_release_recursive>
 800b09a:	4628      	mov	r0, r5
 800b09c:	b003      	add	sp, #12
 800b09e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0a2:	2e00      	cmp	r6, #0
 800b0a4:	d0d8      	beq.n	800b058 <setvbuf+0x9c>
 800b0a6:	6a3b      	ldr	r3, [r7, #32]
 800b0a8:	b913      	cbnz	r3, 800b0b0 <setvbuf+0xf4>
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	f7ff fee2 	bl	800ae74 <__sinit>
 800b0b0:	f1b8 0f01 	cmp.w	r8, #1
 800b0b4:	bf08      	it	eq
 800b0b6:	89a3      	ldrheq	r3, [r4, #12]
 800b0b8:	6026      	str	r6, [r4, #0]
 800b0ba:	bf04      	itt	eq
 800b0bc:	f043 0301 	orreq.w	r3, r3, #1
 800b0c0:	81a3      	strheq	r3, [r4, #12]
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	f013 0208 	ands.w	r2, r3, #8
 800b0c8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b0cc:	d01d      	beq.n	800b10a <setvbuf+0x14e>
 800b0ce:	07da      	lsls	r2, r3, #31
 800b0d0:	bf41      	itttt	mi
 800b0d2:	2200      	movmi	r2, #0
 800b0d4:	426d      	negmi	r5, r5
 800b0d6:	60a2      	strmi	r2, [r4, #8]
 800b0d8:	61a5      	strmi	r5, [r4, #24]
 800b0da:	bf58      	it	pl
 800b0dc:	60a5      	strpl	r5, [r4, #8]
 800b0de:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b0e0:	f015 0501 	ands.w	r5, r5, #1
 800b0e4:	d0d4      	beq.n	800b090 <setvbuf+0xd4>
 800b0e6:	2500      	movs	r5, #0
 800b0e8:	e7d7      	b.n	800b09a <setvbuf+0xde>
 800b0ea:	4648      	mov	r0, r9
 800b0ec:	f7fe feac 	bl	8009e48 <malloc>
 800b0f0:	4606      	mov	r6, r0
 800b0f2:	2800      	cmp	r0, #0
 800b0f4:	d0ba      	beq.n	800b06c <setvbuf+0xb0>
 800b0f6:	89a3      	ldrh	r3, [r4, #12]
 800b0f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0fc:	81a3      	strh	r3, [r4, #12]
 800b0fe:	464d      	mov	r5, r9
 800b100:	e7d1      	b.n	800b0a6 <setvbuf+0xea>
 800b102:	2500      	movs	r5, #0
 800b104:	e7b4      	b.n	800b070 <setvbuf+0xb4>
 800b106:	46a9      	mov	r9, r5
 800b108:	e7f5      	b.n	800b0f6 <setvbuf+0x13a>
 800b10a:	60a2      	str	r2, [r4, #8]
 800b10c:	e7e7      	b.n	800b0de <setvbuf+0x122>
 800b10e:	f04f 35ff 	mov.w	r5, #4294967295
 800b112:	e7c2      	b.n	800b09a <setvbuf+0xde>
 800b114:	20000064 	.word	0x20000064

0800b118 <siprintf>:
 800b118:	b40e      	push	{r1, r2, r3}
 800b11a:	b500      	push	{lr}
 800b11c:	b09c      	sub	sp, #112	; 0x70
 800b11e:	ab1d      	add	r3, sp, #116	; 0x74
 800b120:	9002      	str	r0, [sp, #8]
 800b122:	9006      	str	r0, [sp, #24]
 800b124:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b128:	4809      	ldr	r0, [pc, #36]	; (800b150 <siprintf+0x38>)
 800b12a:	9107      	str	r1, [sp, #28]
 800b12c:	9104      	str	r1, [sp, #16]
 800b12e:	4909      	ldr	r1, [pc, #36]	; (800b154 <siprintf+0x3c>)
 800b130:	f853 2b04 	ldr.w	r2, [r3], #4
 800b134:	9105      	str	r1, [sp, #20]
 800b136:	6800      	ldr	r0, [r0, #0]
 800b138:	9301      	str	r3, [sp, #4]
 800b13a:	a902      	add	r1, sp, #8
 800b13c:	f002 fabe 	bl	800d6bc <_svfiprintf_r>
 800b140:	9b02      	ldr	r3, [sp, #8]
 800b142:	2200      	movs	r2, #0
 800b144:	701a      	strb	r2, [r3, #0]
 800b146:	b01c      	add	sp, #112	; 0x70
 800b148:	f85d eb04 	ldr.w	lr, [sp], #4
 800b14c:	b003      	add	sp, #12
 800b14e:	4770      	bx	lr
 800b150:	20000064 	.word	0x20000064
 800b154:	ffff0208 	.word	0xffff0208

0800b158 <__sread>:
 800b158:	b510      	push	{r4, lr}
 800b15a:	460c      	mov	r4, r1
 800b15c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b160:	f000 f916 	bl	800b390 <_read_r>
 800b164:	2800      	cmp	r0, #0
 800b166:	bfab      	itete	ge
 800b168:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b16a:	89a3      	ldrhlt	r3, [r4, #12]
 800b16c:	181b      	addge	r3, r3, r0
 800b16e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b172:	bfac      	ite	ge
 800b174:	6563      	strge	r3, [r4, #84]	; 0x54
 800b176:	81a3      	strhlt	r3, [r4, #12]
 800b178:	bd10      	pop	{r4, pc}

0800b17a <__swrite>:
 800b17a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b17e:	461f      	mov	r7, r3
 800b180:	898b      	ldrh	r3, [r1, #12]
 800b182:	05db      	lsls	r3, r3, #23
 800b184:	4605      	mov	r5, r0
 800b186:	460c      	mov	r4, r1
 800b188:	4616      	mov	r6, r2
 800b18a:	d505      	bpl.n	800b198 <__swrite+0x1e>
 800b18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b190:	2302      	movs	r3, #2
 800b192:	2200      	movs	r2, #0
 800b194:	f000 f8ea 	bl	800b36c <_lseek_r>
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b19e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b1a2:	81a3      	strh	r3, [r4, #12]
 800b1a4:	4632      	mov	r2, r6
 800b1a6:	463b      	mov	r3, r7
 800b1a8:	4628      	mov	r0, r5
 800b1aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1ae:	f000 b911 	b.w	800b3d4 <_write_r>

0800b1b2 <__sseek>:
 800b1b2:	b510      	push	{r4, lr}
 800b1b4:	460c      	mov	r4, r1
 800b1b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ba:	f000 f8d7 	bl	800b36c <_lseek_r>
 800b1be:	1c43      	adds	r3, r0, #1
 800b1c0:	89a3      	ldrh	r3, [r4, #12]
 800b1c2:	bf15      	itete	ne
 800b1c4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b1c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b1ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b1ce:	81a3      	strheq	r3, [r4, #12]
 800b1d0:	bf18      	it	ne
 800b1d2:	81a3      	strhne	r3, [r4, #12]
 800b1d4:	bd10      	pop	{r4, pc}

0800b1d6 <__sclose>:
 800b1d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1da:	f000 b8b7 	b.w	800b34c <_close_r>

0800b1de <__swbuf_r>:
 800b1de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1e0:	460e      	mov	r6, r1
 800b1e2:	4614      	mov	r4, r2
 800b1e4:	4605      	mov	r5, r0
 800b1e6:	b118      	cbz	r0, 800b1f0 <__swbuf_r+0x12>
 800b1e8:	6a03      	ldr	r3, [r0, #32]
 800b1ea:	b90b      	cbnz	r3, 800b1f0 <__swbuf_r+0x12>
 800b1ec:	f7ff fe42 	bl	800ae74 <__sinit>
 800b1f0:	69a3      	ldr	r3, [r4, #24]
 800b1f2:	60a3      	str	r3, [r4, #8]
 800b1f4:	89a3      	ldrh	r3, [r4, #12]
 800b1f6:	071a      	lsls	r2, r3, #28
 800b1f8:	d525      	bpl.n	800b246 <__swbuf_r+0x68>
 800b1fa:	6923      	ldr	r3, [r4, #16]
 800b1fc:	b31b      	cbz	r3, 800b246 <__swbuf_r+0x68>
 800b1fe:	6823      	ldr	r3, [r4, #0]
 800b200:	6922      	ldr	r2, [r4, #16]
 800b202:	1a98      	subs	r0, r3, r2
 800b204:	6963      	ldr	r3, [r4, #20]
 800b206:	b2f6      	uxtb	r6, r6
 800b208:	4283      	cmp	r3, r0
 800b20a:	4637      	mov	r7, r6
 800b20c:	dc04      	bgt.n	800b218 <__swbuf_r+0x3a>
 800b20e:	4621      	mov	r1, r4
 800b210:	4628      	mov	r0, r5
 800b212:	f002 fd1b 	bl	800dc4c <_fflush_r>
 800b216:	b9e0      	cbnz	r0, 800b252 <__swbuf_r+0x74>
 800b218:	68a3      	ldr	r3, [r4, #8]
 800b21a:	3b01      	subs	r3, #1
 800b21c:	60a3      	str	r3, [r4, #8]
 800b21e:	6823      	ldr	r3, [r4, #0]
 800b220:	1c5a      	adds	r2, r3, #1
 800b222:	6022      	str	r2, [r4, #0]
 800b224:	701e      	strb	r6, [r3, #0]
 800b226:	6962      	ldr	r2, [r4, #20]
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d004      	beq.n	800b238 <__swbuf_r+0x5a>
 800b22e:	89a3      	ldrh	r3, [r4, #12]
 800b230:	07db      	lsls	r3, r3, #31
 800b232:	d506      	bpl.n	800b242 <__swbuf_r+0x64>
 800b234:	2e0a      	cmp	r6, #10
 800b236:	d104      	bne.n	800b242 <__swbuf_r+0x64>
 800b238:	4621      	mov	r1, r4
 800b23a:	4628      	mov	r0, r5
 800b23c:	f002 fd06 	bl	800dc4c <_fflush_r>
 800b240:	b938      	cbnz	r0, 800b252 <__swbuf_r+0x74>
 800b242:	4638      	mov	r0, r7
 800b244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b246:	4621      	mov	r1, r4
 800b248:	4628      	mov	r0, r5
 800b24a:	f000 f805 	bl	800b258 <__swsetup_r>
 800b24e:	2800      	cmp	r0, #0
 800b250:	d0d5      	beq.n	800b1fe <__swbuf_r+0x20>
 800b252:	f04f 37ff 	mov.w	r7, #4294967295
 800b256:	e7f4      	b.n	800b242 <__swbuf_r+0x64>

0800b258 <__swsetup_r>:
 800b258:	b538      	push	{r3, r4, r5, lr}
 800b25a:	4b2a      	ldr	r3, [pc, #168]	; (800b304 <__swsetup_r+0xac>)
 800b25c:	4605      	mov	r5, r0
 800b25e:	6818      	ldr	r0, [r3, #0]
 800b260:	460c      	mov	r4, r1
 800b262:	b118      	cbz	r0, 800b26c <__swsetup_r+0x14>
 800b264:	6a03      	ldr	r3, [r0, #32]
 800b266:	b90b      	cbnz	r3, 800b26c <__swsetup_r+0x14>
 800b268:	f7ff fe04 	bl	800ae74 <__sinit>
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b272:	0718      	lsls	r0, r3, #28
 800b274:	d422      	bmi.n	800b2bc <__swsetup_r+0x64>
 800b276:	06d9      	lsls	r1, r3, #27
 800b278:	d407      	bmi.n	800b28a <__swsetup_r+0x32>
 800b27a:	2309      	movs	r3, #9
 800b27c:	602b      	str	r3, [r5, #0]
 800b27e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b282:	81a3      	strh	r3, [r4, #12]
 800b284:	f04f 30ff 	mov.w	r0, #4294967295
 800b288:	e034      	b.n	800b2f4 <__swsetup_r+0x9c>
 800b28a:	0758      	lsls	r0, r3, #29
 800b28c:	d512      	bpl.n	800b2b4 <__swsetup_r+0x5c>
 800b28e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b290:	b141      	cbz	r1, 800b2a4 <__swsetup_r+0x4c>
 800b292:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b296:	4299      	cmp	r1, r3
 800b298:	d002      	beq.n	800b2a0 <__swsetup_r+0x48>
 800b29a:	4628      	mov	r0, r5
 800b29c:	f000 feec 	bl	800c078 <_free_r>
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	6363      	str	r3, [r4, #52]	; 0x34
 800b2a4:	89a3      	ldrh	r3, [r4, #12]
 800b2a6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b2aa:	81a3      	strh	r3, [r4, #12]
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	6063      	str	r3, [r4, #4]
 800b2b0:	6923      	ldr	r3, [r4, #16]
 800b2b2:	6023      	str	r3, [r4, #0]
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	f043 0308 	orr.w	r3, r3, #8
 800b2ba:	81a3      	strh	r3, [r4, #12]
 800b2bc:	6923      	ldr	r3, [r4, #16]
 800b2be:	b94b      	cbnz	r3, 800b2d4 <__swsetup_r+0x7c>
 800b2c0:	89a3      	ldrh	r3, [r4, #12]
 800b2c2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b2c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2ca:	d003      	beq.n	800b2d4 <__swsetup_r+0x7c>
 800b2cc:	4621      	mov	r1, r4
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	f002 fd0a 	bl	800dce8 <__smakebuf_r>
 800b2d4:	89a0      	ldrh	r0, [r4, #12]
 800b2d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2da:	f010 0301 	ands.w	r3, r0, #1
 800b2de:	d00a      	beq.n	800b2f6 <__swsetup_r+0x9e>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	60a3      	str	r3, [r4, #8]
 800b2e4:	6963      	ldr	r3, [r4, #20]
 800b2e6:	425b      	negs	r3, r3
 800b2e8:	61a3      	str	r3, [r4, #24]
 800b2ea:	6923      	ldr	r3, [r4, #16]
 800b2ec:	b943      	cbnz	r3, 800b300 <__swsetup_r+0xa8>
 800b2ee:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b2f2:	d1c4      	bne.n	800b27e <__swsetup_r+0x26>
 800b2f4:	bd38      	pop	{r3, r4, r5, pc}
 800b2f6:	0781      	lsls	r1, r0, #30
 800b2f8:	bf58      	it	pl
 800b2fa:	6963      	ldrpl	r3, [r4, #20]
 800b2fc:	60a3      	str	r3, [r4, #8]
 800b2fe:	e7f4      	b.n	800b2ea <__swsetup_r+0x92>
 800b300:	2000      	movs	r0, #0
 800b302:	e7f7      	b.n	800b2f4 <__swsetup_r+0x9c>
 800b304:	20000064 	.word	0x20000064

0800b308 <memset>:
 800b308:	4402      	add	r2, r0
 800b30a:	4603      	mov	r3, r0
 800b30c:	4293      	cmp	r3, r2
 800b30e:	d100      	bne.n	800b312 <memset+0xa>
 800b310:	4770      	bx	lr
 800b312:	f803 1b01 	strb.w	r1, [r3], #1
 800b316:	e7f9      	b.n	800b30c <memset+0x4>

0800b318 <strstr>:
 800b318:	780a      	ldrb	r2, [r1, #0]
 800b31a:	b570      	push	{r4, r5, r6, lr}
 800b31c:	b96a      	cbnz	r2, 800b33a <strstr+0x22>
 800b31e:	bd70      	pop	{r4, r5, r6, pc}
 800b320:	429a      	cmp	r2, r3
 800b322:	d109      	bne.n	800b338 <strstr+0x20>
 800b324:	460c      	mov	r4, r1
 800b326:	4605      	mov	r5, r0
 800b328:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d0f6      	beq.n	800b31e <strstr+0x6>
 800b330:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b334:	429e      	cmp	r6, r3
 800b336:	d0f7      	beq.n	800b328 <strstr+0x10>
 800b338:	3001      	adds	r0, #1
 800b33a:	7803      	ldrb	r3, [r0, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d1ef      	bne.n	800b320 <strstr+0x8>
 800b340:	4618      	mov	r0, r3
 800b342:	e7ec      	b.n	800b31e <strstr+0x6>

0800b344 <_localeconv_r>:
 800b344:	4800      	ldr	r0, [pc, #0]	; (800b348 <_localeconv_r+0x4>)
 800b346:	4770      	bx	lr
 800b348:	20000158 	.word	0x20000158

0800b34c <_close_r>:
 800b34c:	b538      	push	{r3, r4, r5, lr}
 800b34e:	4d06      	ldr	r5, [pc, #24]	; (800b368 <_close_r+0x1c>)
 800b350:	2300      	movs	r3, #0
 800b352:	4604      	mov	r4, r0
 800b354:	4608      	mov	r0, r1
 800b356:	602b      	str	r3, [r5, #0]
 800b358:	f7f6 f87e 	bl	8001458 <_close>
 800b35c:	1c43      	adds	r3, r0, #1
 800b35e:	d102      	bne.n	800b366 <_close_r+0x1a>
 800b360:	682b      	ldr	r3, [r5, #0]
 800b362:	b103      	cbz	r3, 800b366 <_close_r+0x1a>
 800b364:	6023      	str	r3, [r4, #0]
 800b366:	bd38      	pop	{r3, r4, r5, pc}
 800b368:	200032c8 	.word	0x200032c8

0800b36c <_lseek_r>:
 800b36c:	b538      	push	{r3, r4, r5, lr}
 800b36e:	4d07      	ldr	r5, [pc, #28]	; (800b38c <_lseek_r+0x20>)
 800b370:	4604      	mov	r4, r0
 800b372:	4608      	mov	r0, r1
 800b374:	4611      	mov	r1, r2
 800b376:	2200      	movs	r2, #0
 800b378:	602a      	str	r2, [r5, #0]
 800b37a:	461a      	mov	r2, r3
 800b37c:	f7f6 f883 	bl	8001486 <_lseek>
 800b380:	1c43      	adds	r3, r0, #1
 800b382:	d102      	bne.n	800b38a <_lseek_r+0x1e>
 800b384:	682b      	ldr	r3, [r5, #0]
 800b386:	b103      	cbz	r3, 800b38a <_lseek_r+0x1e>
 800b388:	6023      	str	r3, [r4, #0]
 800b38a:	bd38      	pop	{r3, r4, r5, pc}
 800b38c:	200032c8 	.word	0x200032c8

0800b390 <_read_r>:
 800b390:	b538      	push	{r3, r4, r5, lr}
 800b392:	4d07      	ldr	r5, [pc, #28]	; (800b3b0 <_read_r+0x20>)
 800b394:	4604      	mov	r4, r0
 800b396:	4608      	mov	r0, r1
 800b398:	4611      	mov	r1, r2
 800b39a:	2200      	movs	r2, #0
 800b39c:	602a      	str	r2, [r5, #0]
 800b39e:	461a      	mov	r2, r3
 800b3a0:	f7f6 f882 	bl	80014a8 <_read>
 800b3a4:	1c43      	adds	r3, r0, #1
 800b3a6:	d102      	bne.n	800b3ae <_read_r+0x1e>
 800b3a8:	682b      	ldr	r3, [r5, #0]
 800b3aa:	b103      	cbz	r3, 800b3ae <_read_r+0x1e>
 800b3ac:	6023      	str	r3, [r4, #0]
 800b3ae:	bd38      	pop	{r3, r4, r5, pc}
 800b3b0:	200032c8 	.word	0x200032c8

0800b3b4 <_sbrk_r>:
 800b3b4:	b538      	push	{r3, r4, r5, lr}
 800b3b6:	4d06      	ldr	r5, [pc, #24]	; (800b3d0 <_sbrk_r+0x1c>)
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	4608      	mov	r0, r1
 800b3be:	602b      	str	r3, [r5, #0]
 800b3c0:	f7f6 fb3c 	bl	8001a3c <_sbrk>
 800b3c4:	1c43      	adds	r3, r0, #1
 800b3c6:	d102      	bne.n	800b3ce <_sbrk_r+0x1a>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	b103      	cbz	r3, 800b3ce <_sbrk_r+0x1a>
 800b3cc:	6023      	str	r3, [r4, #0]
 800b3ce:	bd38      	pop	{r3, r4, r5, pc}
 800b3d0:	200032c8 	.word	0x200032c8

0800b3d4 <_write_r>:
 800b3d4:	b538      	push	{r3, r4, r5, lr}
 800b3d6:	4d07      	ldr	r5, [pc, #28]	; (800b3f4 <_write_r+0x20>)
 800b3d8:	4604      	mov	r4, r0
 800b3da:	4608      	mov	r0, r1
 800b3dc:	4611      	mov	r1, r2
 800b3de:	2200      	movs	r2, #0
 800b3e0:	602a      	str	r2, [r5, #0]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	f7f6 f80c 	bl	8001400 <_write>
 800b3e8:	1c43      	adds	r3, r0, #1
 800b3ea:	d102      	bne.n	800b3f2 <_write_r+0x1e>
 800b3ec:	682b      	ldr	r3, [r5, #0]
 800b3ee:	b103      	cbz	r3, 800b3f2 <_write_r+0x1e>
 800b3f0:	6023      	str	r3, [r4, #0]
 800b3f2:	bd38      	pop	{r3, r4, r5, pc}
 800b3f4:	200032c8 	.word	0x200032c8

0800b3f8 <__errno>:
 800b3f8:	4b01      	ldr	r3, [pc, #4]	; (800b400 <__errno+0x8>)
 800b3fa:	6818      	ldr	r0, [r3, #0]
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop
 800b400:	20000064 	.word	0x20000064

0800b404 <__libc_init_array>:
 800b404:	b570      	push	{r4, r5, r6, lr}
 800b406:	4d0d      	ldr	r5, [pc, #52]	; (800b43c <__libc_init_array+0x38>)
 800b408:	4c0d      	ldr	r4, [pc, #52]	; (800b440 <__libc_init_array+0x3c>)
 800b40a:	1b64      	subs	r4, r4, r5
 800b40c:	10a4      	asrs	r4, r4, #2
 800b40e:	2600      	movs	r6, #0
 800b410:	42a6      	cmp	r6, r4
 800b412:	d109      	bne.n	800b428 <__libc_init_array+0x24>
 800b414:	4d0b      	ldr	r5, [pc, #44]	; (800b444 <__libc_init_array+0x40>)
 800b416:	4c0c      	ldr	r4, [pc, #48]	; (800b448 <__libc_init_array+0x44>)
 800b418:	f003 fe04 	bl	800f024 <_init>
 800b41c:	1b64      	subs	r4, r4, r5
 800b41e:	10a4      	asrs	r4, r4, #2
 800b420:	2600      	movs	r6, #0
 800b422:	42a6      	cmp	r6, r4
 800b424:	d105      	bne.n	800b432 <__libc_init_array+0x2e>
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	f855 3b04 	ldr.w	r3, [r5], #4
 800b42c:	4798      	blx	r3
 800b42e:	3601      	adds	r6, #1
 800b430:	e7ee      	b.n	800b410 <__libc_init_array+0xc>
 800b432:	f855 3b04 	ldr.w	r3, [r5], #4
 800b436:	4798      	blx	r3
 800b438:	3601      	adds	r6, #1
 800b43a:	e7f2      	b.n	800b422 <__libc_init_array+0x1e>
 800b43c:	08018b20 	.word	0x08018b20
 800b440:	08018b20 	.word	0x08018b20
 800b444:	08018b20 	.word	0x08018b20
 800b448:	08018b24 	.word	0x08018b24

0800b44c <__retarget_lock_init_recursive>:
 800b44c:	4770      	bx	lr

0800b44e <__retarget_lock_acquire_recursive>:
 800b44e:	4770      	bx	lr

0800b450 <__retarget_lock_release_recursive>:
 800b450:	4770      	bx	lr

0800b452 <strcpy>:
 800b452:	4603      	mov	r3, r0
 800b454:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b458:	f803 2b01 	strb.w	r2, [r3], #1
 800b45c:	2a00      	cmp	r2, #0
 800b45e:	d1f9      	bne.n	800b454 <strcpy+0x2>
 800b460:	4770      	bx	lr

0800b462 <memcpy>:
 800b462:	440a      	add	r2, r1
 800b464:	4291      	cmp	r1, r2
 800b466:	f100 33ff 	add.w	r3, r0, #4294967295
 800b46a:	d100      	bne.n	800b46e <memcpy+0xc>
 800b46c:	4770      	bx	lr
 800b46e:	b510      	push	{r4, lr}
 800b470:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b474:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b478:	4291      	cmp	r1, r2
 800b47a:	d1f9      	bne.n	800b470 <memcpy+0xe>
 800b47c:	bd10      	pop	{r4, pc}
	...

0800b480 <nanf>:
 800b480:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b488 <nanf+0x8>
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	7fc00000 	.word	0x7fc00000

0800b48c <quorem>:
 800b48c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b490:	6903      	ldr	r3, [r0, #16]
 800b492:	690c      	ldr	r4, [r1, #16]
 800b494:	42a3      	cmp	r3, r4
 800b496:	4607      	mov	r7, r0
 800b498:	db7e      	blt.n	800b598 <quorem+0x10c>
 800b49a:	3c01      	subs	r4, #1
 800b49c:	f101 0814 	add.w	r8, r1, #20
 800b4a0:	f100 0514 	add.w	r5, r0, #20
 800b4a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4a8:	9301      	str	r3, [sp, #4]
 800b4aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b4ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4be:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4c2:	d331      	bcc.n	800b528 <quorem+0x9c>
 800b4c4:	f04f 0e00 	mov.w	lr, #0
 800b4c8:	4640      	mov	r0, r8
 800b4ca:	46ac      	mov	ip, r5
 800b4cc:	46f2      	mov	sl, lr
 800b4ce:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4d2:	b293      	uxth	r3, r2
 800b4d4:	fb06 e303 	mla	r3, r6, r3, lr
 800b4d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4dc:	0c1a      	lsrs	r2, r3, #16
 800b4de:	b29b      	uxth	r3, r3
 800b4e0:	ebaa 0303 	sub.w	r3, sl, r3
 800b4e4:	f8dc a000 	ldr.w	sl, [ip]
 800b4e8:	fa13 f38a 	uxtah	r3, r3, sl
 800b4ec:	fb06 220e 	mla	r2, r6, lr, r2
 800b4f0:	9300      	str	r3, [sp, #0]
 800b4f2:	9b00      	ldr	r3, [sp, #0]
 800b4f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4f8:	b292      	uxth	r2, r2
 800b4fa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b4fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b502:	f8bd 3000 	ldrh.w	r3, [sp]
 800b506:	4581      	cmp	r9, r0
 800b508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b50c:	f84c 3b04 	str.w	r3, [ip], #4
 800b510:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b514:	d2db      	bcs.n	800b4ce <quorem+0x42>
 800b516:	f855 300b 	ldr.w	r3, [r5, fp]
 800b51a:	b92b      	cbnz	r3, 800b528 <quorem+0x9c>
 800b51c:	9b01      	ldr	r3, [sp, #4]
 800b51e:	3b04      	subs	r3, #4
 800b520:	429d      	cmp	r5, r3
 800b522:	461a      	mov	r2, r3
 800b524:	d32c      	bcc.n	800b580 <quorem+0xf4>
 800b526:	613c      	str	r4, [r7, #16]
 800b528:	4638      	mov	r0, r7
 800b52a:	f001 f8b7 	bl	800c69c <__mcmp>
 800b52e:	2800      	cmp	r0, #0
 800b530:	db22      	blt.n	800b578 <quorem+0xec>
 800b532:	3601      	adds	r6, #1
 800b534:	4629      	mov	r1, r5
 800b536:	2000      	movs	r0, #0
 800b538:	f858 2b04 	ldr.w	r2, [r8], #4
 800b53c:	f8d1 c000 	ldr.w	ip, [r1]
 800b540:	b293      	uxth	r3, r2
 800b542:	1ac3      	subs	r3, r0, r3
 800b544:	0c12      	lsrs	r2, r2, #16
 800b546:	fa13 f38c 	uxtah	r3, r3, ip
 800b54a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b54e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b552:	b29b      	uxth	r3, r3
 800b554:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b558:	45c1      	cmp	r9, r8
 800b55a:	f841 3b04 	str.w	r3, [r1], #4
 800b55e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b562:	d2e9      	bcs.n	800b538 <quorem+0xac>
 800b564:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b568:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b56c:	b922      	cbnz	r2, 800b578 <quorem+0xec>
 800b56e:	3b04      	subs	r3, #4
 800b570:	429d      	cmp	r5, r3
 800b572:	461a      	mov	r2, r3
 800b574:	d30a      	bcc.n	800b58c <quorem+0x100>
 800b576:	613c      	str	r4, [r7, #16]
 800b578:	4630      	mov	r0, r6
 800b57a:	b003      	add	sp, #12
 800b57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b580:	6812      	ldr	r2, [r2, #0]
 800b582:	3b04      	subs	r3, #4
 800b584:	2a00      	cmp	r2, #0
 800b586:	d1ce      	bne.n	800b526 <quorem+0x9a>
 800b588:	3c01      	subs	r4, #1
 800b58a:	e7c9      	b.n	800b520 <quorem+0x94>
 800b58c:	6812      	ldr	r2, [r2, #0]
 800b58e:	3b04      	subs	r3, #4
 800b590:	2a00      	cmp	r2, #0
 800b592:	d1f0      	bne.n	800b576 <quorem+0xea>
 800b594:	3c01      	subs	r4, #1
 800b596:	e7eb      	b.n	800b570 <quorem+0xe4>
 800b598:	2000      	movs	r0, #0
 800b59a:	e7ee      	b.n	800b57a <quorem+0xee>
 800b59c:	0000      	movs	r0, r0
	...

0800b5a0 <_dtoa_r>:
 800b5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a4:	ed2d 8b02 	vpush	{d8}
 800b5a8:	69c5      	ldr	r5, [r0, #28]
 800b5aa:	b091      	sub	sp, #68	; 0x44
 800b5ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b5b0:	ec59 8b10 	vmov	r8, r9, d0
 800b5b4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800b5b6:	9106      	str	r1, [sp, #24]
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	9208      	str	r2, [sp, #32]
 800b5bc:	930c      	str	r3, [sp, #48]	; 0x30
 800b5be:	b975      	cbnz	r5, 800b5de <_dtoa_r+0x3e>
 800b5c0:	2010      	movs	r0, #16
 800b5c2:	f7fe fc41 	bl	8009e48 <malloc>
 800b5c6:	4602      	mov	r2, r0
 800b5c8:	61f0      	str	r0, [r6, #28]
 800b5ca:	b920      	cbnz	r0, 800b5d6 <_dtoa_r+0x36>
 800b5cc:	4ba6      	ldr	r3, [pc, #664]	; (800b868 <_dtoa_r+0x2c8>)
 800b5ce:	21ef      	movs	r1, #239	; 0xef
 800b5d0:	48a6      	ldr	r0, [pc, #664]	; (800b86c <_dtoa_r+0x2cc>)
 800b5d2:	f002 fc1d 	bl	800de10 <__assert_func>
 800b5d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5da:	6005      	str	r5, [r0, #0]
 800b5dc:	60c5      	str	r5, [r0, #12]
 800b5de:	69f3      	ldr	r3, [r6, #28]
 800b5e0:	6819      	ldr	r1, [r3, #0]
 800b5e2:	b151      	cbz	r1, 800b5fa <_dtoa_r+0x5a>
 800b5e4:	685a      	ldr	r2, [r3, #4]
 800b5e6:	604a      	str	r2, [r1, #4]
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	4093      	lsls	r3, r2
 800b5ec:	608b      	str	r3, [r1, #8]
 800b5ee:	4630      	mov	r0, r6
 800b5f0:	f000 fdce 	bl	800c190 <_Bfree>
 800b5f4:	69f3      	ldr	r3, [r6, #28]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	601a      	str	r2, [r3, #0]
 800b5fa:	f1b9 0300 	subs.w	r3, r9, #0
 800b5fe:	bfbb      	ittet	lt
 800b600:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b604:	9303      	strlt	r3, [sp, #12]
 800b606:	2300      	movge	r3, #0
 800b608:	2201      	movlt	r2, #1
 800b60a:	bfac      	ite	ge
 800b60c:	6023      	strge	r3, [r4, #0]
 800b60e:	6022      	strlt	r2, [r4, #0]
 800b610:	4b97      	ldr	r3, [pc, #604]	; (800b870 <_dtoa_r+0x2d0>)
 800b612:	9c03      	ldr	r4, [sp, #12]
 800b614:	43a3      	bics	r3, r4
 800b616:	d11c      	bne.n	800b652 <_dtoa_r+0xb2>
 800b618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b61a:	f242 730f 	movw	r3, #9999	; 0x270f
 800b61e:	6013      	str	r3, [r2, #0]
 800b620:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800b624:	ea53 0308 	orrs.w	r3, r3, r8
 800b628:	f000 84fb 	beq.w	800c022 <_dtoa_r+0xa82>
 800b62c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b62e:	b963      	cbnz	r3, 800b64a <_dtoa_r+0xaa>
 800b630:	4b90      	ldr	r3, [pc, #576]	; (800b874 <_dtoa_r+0x2d4>)
 800b632:	e020      	b.n	800b676 <_dtoa_r+0xd6>
 800b634:	4b90      	ldr	r3, [pc, #576]	; (800b878 <_dtoa_r+0x2d8>)
 800b636:	9301      	str	r3, [sp, #4]
 800b638:	3308      	adds	r3, #8
 800b63a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b63c:	6013      	str	r3, [r2, #0]
 800b63e:	9801      	ldr	r0, [sp, #4]
 800b640:	b011      	add	sp, #68	; 0x44
 800b642:	ecbd 8b02 	vpop	{d8}
 800b646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b64a:	4b8a      	ldr	r3, [pc, #552]	; (800b874 <_dtoa_r+0x2d4>)
 800b64c:	9301      	str	r3, [sp, #4]
 800b64e:	3303      	adds	r3, #3
 800b650:	e7f3      	b.n	800b63a <_dtoa_r+0x9a>
 800b652:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b656:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b65e:	d10c      	bne.n	800b67a <_dtoa_r+0xda>
 800b660:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b662:	2301      	movs	r3, #1
 800b664:	6013      	str	r3, [r2, #0]
 800b666:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b668:	2b00      	cmp	r3, #0
 800b66a:	f000 84d7 	beq.w	800c01c <_dtoa_r+0xa7c>
 800b66e:	4b83      	ldr	r3, [pc, #524]	; (800b87c <_dtoa_r+0x2dc>)
 800b670:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b672:	6013      	str	r3, [r2, #0]
 800b674:	3b01      	subs	r3, #1
 800b676:	9301      	str	r3, [sp, #4]
 800b678:	e7e1      	b.n	800b63e <_dtoa_r+0x9e>
 800b67a:	aa0e      	add	r2, sp, #56	; 0x38
 800b67c:	a90f      	add	r1, sp, #60	; 0x3c
 800b67e:	4630      	mov	r0, r6
 800b680:	eeb0 0b48 	vmov.f64	d0, d8
 800b684:	f001 f920 	bl	800c8c8 <__d2b>
 800b688:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800b68c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b68e:	4605      	mov	r5, r0
 800b690:	2b00      	cmp	r3, #0
 800b692:	d046      	beq.n	800b722 <_dtoa_r+0x182>
 800b694:	eeb0 7b48 	vmov.f64	d7, d8
 800b698:	ee18 1a90 	vmov	r1, s17
 800b69c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b6a0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b6a4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b6a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	ee07 1a90 	vmov	s15, r1
 800b6b2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800b6b6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b850 <_dtoa_r+0x2b0>
 800b6ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b6be:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800b858 <_dtoa_r+0x2b8>
 800b6c2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b6c6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b860 <_dtoa_r+0x2c0>
 800b6ca:	ee07 3a90 	vmov	s15, r3
 800b6ce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b6d2:	eeb0 7b46 	vmov.f64	d7, d6
 800b6d6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b6da:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b6de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6e6:	ee16 ba90 	vmov	fp, s13
 800b6ea:	9009      	str	r0, [sp, #36]	; 0x24
 800b6ec:	d508      	bpl.n	800b700 <_dtoa_r+0x160>
 800b6ee:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b6f2:	eeb4 6b47 	vcmp.f64	d6, d7
 800b6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6fa:	bf18      	it	ne
 800b6fc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800b700:	f1bb 0f16 	cmp.w	fp, #22
 800b704:	d82b      	bhi.n	800b75e <_dtoa_r+0x1be>
 800b706:	495e      	ldr	r1, [pc, #376]	; (800b880 <_dtoa_r+0x2e0>)
 800b708:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b70c:	ed91 7b00 	vldr	d7, [r1]
 800b710:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b718:	d501      	bpl.n	800b71e <_dtoa_r+0x17e>
 800b71a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b71e:	2100      	movs	r1, #0
 800b720:	e01e      	b.n	800b760 <_dtoa_r+0x1c0>
 800b722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b724:	4413      	add	r3, r2
 800b726:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800b72a:	2920      	cmp	r1, #32
 800b72c:	bfc1      	itttt	gt
 800b72e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800b732:	408c      	lslgt	r4, r1
 800b734:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800b738:	fa28 f101 	lsrgt.w	r1, r8, r1
 800b73c:	bfd6      	itet	le
 800b73e:	f1c1 0120 	rsble	r1, r1, #32
 800b742:	4321      	orrgt	r1, r4
 800b744:	fa08 f101 	lslle.w	r1, r8, r1
 800b748:	ee07 1a90 	vmov	s15, r1
 800b74c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b750:	3b01      	subs	r3, #1
 800b752:	ee17 1a90 	vmov	r1, s15
 800b756:	2001      	movs	r0, #1
 800b758:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b75c:	e7a7      	b.n	800b6ae <_dtoa_r+0x10e>
 800b75e:	2101      	movs	r1, #1
 800b760:	1ad2      	subs	r2, r2, r3
 800b762:	1e53      	subs	r3, r2, #1
 800b764:	9305      	str	r3, [sp, #20]
 800b766:	bf45      	ittet	mi
 800b768:	f1c2 0301 	rsbmi	r3, r2, #1
 800b76c:	9304      	strmi	r3, [sp, #16]
 800b76e:	2300      	movpl	r3, #0
 800b770:	2300      	movmi	r3, #0
 800b772:	bf4c      	ite	mi
 800b774:	9305      	strmi	r3, [sp, #20]
 800b776:	9304      	strpl	r3, [sp, #16]
 800b778:	f1bb 0f00 	cmp.w	fp, #0
 800b77c:	910b      	str	r1, [sp, #44]	; 0x2c
 800b77e:	db18      	blt.n	800b7b2 <_dtoa_r+0x212>
 800b780:	9b05      	ldr	r3, [sp, #20]
 800b782:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b786:	445b      	add	r3, fp
 800b788:	9305      	str	r3, [sp, #20]
 800b78a:	2300      	movs	r3, #0
 800b78c:	9a06      	ldr	r2, [sp, #24]
 800b78e:	2a09      	cmp	r2, #9
 800b790:	d848      	bhi.n	800b824 <_dtoa_r+0x284>
 800b792:	2a05      	cmp	r2, #5
 800b794:	bfc4      	itt	gt
 800b796:	3a04      	subgt	r2, #4
 800b798:	9206      	strgt	r2, [sp, #24]
 800b79a:	9a06      	ldr	r2, [sp, #24]
 800b79c:	f1a2 0202 	sub.w	r2, r2, #2
 800b7a0:	bfcc      	ite	gt
 800b7a2:	2400      	movgt	r4, #0
 800b7a4:	2401      	movle	r4, #1
 800b7a6:	2a03      	cmp	r2, #3
 800b7a8:	d847      	bhi.n	800b83a <_dtoa_r+0x29a>
 800b7aa:	e8df f002 	tbb	[pc, r2]
 800b7ae:	2d0b      	.short	0x2d0b
 800b7b0:	392b      	.short	0x392b
 800b7b2:	9b04      	ldr	r3, [sp, #16]
 800b7b4:	2200      	movs	r2, #0
 800b7b6:	eba3 030b 	sub.w	r3, r3, fp
 800b7ba:	9304      	str	r3, [sp, #16]
 800b7bc:	920a      	str	r2, [sp, #40]	; 0x28
 800b7be:	f1cb 0300 	rsb	r3, fp, #0
 800b7c2:	e7e3      	b.n	800b78c <_dtoa_r+0x1ec>
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	9207      	str	r2, [sp, #28]
 800b7c8:	9a08      	ldr	r2, [sp, #32]
 800b7ca:	2a00      	cmp	r2, #0
 800b7cc:	dc38      	bgt.n	800b840 <_dtoa_r+0x2a0>
 800b7ce:	f04f 0a01 	mov.w	sl, #1
 800b7d2:	46d1      	mov	r9, sl
 800b7d4:	4652      	mov	r2, sl
 800b7d6:	f8cd a020 	str.w	sl, [sp, #32]
 800b7da:	69f7      	ldr	r7, [r6, #28]
 800b7dc:	2100      	movs	r1, #0
 800b7de:	2004      	movs	r0, #4
 800b7e0:	f100 0c14 	add.w	ip, r0, #20
 800b7e4:	4594      	cmp	ip, r2
 800b7e6:	d930      	bls.n	800b84a <_dtoa_r+0x2aa>
 800b7e8:	6079      	str	r1, [r7, #4]
 800b7ea:	4630      	mov	r0, r6
 800b7ec:	930d      	str	r3, [sp, #52]	; 0x34
 800b7ee:	f000 fc8f 	bl	800c110 <_Balloc>
 800b7f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7f4:	9001      	str	r0, [sp, #4]
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	d145      	bne.n	800b888 <_dtoa_r+0x2e8>
 800b7fc:	4b21      	ldr	r3, [pc, #132]	; (800b884 <_dtoa_r+0x2e4>)
 800b7fe:	f240 11af 	movw	r1, #431	; 0x1af
 800b802:	e6e5      	b.n	800b5d0 <_dtoa_r+0x30>
 800b804:	2201      	movs	r2, #1
 800b806:	e7de      	b.n	800b7c6 <_dtoa_r+0x226>
 800b808:	2200      	movs	r2, #0
 800b80a:	9207      	str	r2, [sp, #28]
 800b80c:	9a08      	ldr	r2, [sp, #32]
 800b80e:	eb0b 0a02 	add.w	sl, fp, r2
 800b812:	f10a 0901 	add.w	r9, sl, #1
 800b816:	464a      	mov	r2, r9
 800b818:	2a01      	cmp	r2, #1
 800b81a:	bfb8      	it	lt
 800b81c:	2201      	movlt	r2, #1
 800b81e:	e7dc      	b.n	800b7da <_dtoa_r+0x23a>
 800b820:	2201      	movs	r2, #1
 800b822:	e7f2      	b.n	800b80a <_dtoa_r+0x26a>
 800b824:	2401      	movs	r4, #1
 800b826:	2200      	movs	r2, #0
 800b828:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800b82c:	f04f 3aff 	mov.w	sl, #4294967295
 800b830:	2100      	movs	r1, #0
 800b832:	46d1      	mov	r9, sl
 800b834:	2212      	movs	r2, #18
 800b836:	9108      	str	r1, [sp, #32]
 800b838:	e7cf      	b.n	800b7da <_dtoa_r+0x23a>
 800b83a:	2201      	movs	r2, #1
 800b83c:	9207      	str	r2, [sp, #28]
 800b83e:	e7f5      	b.n	800b82c <_dtoa_r+0x28c>
 800b840:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b844:	46d1      	mov	r9, sl
 800b846:	4652      	mov	r2, sl
 800b848:	e7c7      	b.n	800b7da <_dtoa_r+0x23a>
 800b84a:	3101      	adds	r1, #1
 800b84c:	0040      	lsls	r0, r0, #1
 800b84e:	e7c7      	b.n	800b7e0 <_dtoa_r+0x240>
 800b850:	636f4361 	.word	0x636f4361
 800b854:	3fd287a7 	.word	0x3fd287a7
 800b858:	8b60c8b3 	.word	0x8b60c8b3
 800b85c:	3fc68a28 	.word	0x3fc68a28
 800b860:	509f79fb 	.word	0x509f79fb
 800b864:	3fd34413 	.word	0x3fd34413
 800b868:	080166ef 	.word	0x080166ef
 800b86c:	08016706 	.word	0x08016706
 800b870:	7ff00000 	.word	0x7ff00000
 800b874:	080166eb 	.word	0x080166eb
 800b878:	080166e2 	.word	0x080166e2
 800b87c:	080166ba 	.word	0x080166ba
 800b880:	080167f0 	.word	0x080167f0
 800b884:	0801675e 	.word	0x0801675e
 800b888:	69f2      	ldr	r2, [r6, #28]
 800b88a:	9901      	ldr	r1, [sp, #4]
 800b88c:	6011      	str	r1, [r2, #0]
 800b88e:	f1b9 0f0e 	cmp.w	r9, #14
 800b892:	d86c      	bhi.n	800b96e <_dtoa_r+0x3ce>
 800b894:	2c00      	cmp	r4, #0
 800b896:	d06a      	beq.n	800b96e <_dtoa_r+0x3ce>
 800b898:	f1bb 0f00 	cmp.w	fp, #0
 800b89c:	f340 80a0 	ble.w	800b9e0 <_dtoa_r+0x440>
 800b8a0:	4ac1      	ldr	r2, [pc, #772]	; (800bba8 <_dtoa_r+0x608>)
 800b8a2:	f00b 010f 	and.w	r1, fp, #15
 800b8a6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b8aa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b8ae:	ed92 7b00 	vldr	d7, [r2]
 800b8b2:	ea4f 122b 	mov.w	r2, fp, asr #4
 800b8b6:	f000 8087 	beq.w	800b9c8 <_dtoa_r+0x428>
 800b8ba:	49bc      	ldr	r1, [pc, #752]	; (800bbac <_dtoa_r+0x60c>)
 800b8bc:	ed91 6b08 	vldr	d6, [r1, #32]
 800b8c0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b8c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b8c8:	f002 020f 	and.w	r2, r2, #15
 800b8cc:	2103      	movs	r1, #3
 800b8ce:	48b7      	ldr	r0, [pc, #732]	; (800bbac <_dtoa_r+0x60c>)
 800b8d0:	2a00      	cmp	r2, #0
 800b8d2:	d17b      	bne.n	800b9cc <_dtoa_r+0x42c>
 800b8d4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b8d8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b8dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b8e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b8e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8e6:	2a00      	cmp	r2, #0
 800b8e8:	f000 80a0 	beq.w	800ba2c <_dtoa_r+0x48c>
 800b8ec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b8f0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b8f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f8:	f140 8098 	bpl.w	800ba2c <_dtoa_r+0x48c>
 800b8fc:	f1b9 0f00 	cmp.w	r9, #0
 800b900:	f000 8094 	beq.w	800ba2c <_dtoa_r+0x48c>
 800b904:	f1ba 0f00 	cmp.w	sl, #0
 800b908:	dd2f      	ble.n	800b96a <_dtoa_r+0x3ca>
 800b90a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800b90e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b912:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b916:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b91a:	3101      	adds	r1, #1
 800b91c:	4654      	mov	r4, sl
 800b91e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b922:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800b926:	ee07 1a90 	vmov	s15, r1
 800b92a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b92e:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b932:	ee15 7a90 	vmov	r7, s11
 800b936:	ec51 0b15 	vmov	r0, r1, d5
 800b93a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800b93e:	2c00      	cmp	r4, #0
 800b940:	d177      	bne.n	800ba32 <_dtoa_r+0x492>
 800b942:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b946:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b94a:	ec41 0b17 	vmov	d7, r0, r1
 800b94e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b956:	f300 826a 	bgt.w	800be2e <_dtoa_r+0x88e>
 800b95a:	eeb1 7b47 	vneg.f64	d7, d7
 800b95e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b966:	f100 8260 	bmi.w	800be2a <_dtoa_r+0x88a>
 800b96a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b96e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b970:	2a00      	cmp	r2, #0
 800b972:	f2c0 811d 	blt.w	800bbb0 <_dtoa_r+0x610>
 800b976:	f1bb 0f0e 	cmp.w	fp, #14
 800b97a:	f300 8119 	bgt.w	800bbb0 <_dtoa_r+0x610>
 800b97e:	4b8a      	ldr	r3, [pc, #552]	; (800bba8 <_dtoa_r+0x608>)
 800b980:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b984:	ed93 6b00 	vldr	d6, [r3]
 800b988:	9b08      	ldr	r3, [sp, #32]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f280 80b7 	bge.w	800bafe <_dtoa_r+0x55e>
 800b990:	f1b9 0f00 	cmp.w	r9, #0
 800b994:	f300 80b3 	bgt.w	800bafe <_dtoa_r+0x55e>
 800b998:	f040 8246 	bne.w	800be28 <_dtoa_r+0x888>
 800b99c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b9a0:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b9a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b9a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b9ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9b0:	464c      	mov	r4, r9
 800b9b2:	464f      	mov	r7, r9
 800b9b4:	f280 821c 	bge.w	800bdf0 <_dtoa_r+0x850>
 800b9b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b9bc:	2331      	movs	r3, #49	; 0x31
 800b9be:	f808 3b01 	strb.w	r3, [r8], #1
 800b9c2:	f10b 0b01 	add.w	fp, fp, #1
 800b9c6:	e218      	b.n	800bdfa <_dtoa_r+0x85a>
 800b9c8:	2102      	movs	r1, #2
 800b9ca:	e780      	b.n	800b8ce <_dtoa_r+0x32e>
 800b9cc:	07d4      	lsls	r4, r2, #31
 800b9ce:	d504      	bpl.n	800b9da <_dtoa_r+0x43a>
 800b9d0:	ed90 6b00 	vldr	d6, [r0]
 800b9d4:	3101      	adds	r1, #1
 800b9d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b9da:	1052      	asrs	r2, r2, #1
 800b9dc:	3008      	adds	r0, #8
 800b9de:	e777      	b.n	800b8d0 <_dtoa_r+0x330>
 800b9e0:	d022      	beq.n	800ba28 <_dtoa_r+0x488>
 800b9e2:	f1cb 0200 	rsb	r2, fp, #0
 800b9e6:	4970      	ldr	r1, [pc, #448]	; (800bba8 <_dtoa_r+0x608>)
 800b9e8:	f002 000f 	and.w	r0, r2, #15
 800b9ec:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b9f0:	ed91 7b00 	vldr	d7, [r1]
 800b9f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b9f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b9fc:	486b      	ldr	r0, [pc, #428]	; (800bbac <_dtoa_r+0x60c>)
 800b9fe:	1112      	asrs	r2, r2, #4
 800ba00:	2400      	movs	r4, #0
 800ba02:	2102      	movs	r1, #2
 800ba04:	b92a      	cbnz	r2, 800ba12 <_dtoa_r+0x472>
 800ba06:	2c00      	cmp	r4, #0
 800ba08:	f43f af6a 	beq.w	800b8e0 <_dtoa_r+0x340>
 800ba0c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ba10:	e766      	b.n	800b8e0 <_dtoa_r+0x340>
 800ba12:	07d7      	lsls	r7, r2, #31
 800ba14:	d505      	bpl.n	800ba22 <_dtoa_r+0x482>
 800ba16:	ed90 6b00 	vldr	d6, [r0]
 800ba1a:	3101      	adds	r1, #1
 800ba1c:	2401      	movs	r4, #1
 800ba1e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ba22:	1052      	asrs	r2, r2, #1
 800ba24:	3008      	adds	r0, #8
 800ba26:	e7ed      	b.n	800ba04 <_dtoa_r+0x464>
 800ba28:	2102      	movs	r1, #2
 800ba2a:	e759      	b.n	800b8e0 <_dtoa_r+0x340>
 800ba2c:	465a      	mov	r2, fp
 800ba2e:	464c      	mov	r4, r9
 800ba30:	e775      	b.n	800b91e <_dtoa_r+0x37e>
 800ba32:	ec41 0b17 	vmov	d7, r0, r1
 800ba36:	495c      	ldr	r1, [pc, #368]	; (800bba8 <_dtoa_r+0x608>)
 800ba38:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800ba3c:	ed11 4b02 	vldr	d4, [r1, #-8]
 800ba40:	9901      	ldr	r1, [sp, #4]
 800ba42:	440c      	add	r4, r1
 800ba44:	9907      	ldr	r1, [sp, #28]
 800ba46:	b351      	cbz	r1, 800ba9e <_dtoa_r+0x4fe>
 800ba48:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ba4c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ba50:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ba54:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ba58:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ba5c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ba60:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ba64:	ee14 1a90 	vmov	r1, s9
 800ba68:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ba6c:	3130      	adds	r1, #48	; 0x30
 800ba6e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ba72:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ba76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba7a:	f808 1b01 	strb.w	r1, [r8], #1
 800ba7e:	d439      	bmi.n	800baf4 <_dtoa_r+0x554>
 800ba80:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ba84:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ba88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba8c:	d472      	bmi.n	800bb74 <_dtoa_r+0x5d4>
 800ba8e:	45a0      	cmp	r8, r4
 800ba90:	f43f af6b 	beq.w	800b96a <_dtoa_r+0x3ca>
 800ba94:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ba98:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ba9c:	e7e0      	b.n	800ba60 <_dtoa_r+0x4c0>
 800ba9e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800baa2:	ee27 7b04 	vmul.f64	d7, d7, d4
 800baa6:	4620      	mov	r0, r4
 800baa8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800baac:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800bab0:	ee14 1a90 	vmov	r1, s9
 800bab4:	3130      	adds	r1, #48	; 0x30
 800bab6:	f808 1b01 	strb.w	r1, [r8], #1
 800baba:	45a0      	cmp	r8, r4
 800babc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800bac0:	ee36 6b45 	vsub.f64	d6, d6, d5
 800bac4:	d118      	bne.n	800baf8 <_dtoa_r+0x558>
 800bac6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800baca:	ee37 4b05 	vadd.f64	d4, d7, d5
 800bace:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800bad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bad6:	dc4d      	bgt.n	800bb74 <_dtoa_r+0x5d4>
 800bad8:	ee35 5b47 	vsub.f64	d5, d5, d7
 800badc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800bae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bae4:	f57f af41 	bpl.w	800b96a <_dtoa_r+0x3ca>
 800bae8:	4680      	mov	r8, r0
 800baea:	3801      	subs	r0, #1
 800baec:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800baf0:	2b30      	cmp	r3, #48	; 0x30
 800baf2:	d0f9      	beq.n	800bae8 <_dtoa_r+0x548>
 800baf4:	4693      	mov	fp, r2
 800baf6:	e02a      	b.n	800bb4e <_dtoa_r+0x5ae>
 800baf8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800bafc:	e7d6      	b.n	800baac <_dtoa_r+0x50c>
 800bafe:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bb02:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800bb06:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bb0a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800bb0e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800bb12:	ee15 3a10 	vmov	r3, s10
 800bb16:	3330      	adds	r3, #48	; 0x30
 800bb18:	f808 3b01 	strb.w	r3, [r8], #1
 800bb1c:	9b01      	ldr	r3, [sp, #4]
 800bb1e:	eba8 0303 	sub.w	r3, r8, r3
 800bb22:	4599      	cmp	r9, r3
 800bb24:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800bb28:	eea3 7b46 	vfms.f64	d7, d3, d6
 800bb2c:	d133      	bne.n	800bb96 <_dtoa_r+0x5f6>
 800bb2e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800bb32:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bb36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb3a:	dc1a      	bgt.n	800bb72 <_dtoa_r+0x5d2>
 800bb3c:	eeb4 7b46 	vcmp.f64	d7, d6
 800bb40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb44:	d103      	bne.n	800bb4e <_dtoa_r+0x5ae>
 800bb46:	ee15 3a10 	vmov	r3, s10
 800bb4a:	07d9      	lsls	r1, r3, #31
 800bb4c:	d411      	bmi.n	800bb72 <_dtoa_r+0x5d2>
 800bb4e:	4629      	mov	r1, r5
 800bb50:	4630      	mov	r0, r6
 800bb52:	f000 fb1d 	bl	800c190 <_Bfree>
 800bb56:	2300      	movs	r3, #0
 800bb58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb5a:	f888 3000 	strb.w	r3, [r8]
 800bb5e:	f10b 0301 	add.w	r3, fp, #1
 800bb62:	6013      	str	r3, [r2, #0]
 800bb64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	f43f ad69 	beq.w	800b63e <_dtoa_r+0x9e>
 800bb6c:	f8c3 8000 	str.w	r8, [r3]
 800bb70:	e565      	b.n	800b63e <_dtoa_r+0x9e>
 800bb72:	465a      	mov	r2, fp
 800bb74:	4643      	mov	r3, r8
 800bb76:	4698      	mov	r8, r3
 800bb78:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800bb7c:	2939      	cmp	r1, #57	; 0x39
 800bb7e:	d106      	bne.n	800bb8e <_dtoa_r+0x5ee>
 800bb80:	9901      	ldr	r1, [sp, #4]
 800bb82:	4299      	cmp	r1, r3
 800bb84:	d1f7      	bne.n	800bb76 <_dtoa_r+0x5d6>
 800bb86:	9801      	ldr	r0, [sp, #4]
 800bb88:	2130      	movs	r1, #48	; 0x30
 800bb8a:	3201      	adds	r2, #1
 800bb8c:	7001      	strb	r1, [r0, #0]
 800bb8e:	7819      	ldrb	r1, [r3, #0]
 800bb90:	3101      	adds	r1, #1
 800bb92:	7019      	strb	r1, [r3, #0]
 800bb94:	e7ae      	b.n	800baf4 <_dtoa_r+0x554>
 800bb96:	ee27 7b04 	vmul.f64	d7, d7, d4
 800bb9a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bb9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bba2:	d1b2      	bne.n	800bb0a <_dtoa_r+0x56a>
 800bba4:	e7d3      	b.n	800bb4e <_dtoa_r+0x5ae>
 800bba6:	bf00      	nop
 800bba8:	080167f0 	.word	0x080167f0
 800bbac:	080167c8 	.word	0x080167c8
 800bbb0:	9907      	ldr	r1, [sp, #28]
 800bbb2:	2900      	cmp	r1, #0
 800bbb4:	f000 80d0 	beq.w	800bd58 <_dtoa_r+0x7b8>
 800bbb8:	9906      	ldr	r1, [sp, #24]
 800bbba:	2901      	cmp	r1, #1
 800bbbc:	f300 80b4 	bgt.w	800bd28 <_dtoa_r+0x788>
 800bbc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bbc2:	2900      	cmp	r1, #0
 800bbc4:	f000 80ac 	beq.w	800bd20 <_dtoa_r+0x780>
 800bbc8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bbcc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bbd0:	461c      	mov	r4, r3
 800bbd2:	9309      	str	r3, [sp, #36]	; 0x24
 800bbd4:	9b04      	ldr	r3, [sp, #16]
 800bbd6:	4413      	add	r3, r2
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	9b05      	ldr	r3, [sp, #20]
 800bbdc:	2101      	movs	r1, #1
 800bbde:	4413      	add	r3, r2
 800bbe0:	4630      	mov	r0, r6
 800bbe2:	9305      	str	r3, [sp, #20]
 800bbe4:	f000 fbd4 	bl	800c390 <__i2b>
 800bbe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbea:	4607      	mov	r7, r0
 800bbec:	f1b8 0f00 	cmp.w	r8, #0
 800bbf0:	d00d      	beq.n	800bc0e <_dtoa_r+0x66e>
 800bbf2:	9a05      	ldr	r2, [sp, #20]
 800bbf4:	2a00      	cmp	r2, #0
 800bbf6:	dd0a      	ble.n	800bc0e <_dtoa_r+0x66e>
 800bbf8:	4542      	cmp	r2, r8
 800bbfa:	9904      	ldr	r1, [sp, #16]
 800bbfc:	bfa8      	it	ge
 800bbfe:	4642      	movge	r2, r8
 800bc00:	1a89      	subs	r1, r1, r2
 800bc02:	9104      	str	r1, [sp, #16]
 800bc04:	9905      	ldr	r1, [sp, #20]
 800bc06:	eba8 0802 	sub.w	r8, r8, r2
 800bc0a:	1a8a      	subs	r2, r1, r2
 800bc0c:	9205      	str	r2, [sp, #20]
 800bc0e:	b303      	cbz	r3, 800bc52 <_dtoa_r+0x6b2>
 800bc10:	9a07      	ldr	r2, [sp, #28]
 800bc12:	2a00      	cmp	r2, #0
 800bc14:	f000 80a5 	beq.w	800bd62 <_dtoa_r+0x7c2>
 800bc18:	2c00      	cmp	r4, #0
 800bc1a:	dd13      	ble.n	800bc44 <_dtoa_r+0x6a4>
 800bc1c:	4639      	mov	r1, r7
 800bc1e:	4622      	mov	r2, r4
 800bc20:	4630      	mov	r0, r6
 800bc22:	930d      	str	r3, [sp, #52]	; 0x34
 800bc24:	f000 fc74 	bl	800c510 <__pow5mult>
 800bc28:	462a      	mov	r2, r5
 800bc2a:	4601      	mov	r1, r0
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f000 fbc4 	bl	800c3bc <__multiply>
 800bc34:	4629      	mov	r1, r5
 800bc36:	9009      	str	r0, [sp, #36]	; 0x24
 800bc38:	4630      	mov	r0, r6
 800bc3a:	f000 faa9 	bl	800c190 <_Bfree>
 800bc3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bc42:	4615      	mov	r5, r2
 800bc44:	1b1a      	subs	r2, r3, r4
 800bc46:	d004      	beq.n	800bc52 <_dtoa_r+0x6b2>
 800bc48:	4629      	mov	r1, r5
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f000 fc60 	bl	800c510 <__pow5mult>
 800bc50:	4605      	mov	r5, r0
 800bc52:	2101      	movs	r1, #1
 800bc54:	4630      	mov	r0, r6
 800bc56:	f000 fb9b 	bl	800c390 <__i2b>
 800bc5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	4604      	mov	r4, r0
 800bc60:	f340 8081 	ble.w	800bd66 <_dtoa_r+0x7c6>
 800bc64:	461a      	mov	r2, r3
 800bc66:	4601      	mov	r1, r0
 800bc68:	4630      	mov	r0, r6
 800bc6a:	f000 fc51 	bl	800c510 <__pow5mult>
 800bc6e:	9b06      	ldr	r3, [sp, #24]
 800bc70:	2b01      	cmp	r3, #1
 800bc72:	4604      	mov	r4, r0
 800bc74:	dd7a      	ble.n	800bd6c <_dtoa_r+0x7cc>
 800bc76:	2300      	movs	r3, #0
 800bc78:	9309      	str	r3, [sp, #36]	; 0x24
 800bc7a:	6922      	ldr	r2, [r4, #16]
 800bc7c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bc80:	6910      	ldr	r0, [r2, #16]
 800bc82:	f000 fb37 	bl	800c2f4 <__hi0bits>
 800bc86:	f1c0 0020 	rsb	r0, r0, #32
 800bc8a:	9b05      	ldr	r3, [sp, #20]
 800bc8c:	4418      	add	r0, r3
 800bc8e:	f010 001f 	ands.w	r0, r0, #31
 800bc92:	f000 8093 	beq.w	800bdbc <_dtoa_r+0x81c>
 800bc96:	f1c0 0220 	rsb	r2, r0, #32
 800bc9a:	2a04      	cmp	r2, #4
 800bc9c:	f340 8085 	ble.w	800bdaa <_dtoa_r+0x80a>
 800bca0:	9b04      	ldr	r3, [sp, #16]
 800bca2:	f1c0 001c 	rsb	r0, r0, #28
 800bca6:	4403      	add	r3, r0
 800bca8:	9304      	str	r3, [sp, #16]
 800bcaa:	9b05      	ldr	r3, [sp, #20]
 800bcac:	4480      	add	r8, r0
 800bcae:	4403      	add	r3, r0
 800bcb0:	9305      	str	r3, [sp, #20]
 800bcb2:	9b04      	ldr	r3, [sp, #16]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	dd05      	ble.n	800bcc4 <_dtoa_r+0x724>
 800bcb8:	4629      	mov	r1, r5
 800bcba:	461a      	mov	r2, r3
 800bcbc:	4630      	mov	r0, r6
 800bcbe:	f000 fc81 	bl	800c5c4 <__lshift>
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	9b05      	ldr	r3, [sp, #20]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	dd05      	ble.n	800bcd6 <_dtoa_r+0x736>
 800bcca:	4621      	mov	r1, r4
 800bccc:	461a      	mov	r2, r3
 800bcce:	4630      	mov	r0, r6
 800bcd0:	f000 fc78 	bl	800c5c4 <__lshift>
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d071      	beq.n	800bdc0 <_dtoa_r+0x820>
 800bcdc:	4621      	mov	r1, r4
 800bcde:	4628      	mov	r0, r5
 800bce0:	f000 fcdc 	bl	800c69c <__mcmp>
 800bce4:	2800      	cmp	r0, #0
 800bce6:	da6b      	bge.n	800bdc0 <_dtoa_r+0x820>
 800bce8:	2300      	movs	r3, #0
 800bcea:	4629      	mov	r1, r5
 800bcec:	220a      	movs	r2, #10
 800bcee:	4630      	mov	r0, r6
 800bcf0:	f000 fa70 	bl	800c1d4 <__multadd>
 800bcf4:	9b07      	ldr	r3, [sp, #28]
 800bcf6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bcfa:	4605      	mov	r5, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	f000 8197 	beq.w	800c030 <_dtoa_r+0xa90>
 800bd02:	4639      	mov	r1, r7
 800bd04:	2300      	movs	r3, #0
 800bd06:	220a      	movs	r2, #10
 800bd08:	4630      	mov	r0, r6
 800bd0a:	f000 fa63 	bl	800c1d4 <__multadd>
 800bd0e:	f1ba 0f00 	cmp.w	sl, #0
 800bd12:	4607      	mov	r7, r0
 800bd14:	f300 8093 	bgt.w	800be3e <_dtoa_r+0x89e>
 800bd18:	9b06      	ldr	r3, [sp, #24]
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	dc57      	bgt.n	800bdce <_dtoa_r+0x82e>
 800bd1e:	e08e      	b.n	800be3e <_dtoa_r+0x89e>
 800bd20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd22:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bd26:	e751      	b.n	800bbcc <_dtoa_r+0x62c>
 800bd28:	f109 34ff 	add.w	r4, r9, #4294967295
 800bd2c:	42a3      	cmp	r3, r4
 800bd2e:	bfbf      	itttt	lt
 800bd30:	1ae2      	sublt	r2, r4, r3
 800bd32:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bd34:	189b      	addlt	r3, r3, r2
 800bd36:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bd38:	bfae      	itee	ge
 800bd3a:	1b1c      	subge	r4, r3, r4
 800bd3c:	4623      	movlt	r3, r4
 800bd3e:	2400      	movlt	r4, #0
 800bd40:	f1b9 0f00 	cmp.w	r9, #0
 800bd44:	bfb5      	itete	lt
 800bd46:	9a04      	ldrlt	r2, [sp, #16]
 800bd48:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800bd4c:	eba2 0809 	sublt.w	r8, r2, r9
 800bd50:	464a      	movge	r2, r9
 800bd52:	bfb8      	it	lt
 800bd54:	2200      	movlt	r2, #0
 800bd56:	e73c      	b.n	800bbd2 <_dtoa_r+0x632>
 800bd58:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bd5c:	9f07      	ldr	r7, [sp, #28]
 800bd5e:	461c      	mov	r4, r3
 800bd60:	e744      	b.n	800bbec <_dtoa_r+0x64c>
 800bd62:	461a      	mov	r2, r3
 800bd64:	e770      	b.n	800bc48 <_dtoa_r+0x6a8>
 800bd66:	9b06      	ldr	r3, [sp, #24]
 800bd68:	2b01      	cmp	r3, #1
 800bd6a:	dc18      	bgt.n	800bd9e <_dtoa_r+0x7fe>
 800bd6c:	9b02      	ldr	r3, [sp, #8]
 800bd6e:	b9b3      	cbnz	r3, 800bd9e <_dtoa_r+0x7fe>
 800bd70:	9b03      	ldr	r3, [sp, #12]
 800bd72:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800bd76:	b9a2      	cbnz	r2, 800bda2 <_dtoa_r+0x802>
 800bd78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bd7c:	0d12      	lsrs	r2, r2, #20
 800bd7e:	0512      	lsls	r2, r2, #20
 800bd80:	b18a      	cbz	r2, 800bda6 <_dtoa_r+0x806>
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	3301      	adds	r3, #1
 800bd86:	9304      	str	r3, [sp, #16]
 800bd88:	9b05      	ldr	r3, [sp, #20]
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	9305      	str	r3, [sp, #20]
 800bd8e:	2301      	movs	r3, #1
 800bd90:	9309      	str	r3, [sp, #36]	; 0x24
 800bd92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	f47f af70 	bne.w	800bc7a <_dtoa_r+0x6da>
 800bd9a:	2001      	movs	r0, #1
 800bd9c:	e775      	b.n	800bc8a <_dtoa_r+0x6ea>
 800bd9e:	2300      	movs	r3, #0
 800bda0:	e7f6      	b.n	800bd90 <_dtoa_r+0x7f0>
 800bda2:	9b02      	ldr	r3, [sp, #8]
 800bda4:	e7f4      	b.n	800bd90 <_dtoa_r+0x7f0>
 800bda6:	9209      	str	r2, [sp, #36]	; 0x24
 800bda8:	e7f3      	b.n	800bd92 <_dtoa_r+0x7f2>
 800bdaa:	d082      	beq.n	800bcb2 <_dtoa_r+0x712>
 800bdac:	9b04      	ldr	r3, [sp, #16]
 800bdae:	321c      	adds	r2, #28
 800bdb0:	4413      	add	r3, r2
 800bdb2:	9304      	str	r3, [sp, #16]
 800bdb4:	9b05      	ldr	r3, [sp, #20]
 800bdb6:	4490      	add	r8, r2
 800bdb8:	4413      	add	r3, r2
 800bdba:	e779      	b.n	800bcb0 <_dtoa_r+0x710>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	e7f5      	b.n	800bdac <_dtoa_r+0x80c>
 800bdc0:	f1b9 0f00 	cmp.w	r9, #0
 800bdc4:	dc36      	bgt.n	800be34 <_dtoa_r+0x894>
 800bdc6:	9b06      	ldr	r3, [sp, #24]
 800bdc8:	2b02      	cmp	r3, #2
 800bdca:	dd33      	ble.n	800be34 <_dtoa_r+0x894>
 800bdcc:	46ca      	mov	sl, r9
 800bdce:	f1ba 0f00 	cmp.w	sl, #0
 800bdd2:	d10d      	bne.n	800bdf0 <_dtoa_r+0x850>
 800bdd4:	4621      	mov	r1, r4
 800bdd6:	4653      	mov	r3, sl
 800bdd8:	2205      	movs	r2, #5
 800bdda:	4630      	mov	r0, r6
 800bddc:	f000 f9fa 	bl	800c1d4 <__multadd>
 800bde0:	4601      	mov	r1, r0
 800bde2:	4604      	mov	r4, r0
 800bde4:	4628      	mov	r0, r5
 800bde6:	f000 fc59 	bl	800c69c <__mcmp>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	f73f ade4 	bgt.w	800b9b8 <_dtoa_r+0x418>
 800bdf0:	9b08      	ldr	r3, [sp, #32]
 800bdf2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bdf6:	ea6f 0b03 	mvn.w	fp, r3
 800bdfa:	f04f 0900 	mov.w	r9, #0
 800bdfe:	4621      	mov	r1, r4
 800be00:	4630      	mov	r0, r6
 800be02:	f000 f9c5 	bl	800c190 <_Bfree>
 800be06:	2f00      	cmp	r7, #0
 800be08:	f43f aea1 	beq.w	800bb4e <_dtoa_r+0x5ae>
 800be0c:	f1b9 0f00 	cmp.w	r9, #0
 800be10:	d005      	beq.n	800be1e <_dtoa_r+0x87e>
 800be12:	45b9      	cmp	r9, r7
 800be14:	d003      	beq.n	800be1e <_dtoa_r+0x87e>
 800be16:	4649      	mov	r1, r9
 800be18:	4630      	mov	r0, r6
 800be1a:	f000 f9b9 	bl	800c190 <_Bfree>
 800be1e:	4639      	mov	r1, r7
 800be20:	4630      	mov	r0, r6
 800be22:	f000 f9b5 	bl	800c190 <_Bfree>
 800be26:	e692      	b.n	800bb4e <_dtoa_r+0x5ae>
 800be28:	2400      	movs	r4, #0
 800be2a:	4627      	mov	r7, r4
 800be2c:	e7e0      	b.n	800bdf0 <_dtoa_r+0x850>
 800be2e:	4693      	mov	fp, r2
 800be30:	4627      	mov	r7, r4
 800be32:	e5c1      	b.n	800b9b8 <_dtoa_r+0x418>
 800be34:	9b07      	ldr	r3, [sp, #28]
 800be36:	46ca      	mov	sl, r9
 800be38:	2b00      	cmp	r3, #0
 800be3a:	f000 8100 	beq.w	800c03e <_dtoa_r+0xa9e>
 800be3e:	f1b8 0f00 	cmp.w	r8, #0
 800be42:	dd05      	ble.n	800be50 <_dtoa_r+0x8b0>
 800be44:	4639      	mov	r1, r7
 800be46:	4642      	mov	r2, r8
 800be48:	4630      	mov	r0, r6
 800be4a:	f000 fbbb 	bl	800c5c4 <__lshift>
 800be4e:	4607      	mov	r7, r0
 800be50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be52:	2b00      	cmp	r3, #0
 800be54:	d05d      	beq.n	800bf12 <_dtoa_r+0x972>
 800be56:	6879      	ldr	r1, [r7, #4]
 800be58:	4630      	mov	r0, r6
 800be5a:	f000 f959 	bl	800c110 <_Balloc>
 800be5e:	4680      	mov	r8, r0
 800be60:	b928      	cbnz	r0, 800be6e <_dtoa_r+0x8ce>
 800be62:	4b82      	ldr	r3, [pc, #520]	; (800c06c <_dtoa_r+0xacc>)
 800be64:	4602      	mov	r2, r0
 800be66:	f240 21ef 	movw	r1, #751	; 0x2ef
 800be6a:	f7ff bbb1 	b.w	800b5d0 <_dtoa_r+0x30>
 800be6e:	693a      	ldr	r2, [r7, #16]
 800be70:	3202      	adds	r2, #2
 800be72:	0092      	lsls	r2, r2, #2
 800be74:	f107 010c 	add.w	r1, r7, #12
 800be78:	300c      	adds	r0, #12
 800be7a:	f7ff faf2 	bl	800b462 <memcpy>
 800be7e:	2201      	movs	r2, #1
 800be80:	4641      	mov	r1, r8
 800be82:	4630      	mov	r0, r6
 800be84:	f000 fb9e 	bl	800c5c4 <__lshift>
 800be88:	9b01      	ldr	r3, [sp, #4]
 800be8a:	3301      	adds	r3, #1
 800be8c:	9304      	str	r3, [sp, #16]
 800be8e:	9b01      	ldr	r3, [sp, #4]
 800be90:	4453      	add	r3, sl
 800be92:	9308      	str	r3, [sp, #32]
 800be94:	9b02      	ldr	r3, [sp, #8]
 800be96:	f003 0301 	and.w	r3, r3, #1
 800be9a:	46b9      	mov	r9, r7
 800be9c:	9307      	str	r3, [sp, #28]
 800be9e:	4607      	mov	r7, r0
 800bea0:	9b04      	ldr	r3, [sp, #16]
 800bea2:	4621      	mov	r1, r4
 800bea4:	3b01      	subs	r3, #1
 800bea6:	4628      	mov	r0, r5
 800bea8:	9302      	str	r3, [sp, #8]
 800beaa:	f7ff faef 	bl	800b48c <quorem>
 800beae:	4603      	mov	r3, r0
 800beb0:	3330      	adds	r3, #48	; 0x30
 800beb2:	9005      	str	r0, [sp, #20]
 800beb4:	4649      	mov	r1, r9
 800beb6:	4628      	mov	r0, r5
 800beb8:	9309      	str	r3, [sp, #36]	; 0x24
 800beba:	f000 fbef 	bl	800c69c <__mcmp>
 800bebe:	463a      	mov	r2, r7
 800bec0:	4682      	mov	sl, r0
 800bec2:	4621      	mov	r1, r4
 800bec4:	4630      	mov	r0, r6
 800bec6:	f000 fc05 	bl	800c6d4 <__mdiff>
 800beca:	68c2      	ldr	r2, [r0, #12]
 800becc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bece:	4680      	mov	r8, r0
 800bed0:	bb0a      	cbnz	r2, 800bf16 <_dtoa_r+0x976>
 800bed2:	4601      	mov	r1, r0
 800bed4:	4628      	mov	r0, r5
 800bed6:	f000 fbe1 	bl	800c69c <__mcmp>
 800beda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bedc:	4602      	mov	r2, r0
 800bede:	4641      	mov	r1, r8
 800bee0:	4630      	mov	r0, r6
 800bee2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800bee6:	f000 f953 	bl	800c190 <_Bfree>
 800beea:	9b06      	ldr	r3, [sp, #24]
 800beec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800beee:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bef2:	ea43 0102 	orr.w	r1, r3, r2
 800bef6:	9b07      	ldr	r3, [sp, #28]
 800bef8:	4319      	orrs	r1, r3
 800befa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800befc:	d10d      	bne.n	800bf1a <_dtoa_r+0x97a>
 800befe:	2b39      	cmp	r3, #57	; 0x39
 800bf00:	d029      	beq.n	800bf56 <_dtoa_r+0x9b6>
 800bf02:	f1ba 0f00 	cmp.w	sl, #0
 800bf06:	dd01      	ble.n	800bf0c <_dtoa_r+0x96c>
 800bf08:	9b05      	ldr	r3, [sp, #20]
 800bf0a:	3331      	adds	r3, #49	; 0x31
 800bf0c:	9a02      	ldr	r2, [sp, #8]
 800bf0e:	7013      	strb	r3, [r2, #0]
 800bf10:	e775      	b.n	800bdfe <_dtoa_r+0x85e>
 800bf12:	4638      	mov	r0, r7
 800bf14:	e7b8      	b.n	800be88 <_dtoa_r+0x8e8>
 800bf16:	2201      	movs	r2, #1
 800bf18:	e7e1      	b.n	800bede <_dtoa_r+0x93e>
 800bf1a:	f1ba 0f00 	cmp.w	sl, #0
 800bf1e:	db06      	blt.n	800bf2e <_dtoa_r+0x98e>
 800bf20:	9906      	ldr	r1, [sp, #24]
 800bf22:	ea41 0a0a 	orr.w	sl, r1, sl
 800bf26:	9907      	ldr	r1, [sp, #28]
 800bf28:	ea5a 0a01 	orrs.w	sl, sl, r1
 800bf2c:	d120      	bne.n	800bf70 <_dtoa_r+0x9d0>
 800bf2e:	2a00      	cmp	r2, #0
 800bf30:	ddec      	ble.n	800bf0c <_dtoa_r+0x96c>
 800bf32:	4629      	mov	r1, r5
 800bf34:	2201      	movs	r2, #1
 800bf36:	4630      	mov	r0, r6
 800bf38:	9304      	str	r3, [sp, #16]
 800bf3a:	f000 fb43 	bl	800c5c4 <__lshift>
 800bf3e:	4621      	mov	r1, r4
 800bf40:	4605      	mov	r5, r0
 800bf42:	f000 fbab 	bl	800c69c <__mcmp>
 800bf46:	2800      	cmp	r0, #0
 800bf48:	9b04      	ldr	r3, [sp, #16]
 800bf4a:	dc02      	bgt.n	800bf52 <_dtoa_r+0x9b2>
 800bf4c:	d1de      	bne.n	800bf0c <_dtoa_r+0x96c>
 800bf4e:	07da      	lsls	r2, r3, #31
 800bf50:	d5dc      	bpl.n	800bf0c <_dtoa_r+0x96c>
 800bf52:	2b39      	cmp	r3, #57	; 0x39
 800bf54:	d1d8      	bne.n	800bf08 <_dtoa_r+0x968>
 800bf56:	9a02      	ldr	r2, [sp, #8]
 800bf58:	2339      	movs	r3, #57	; 0x39
 800bf5a:	7013      	strb	r3, [r2, #0]
 800bf5c:	4643      	mov	r3, r8
 800bf5e:	4698      	mov	r8, r3
 800bf60:	3b01      	subs	r3, #1
 800bf62:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800bf66:	2a39      	cmp	r2, #57	; 0x39
 800bf68:	d051      	beq.n	800c00e <_dtoa_r+0xa6e>
 800bf6a:	3201      	adds	r2, #1
 800bf6c:	701a      	strb	r2, [r3, #0]
 800bf6e:	e746      	b.n	800bdfe <_dtoa_r+0x85e>
 800bf70:	2a00      	cmp	r2, #0
 800bf72:	dd03      	ble.n	800bf7c <_dtoa_r+0x9dc>
 800bf74:	2b39      	cmp	r3, #57	; 0x39
 800bf76:	d0ee      	beq.n	800bf56 <_dtoa_r+0x9b6>
 800bf78:	3301      	adds	r3, #1
 800bf7a:	e7c7      	b.n	800bf0c <_dtoa_r+0x96c>
 800bf7c:	9a04      	ldr	r2, [sp, #16]
 800bf7e:	9908      	ldr	r1, [sp, #32]
 800bf80:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf84:	428a      	cmp	r2, r1
 800bf86:	d02b      	beq.n	800bfe0 <_dtoa_r+0xa40>
 800bf88:	4629      	mov	r1, r5
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	220a      	movs	r2, #10
 800bf8e:	4630      	mov	r0, r6
 800bf90:	f000 f920 	bl	800c1d4 <__multadd>
 800bf94:	45b9      	cmp	r9, r7
 800bf96:	4605      	mov	r5, r0
 800bf98:	f04f 0300 	mov.w	r3, #0
 800bf9c:	f04f 020a 	mov.w	r2, #10
 800bfa0:	4649      	mov	r1, r9
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	d107      	bne.n	800bfb6 <_dtoa_r+0xa16>
 800bfa6:	f000 f915 	bl	800c1d4 <__multadd>
 800bfaa:	4681      	mov	r9, r0
 800bfac:	4607      	mov	r7, r0
 800bfae:	9b04      	ldr	r3, [sp, #16]
 800bfb0:	3301      	adds	r3, #1
 800bfb2:	9304      	str	r3, [sp, #16]
 800bfb4:	e774      	b.n	800bea0 <_dtoa_r+0x900>
 800bfb6:	f000 f90d 	bl	800c1d4 <__multadd>
 800bfba:	4639      	mov	r1, r7
 800bfbc:	4681      	mov	r9, r0
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	220a      	movs	r2, #10
 800bfc2:	4630      	mov	r0, r6
 800bfc4:	f000 f906 	bl	800c1d4 <__multadd>
 800bfc8:	4607      	mov	r7, r0
 800bfca:	e7f0      	b.n	800bfae <_dtoa_r+0xa0e>
 800bfcc:	f1ba 0f00 	cmp.w	sl, #0
 800bfd0:	9a01      	ldr	r2, [sp, #4]
 800bfd2:	bfcc      	ite	gt
 800bfd4:	46d0      	movgt	r8, sl
 800bfd6:	f04f 0801 	movle.w	r8, #1
 800bfda:	4490      	add	r8, r2
 800bfdc:	f04f 0900 	mov.w	r9, #0
 800bfe0:	4629      	mov	r1, r5
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	4630      	mov	r0, r6
 800bfe6:	9302      	str	r3, [sp, #8]
 800bfe8:	f000 faec 	bl	800c5c4 <__lshift>
 800bfec:	4621      	mov	r1, r4
 800bfee:	4605      	mov	r5, r0
 800bff0:	f000 fb54 	bl	800c69c <__mcmp>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	dcb1      	bgt.n	800bf5c <_dtoa_r+0x9bc>
 800bff8:	d102      	bne.n	800c000 <_dtoa_r+0xa60>
 800bffa:	9b02      	ldr	r3, [sp, #8]
 800bffc:	07db      	lsls	r3, r3, #31
 800bffe:	d4ad      	bmi.n	800bf5c <_dtoa_r+0x9bc>
 800c000:	4643      	mov	r3, r8
 800c002:	4698      	mov	r8, r3
 800c004:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c008:	2a30      	cmp	r2, #48	; 0x30
 800c00a:	d0fa      	beq.n	800c002 <_dtoa_r+0xa62>
 800c00c:	e6f7      	b.n	800bdfe <_dtoa_r+0x85e>
 800c00e:	9a01      	ldr	r2, [sp, #4]
 800c010:	429a      	cmp	r2, r3
 800c012:	d1a4      	bne.n	800bf5e <_dtoa_r+0x9be>
 800c014:	f10b 0b01 	add.w	fp, fp, #1
 800c018:	2331      	movs	r3, #49	; 0x31
 800c01a:	e778      	b.n	800bf0e <_dtoa_r+0x96e>
 800c01c:	4b14      	ldr	r3, [pc, #80]	; (800c070 <_dtoa_r+0xad0>)
 800c01e:	f7ff bb2a 	b.w	800b676 <_dtoa_r+0xd6>
 800c022:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c024:	2b00      	cmp	r3, #0
 800c026:	f47f ab05 	bne.w	800b634 <_dtoa_r+0x94>
 800c02a:	4b12      	ldr	r3, [pc, #72]	; (800c074 <_dtoa_r+0xad4>)
 800c02c:	f7ff bb23 	b.w	800b676 <_dtoa_r+0xd6>
 800c030:	f1ba 0f00 	cmp.w	sl, #0
 800c034:	dc03      	bgt.n	800c03e <_dtoa_r+0xa9e>
 800c036:	9b06      	ldr	r3, [sp, #24]
 800c038:	2b02      	cmp	r3, #2
 800c03a:	f73f aec8 	bgt.w	800bdce <_dtoa_r+0x82e>
 800c03e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c042:	4621      	mov	r1, r4
 800c044:	4628      	mov	r0, r5
 800c046:	f7ff fa21 	bl	800b48c <quorem>
 800c04a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c04e:	f808 3b01 	strb.w	r3, [r8], #1
 800c052:	9a01      	ldr	r2, [sp, #4]
 800c054:	eba8 0202 	sub.w	r2, r8, r2
 800c058:	4592      	cmp	sl, r2
 800c05a:	ddb7      	ble.n	800bfcc <_dtoa_r+0xa2c>
 800c05c:	4629      	mov	r1, r5
 800c05e:	2300      	movs	r3, #0
 800c060:	220a      	movs	r2, #10
 800c062:	4630      	mov	r0, r6
 800c064:	f000 f8b6 	bl	800c1d4 <__multadd>
 800c068:	4605      	mov	r5, r0
 800c06a:	e7ea      	b.n	800c042 <_dtoa_r+0xaa2>
 800c06c:	0801675e 	.word	0x0801675e
 800c070:	080166b9 	.word	0x080166b9
 800c074:	080166e2 	.word	0x080166e2

0800c078 <_free_r>:
 800c078:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c07a:	2900      	cmp	r1, #0
 800c07c:	d044      	beq.n	800c108 <_free_r+0x90>
 800c07e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c082:	9001      	str	r0, [sp, #4]
 800c084:	2b00      	cmp	r3, #0
 800c086:	f1a1 0404 	sub.w	r4, r1, #4
 800c08a:	bfb8      	it	lt
 800c08c:	18e4      	addlt	r4, r4, r3
 800c08e:	f7fd ff8b 	bl	8009fa8 <__malloc_lock>
 800c092:	4a1e      	ldr	r2, [pc, #120]	; (800c10c <_free_r+0x94>)
 800c094:	9801      	ldr	r0, [sp, #4]
 800c096:	6813      	ldr	r3, [r2, #0]
 800c098:	b933      	cbnz	r3, 800c0a8 <_free_r+0x30>
 800c09a:	6063      	str	r3, [r4, #4]
 800c09c:	6014      	str	r4, [r2, #0]
 800c09e:	b003      	add	sp, #12
 800c0a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c0a4:	f7fd bf86 	b.w	8009fb4 <__malloc_unlock>
 800c0a8:	42a3      	cmp	r3, r4
 800c0aa:	d908      	bls.n	800c0be <_free_r+0x46>
 800c0ac:	6825      	ldr	r5, [r4, #0]
 800c0ae:	1961      	adds	r1, r4, r5
 800c0b0:	428b      	cmp	r3, r1
 800c0b2:	bf01      	itttt	eq
 800c0b4:	6819      	ldreq	r1, [r3, #0]
 800c0b6:	685b      	ldreq	r3, [r3, #4]
 800c0b8:	1949      	addeq	r1, r1, r5
 800c0ba:	6021      	streq	r1, [r4, #0]
 800c0bc:	e7ed      	b.n	800c09a <_free_r+0x22>
 800c0be:	461a      	mov	r2, r3
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	b10b      	cbz	r3, 800c0c8 <_free_r+0x50>
 800c0c4:	42a3      	cmp	r3, r4
 800c0c6:	d9fa      	bls.n	800c0be <_free_r+0x46>
 800c0c8:	6811      	ldr	r1, [r2, #0]
 800c0ca:	1855      	adds	r5, r2, r1
 800c0cc:	42a5      	cmp	r5, r4
 800c0ce:	d10b      	bne.n	800c0e8 <_free_r+0x70>
 800c0d0:	6824      	ldr	r4, [r4, #0]
 800c0d2:	4421      	add	r1, r4
 800c0d4:	1854      	adds	r4, r2, r1
 800c0d6:	42a3      	cmp	r3, r4
 800c0d8:	6011      	str	r1, [r2, #0]
 800c0da:	d1e0      	bne.n	800c09e <_free_r+0x26>
 800c0dc:	681c      	ldr	r4, [r3, #0]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	6053      	str	r3, [r2, #4]
 800c0e2:	440c      	add	r4, r1
 800c0e4:	6014      	str	r4, [r2, #0]
 800c0e6:	e7da      	b.n	800c09e <_free_r+0x26>
 800c0e8:	d902      	bls.n	800c0f0 <_free_r+0x78>
 800c0ea:	230c      	movs	r3, #12
 800c0ec:	6003      	str	r3, [r0, #0]
 800c0ee:	e7d6      	b.n	800c09e <_free_r+0x26>
 800c0f0:	6825      	ldr	r5, [r4, #0]
 800c0f2:	1961      	adds	r1, r4, r5
 800c0f4:	428b      	cmp	r3, r1
 800c0f6:	bf04      	itt	eq
 800c0f8:	6819      	ldreq	r1, [r3, #0]
 800c0fa:	685b      	ldreq	r3, [r3, #4]
 800c0fc:	6063      	str	r3, [r4, #4]
 800c0fe:	bf04      	itt	eq
 800c100:	1949      	addeq	r1, r1, r5
 800c102:	6021      	streq	r1, [r4, #0]
 800c104:	6054      	str	r4, [r2, #4]
 800c106:	e7ca      	b.n	800c09e <_free_r+0x26>
 800c108:	b003      	add	sp, #12
 800c10a:	bd30      	pop	{r4, r5, pc}
 800c10c:	20003184 	.word	0x20003184

0800c110 <_Balloc>:
 800c110:	b570      	push	{r4, r5, r6, lr}
 800c112:	69c6      	ldr	r6, [r0, #28]
 800c114:	4604      	mov	r4, r0
 800c116:	460d      	mov	r5, r1
 800c118:	b976      	cbnz	r6, 800c138 <_Balloc+0x28>
 800c11a:	2010      	movs	r0, #16
 800c11c:	f7fd fe94 	bl	8009e48 <malloc>
 800c120:	4602      	mov	r2, r0
 800c122:	61e0      	str	r0, [r4, #28]
 800c124:	b920      	cbnz	r0, 800c130 <_Balloc+0x20>
 800c126:	4b18      	ldr	r3, [pc, #96]	; (800c188 <_Balloc+0x78>)
 800c128:	4818      	ldr	r0, [pc, #96]	; (800c18c <_Balloc+0x7c>)
 800c12a:	216b      	movs	r1, #107	; 0x6b
 800c12c:	f001 fe70 	bl	800de10 <__assert_func>
 800c130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c134:	6006      	str	r6, [r0, #0]
 800c136:	60c6      	str	r6, [r0, #12]
 800c138:	69e6      	ldr	r6, [r4, #28]
 800c13a:	68f3      	ldr	r3, [r6, #12]
 800c13c:	b183      	cbz	r3, 800c160 <_Balloc+0x50>
 800c13e:	69e3      	ldr	r3, [r4, #28]
 800c140:	68db      	ldr	r3, [r3, #12]
 800c142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c146:	b9b8      	cbnz	r0, 800c178 <_Balloc+0x68>
 800c148:	2101      	movs	r1, #1
 800c14a:	fa01 f605 	lsl.w	r6, r1, r5
 800c14e:	1d72      	adds	r2, r6, #5
 800c150:	0092      	lsls	r2, r2, #2
 800c152:	4620      	mov	r0, r4
 800c154:	f7fd fe50 	bl	8009df8 <_calloc_r>
 800c158:	b160      	cbz	r0, 800c174 <_Balloc+0x64>
 800c15a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c15e:	e00e      	b.n	800c17e <_Balloc+0x6e>
 800c160:	2221      	movs	r2, #33	; 0x21
 800c162:	2104      	movs	r1, #4
 800c164:	4620      	mov	r0, r4
 800c166:	f7fd fe47 	bl	8009df8 <_calloc_r>
 800c16a:	69e3      	ldr	r3, [r4, #28]
 800c16c:	60f0      	str	r0, [r6, #12]
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1e4      	bne.n	800c13e <_Balloc+0x2e>
 800c174:	2000      	movs	r0, #0
 800c176:	bd70      	pop	{r4, r5, r6, pc}
 800c178:	6802      	ldr	r2, [r0, #0]
 800c17a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c17e:	2300      	movs	r3, #0
 800c180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c184:	e7f7      	b.n	800c176 <_Balloc+0x66>
 800c186:	bf00      	nop
 800c188:	080166ef 	.word	0x080166ef
 800c18c:	0801676f 	.word	0x0801676f

0800c190 <_Bfree>:
 800c190:	b570      	push	{r4, r5, r6, lr}
 800c192:	69c6      	ldr	r6, [r0, #28]
 800c194:	4605      	mov	r5, r0
 800c196:	460c      	mov	r4, r1
 800c198:	b976      	cbnz	r6, 800c1b8 <_Bfree+0x28>
 800c19a:	2010      	movs	r0, #16
 800c19c:	f7fd fe54 	bl	8009e48 <malloc>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	61e8      	str	r0, [r5, #28]
 800c1a4:	b920      	cbnz	r0, 800c1b0 <_Bfree+0x20>
 800c1a6:	4b09      	ldr	r3, [pc, #36]	; (800c1cc <_Bfree+0x3c>)
 800c1a8:	4809      	ldr	r0, [pc, #36]	; (800c1d0 <_Bfree+0x40>)
 800c1aa:	218f      	movs	r1, #143	; 0x8f
 800c1ac:	f001 fe30 	bl	800de10 <__assert_func>
 800c1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1b4:	6006      	str	r6, [r0, #0]
 800c1b6:	60c6      	str	r6, [r0, #12]
 800c1b8:	b13c      	cbz	r4, 800c1ca <_Bfree+0x3a>
 800c1ba:	69eb      	ldr	r3, [r5, #28]
 800c1bc:	6862      	ldr	r2, [r4, #4]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1c4:	6021      	str	r1, [r4, #0]
 800c1c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	080166ef 	.word	0x080166ef
 800c1d0:	0801676f 	.word	0x0801676f

0800c1d4 <__multadd>:
 800c1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1d8:	690d      	ldr	r5, [r1, #16]
 800c1da:	4607      	mov	r7, r0
 800c1dc:	460c      	mov	r4, r1
 800c1de:	461e      	mov	r6, r3
 800c1e0:	f101 0c14 	add.w	ip, r1, #20
 800c1e4:	2000      	movs	r0, #0
 800c1e6:	f8dc 3000 	ldr.w	r3, [ip]
 800c1ea:	b299      	uxth	r1, r3
 800c1ec:	fb02 6101 	mla	r1, r2, r1, r6
 800c1f0:	0c1e      	lsrs	r6, r3, #16
 800c1f2:	0c0b      	lsrs	r3, r1, #16
 800c1f4:	fb02 3306 	mla	r3, r2, r6, r3
 800c1f8:	b289      	uxth	r1, r1
 800c1fa:	3001      	adds	r0, #1
 800c1fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c200:	4285      	cmp	r5, r0
 800c202:	f84c 1b04 	str.w	r1, [ip], #4
 800c206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c20a:	dcec      	bgt.n	800c1e6 <__multadd+0x12>
 800c20c:	b30e      	cbz	r6, 800c252 <__multadd+0x7e>
 800c20e:	68a3      	ldr	r3, [r4, #8]
 800c210:	42ab      	cmp	r3, r5
 800c212:	dc19      	bgt.n	800c248 <__multadd+0x74>
 800c214:	6861      	ldr	r1, [r4, #4]
 800c216:	4638      	mov	r0, r7
 800c218:	3101      	adds	r1, #1
 800c21a:	f7ff ff79 	bl	800c110 <_Balloc>
 800c21e:	4680      	mov	r8, r0
 800c220:	b928      	cbnz	r0, 800c22e <__multadd+0x5a>
 800c222:	4602      	mov	r2, r0
 800c224:	4b0c      	ldr	r3, [pc, #48]	; (800c258 <__multadd+0x84>)
 800c226:	480d      	ldr	r0, [pc, #52]	; (800c25c <__multadd+0x88>)
 800c228:	21ba      	movs	r1, #186	; 0xba
 800c22a:	f001 fdf1 	bl	800de10 <__assert_func>
 800c22e:	6922      	ldr	r2, [r4, #16]
 800c230:	3202      	adds	r2, #2
 800c232:	f104 010c 	add.w	r1, r4, #12
 800c236:	0092      	lsls	r2, r2, #2
 800c238:	300c      	adds	r0, #12
 800c23a:	f7ff f912 	bl	800b462 <memcpy>
 800c23e:	4621      	mov	r1, r4
 800c240:	4638      	mov	r0, r7
 800c242:	f7ff ffa5 	bl	800c190 <_Bfree>
 800c246:	4644      	mov	r4, r8
 800c248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c24c:	3501      	adds	r5, #1
 800c24e:	615e      	str	r6, [r3, #20]
 800c250:	6125      	str	r5, [r4, #16]
 800c252:	4620      	mov	r0, r4
 800c254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c258:	0801675e 	.word	0x0801675e
 800c25c:	0801676f 	.word	0x0801676f

0800c260 <__s2b>:
 800c260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c264:	460c      	mov	r4, r1
 800c266:	4615      	mov	r5, r2
 800c268:	461f      	mov	r7, r3
 800c26a:	2209      	movs	r2, #9
 800c26c:	3308      	adds	r3, #8
 800c26e:	4606      	mov	r6, r0
 800c270:	fb93 f3f2 	sdiv	r3, r3, r2
 800c274:	2100      	movs	r1, #0
 800c276:	2201      	movs	r2, #1
 800c278:	429a      	cmp	r2, r3
 800c27a:	db09      	blt.n	800c290 <__s2b+0x30>
 800c27c:	4630      	mov	r0, r6
 800c27e:	f7ff ff47 	bl	800c110 <_Balloc>
 800c282:	b940      	cbnz	r0, 800c296 <__s2b+0x36>
 800c284:	4602      	mov	r2, r0
 800c286:	4b19      	ldr	r3, [pc, #100]	; (800c2ec <__s2b+0x8c>)
 800c288:	4819      	ldr	r0, [pc, #100]	; (800c2f0 <__s2b+0x90>)
 800c28a:	21d3      	movs	r1, #211	; 0xd3
 800c28c:	f001 fdc0 	bl	800de10 <__assert_func>
 800c290:	0052      	lsls	r2, r2, #1
 800c292:	3101      	adds	r1, #1
 800c294:	e7f0      	b.n	800c278 <__s2b+0x18>
 800c296:	9b08      	ldr	r3, [sp, #32]
 800c298:	6143      	str	r3, [r0, #20]
 800c29a:	2d09      	cmp	r5, #9
 800c29c:	f04f 0301 	mov.w	r3, #1
 800c2a0:	6103      	str	r3, [r0, #16]
 800c2a2:	dd16      	ble.n	800c2d2 <__s2b+0x72>
 800c2a4:	f104 0909 	add.w	r9, r4, #9
 800c2a8:	46c8      	mov	r8, r9
 800c2aa:	442c      	add	r4, r5
 800c2ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c2b0:	4601      	mov	r1, r0
 800c2b2:	3b30      	subs	r3, #48	; 0x30
 800c2b4:	220a      	movs	r2, #10
 800c2b6:	4630      	mov	r0, r6
 800c2b8:	f7ff ff8c 	bl	800c1d4 <__multadd>
 800c2bc:	45a0      	cmp	r8, r4
 800c2be:	d1f5      	bne.n	800c2ac <__s2b+0x4c>
 800c2c0:	f1a5 0408 	sub.w	r4, r5, #8
 800c2c4:	444c      	add	r4, r9
 800c2c6:	1b2d      	subs	r5, r5, r4
 800c2c8:	1963      	adds	r3, r4, r5
 800c2ca:	42bb      	cmp	r3, r7
 800c2cc:	db04      	blt.n	800c2d8 <__s2b+0x78>
 800c2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2d2:	340a      	adds	r4, #10
 800c2d4:	2509      	movs	r5, #9
 800c2d6:	e7f6      	b.n	800c2c6 <__s2b+0x66>
 800c2d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2dc:	4601      	mov	r1, r0
 800c2de:	3b30      	subs	r3, #48	; 0x30
 800c2e0:	220a      	movs	r2, #10
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	f7ff ff76 	bl	800c1d4 <__multadd>
 800c2e8:	e7ee      	b.n	800c2c8 <__s2b+0x68>
 800c2ea:	bf00      	nop
 800c2ec:	0801675e 	.word	0x0801675e
 800c2f0:	0801676f 	.word	0x0801676f

0800c2f4 <__hi0bits>:
 800c2f4:	0c03      	lsrs	r3, r0, #16
 800c2f6:	041b      	lsls	r3, r3, #16
 800c2f8:	b9d3      	cbnz	r3, 800c330 <__hi0bits+0x3c>
 800c2fa:	0400      	lsls	r0, r0, #16
 800c2fc:	2310      	movs	r3, #16
 800c2fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c302:	bf04      	itt	eq
 800c304:	0200      	lsleq	r0, r0, #8
 800c306:	3308      	addeq	r3, #8
 800c308:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c30c:	bf04      	itt	eq
 800c30e:	0100      	lsleq	r0, r0, #4
 800c310:	3304      	addeq	r3, #4
 800c312:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c316:	bf04      	itt	eq
 800c318:	0080      	lsleq	r0, r0, #2
 800c31a:	3302      	addeq	r3, #2
 800c31c:	2800      	cmp	r0, #0
 800c31e:	db05      	blt.n	800c32c <__hi0bits+0x38>
 800c320:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c324:	f103 0301 	add.w	r3, r3, #1
 800c328:	bf08      	it	eq
 800c32a:	2320      	moveq	r3, #32
 800c32c:	4618      	mov	r0, r3
 800c32e:	4770      	bx	lr
 800c330:	2300      	movs	r3, #0
 800c332:	e7e4      	b.n	800c2fe <__hi0bits+0xa>

0800c334 <__lo0bits>:
 800c334:	6803      	ldr	r3, [r0, #0]
 800c336:	f013 0207 	ands.w	r2, r3, #7
 800c33a:	d00c      	beq.n	800c356 <__lo0bits+0x22>
 800c33c:	07d9      	lsls	r1, r3, #31
 800c33e:	d422      	bmi.n	800c386 <__lo0bits+0x52>
 800c340:	079a      	lsls	r2, r3, #30
 800c342:	bf49      	itett	mi
 800c344:	085b      	lsrmi	r3, r3, #1
 800c346:	089b      	lsrpl	r3, r3, #2
 800c348:	6003      	strmi	r3, [r0, #0]
 800c34a:	2201      	movmi	r2, #1
 800c34c:	bf5c      	itt	pl
 800c34e:	6003      	strpl	r3, [r0, #0]
 800c350:	2202      	movpl	r2, #2
 800c352:	4610      	mov	r0, r2
 800c354:	4770      	bx	lr
 800c356:	b299      	uxth	r1, r3
 800c358:	b909      	cbnz	r1, 800c35e <__lo0bits+0x2a>
 800c35a:	0c1b      	lsrs	r3, r3, #16
 800c35c:	2210      	movs	r2, #16
 800c35e:	b2d9      	uxtb	r1, r3
 800c360:	b909      	cbnz	r1, 800c366 <__lo0bits+0x32>
 800c362:	3208      	adds	r2, #8
 800c364:	0a1b      	lsrs	r3, r3, #8
 800c366:	0719      	lsls	r1, r3, #28
 800c368:	bf04      	itt	eq
 800c36a:	091b      	lsreq	r3, r3, #4
 800c36c:	3204      	addeq	r2, #4
 800c36e:	0799      	lsls	r1, r3, #30
 800c370:	bf04      	itt	eq
 800c372:	089b      	lsreq	r3, r3, #2
 800c374:	3202      	addeq	r2, #2
 800c376:	07d9      	lsls	r1, r3, #31
 800c378:	d403      	bmi.n	800c382 <__lo0bits+0x4e>
 800c37a:	085b      	lsrs	r3, r3, #1
 800c37c:	f102 0201 	add.w	r2, r2, #1
 800c380:	d003      	beq.n	800c38a <__lo0bits+0x56>
 800c382:	6003      	str	r3, [r0, #0]
 800c384:	e7e5      	b.n	800c352 <__lo0bits+0x1e>
 800c386:	2200      	movs	r2, #0
 800c388:	e7e3      	b.n	800c352 <__lo0bits+0x1e>
 800c38a:	2220      	movs	r2, #32
 800c38c:	e7e1      	b.n	800c352 <__lo0bits+0x1e>
	...

0800c390 <__i2b>:
 800c390:	b510      	push	{r4, lr}
 800c392:	460c      	mov	r4, r1
 800c394:	2101      	movs	r1, #1
 800c396:	f7ff febb 	bl	800c110 <_Balloc>
 800c39a:	4602      	mov	r2, r0
 800c39c:	b928      	cbnz	r0, 800c3aa <__i2b+0x1a>
 800c39e:	4b05      	ldr	r3, [pc, #20]	; (800c3b4 <__i2b+0x24>)
 800c3a0:	4805      	ldr	r0, [pc, #20]	; (800c3b8 <__i2b+0x28>)
 800c3a2:	f240 1145 	movw	r1, #325	; 0x145
 800c3a6:	f001 fd33 	bl	800de10 <__assert_func>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	6144      	str	r4, [r0, #20]
 800c3ae:	6103      	str	r3, [r0, #16]
 800c3b0:	bd10      	pop	{r4, pc}
 800c3b2:	bf00      	nop
 800c3b4:	0801675e 	.word	0x0801675e
 800c3b8:	0801676f 	.word	0x0801676f

0800c3bc <__multiply>:
 800c3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3c0:	4691      	mov	r9, r2
 800c3c2:	690a      	ldr	r2, [r1, #16]
 800c3c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c3c8:	429a      	cmp	r2, r3
 800c3ca:	bfb8      	it	lt
 800c3cc:	460b      	movlt	r3, r1
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	bfbc      	itt	lt
 800c3d2:	464c      	movlt	r4, r9
 800c3d4:	4699      	movlt	r9, r3
 800c3d6:	6927      	ldr	r7, [r4, #16]
 800c3d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3dc:	68a3      	ldr	r3, [r4, #8]
 800c3de:	6861      	ldr	r1, [r4, #4]
 800c3e0:	eb07 060a 	add.w	r6, r7, sl
 800c3e4:	42b3      	cmp	r3, r6
 800c3e6:	b085      	sub	sp, #20
 800c3e8:	bfb8      	it	lt
 800c3ea:	3101      	addlt	r1, #1
 800c3ec:	f7ff fe90 	bl	800c110 <_Balloc>
 800c3f0:	b930      	cbnz	r0, 800c400 <__multiply+0x44>
 800c3f2:	4602      	mov	r2, r0
 800c3f4:	4b44      	ldr	r3, [pc, #272]	; (800c508 <__multiply+0x14c>)
 800c3f6:	4845      	ldr	r0, [pc, #276]	; (800c50c <__multiply+0x150>)
 800c3f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c3fc:	f001 fd08 	bl	800de10 <__assert_func>
 800c400:	f100 0514 	add.w	r5, r0, #20
 800c404:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c408:	462b      	mov	r3, r5
 800c40a:	2200      	movs	r2, #0
 800c40c:	4543      	cmp	r3, r8
 800c40e:	d321      	bcc.n	800c454 <__multiply+0x98>
 800c410:	f104 0314 	add.w	r3, r4, #20
 800c414:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c418:	f109 0314 	add.w	r3, r9, #20
 800c41c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c420:	9202      	str	r2, [sp, #8]
 800c422:	1b3a      	subs	r2, r7, r4
 800c424:	3a15      	subs	r2, #21
 800c426:	f022 0203 	bic.w	r2, r2, #3
 800c42a:	3204      	adds	r2, #4
 800c42c:	f104 0115 	add.w	r1, r4, #21
 800c430:	428f      	cmp	r7, r1
 800c432:	bf38      	it	cc
 800c434:	2204      	movcc	r2, #4
 800c436:	9201      	str	r2, [sp, #4]
 800c438:	9a02      	ldr	r2, [sp, #8]
 800c43a:	9303      	str	r3, [sp, #12]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d80c      	bhi.n	800c45a <__multiply+0x9e>
 800c440:	2e00      	cmp	r6, #0
 800c442:	dd03      	ble.n	800c44c <__multiply+0x90>
 800c444:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d05b      	beq.n	800c504 <__multiply+0x148>
 800c44c:	6106      	str	r6, [r0, #16]
 800c44e:	b005      	add	sp, #20
 800c450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c454:	f843 2b04 	str.w	r2, [r3], #4
 800c458:	e7d8      	b.n	800c40c <__multiply+0x50>
 800c45a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c45e:	f1ba 0f00 	cmp.w	sl, #0
 800c462:	d024      	beq.n	800c4ae <__multiply+0xf2>
 800c464:	f104 0e14 	add.w	lr, r4, #20
 800c468:	46a9      	mov	r9, r5
 800c46a:	f04f 0c00 	mov.w	ip, #0
 800c46e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c472:	f8d9 1000 	ldr.w	r1, [r9]
 800c476:	fa1f fb82 	uxth.w	fp, r2
 800c47a:	b289      	uxth	r1, r1
 800c47c:	fb0a 110b 	mla	r1, sl, fp, r1
 800c480:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c484:	f8d9 2000 	ldr.w	r2, [r9]
 800c488:	4461      	add	r1, ip
 800c48a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c48e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c492:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c496:	b289      	uxth	r1, r1
 800c498:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c49c:	4577      	cmp	r7, lr
 800c49e:	f849 1b04 	str.w	r1, [r9], #4
 800c4a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c4a6:	d8e2      	bhi.n	800c46e <__multiply+0xb2>
 800c4a8:	9a01      	ldr	r2, [sp, #4]
 800c4aa:	f845 c002 	str.w	ip, [r5, r2]
 800c4ae:	9a03      	ldr	r2, [sp, #12]
 800c4b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	f1b9 0f00 	cmp.w	r9, #0
 800c4ba:	d021      	beq.n	800c500 <__multiply+0x144>
 800c4bc:	6829      	ldr	r1, [r5, #0]
 800c4be:	f104 0c14 	add.w	ip, r4, #20
 800c4c2:	46ae      	mov	lr, r5
 800c4c4:	f04f 0a00 	mov.w	sl, #0
 800c4c8:	f8bc b000 	ldrh.w	fp, [ip]
 800c4cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c4d0:	fb09 220b 	mla	r2, r9, fp, r2
 800c4d4:	4452      	add	r2, sl
 800c4d6:	b289      	uxth	r1, r1
 800c4d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c4dc:	f84e 1b04 	str.w	r1, [lr], #4
 800c4e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c4e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c4e8:	f8be 1000 	ldrh.w	r1, [lr]
 800c4ec:	fb09 110a 	mla	r1, r9, sl, r1
 800c4f0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c4f4:	4567      	cmp	r7, ip
 800c4f6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c4fa:	d8e5      	bhi.n	800c4c8 <__multiply+0x10c>
 800c4fc:	9a01      	ldr	r2, [sp, #4]
 800c4fe:	50a9      	str	r1, [r5, r2]
 800c500:	3504      	adds	r5, #4
 800c502:	e799      	b.n	800c438 <__multiply+0x7c>
 800c504:	3e01      	subs	r6, #1
 800c506:	e79b      	b.n	800c440 <__multiply+0x84>
 800c508:	0801675e 	.word	0x0801675e
 800c50c:	0801676f 	.word	0x0801676f

0800c510 <__pow5mult>:
 800c510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c514:	4615      	mov	r5, r2
 800c516:	f012 0203 	ands.w	r2, r2, #3
 800c51a:	4606      	mov	r6, r0
 800c51c:	460f      	mov	r7, r1
 800c51e:	d007      	beq.n	800c530 <__pow5mult+0x20>
 800c520:	4c25      	ldr	r4, [pc, #148]	; (800c5b8 <__pow5mult+0xa8>)
 800c522:	3a01      	subs	r2, #1
 800c524:	2300      	movs	r3, #0
 800c526:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c52a:	f7ff fe53 	bl	800c1d4 <__multadd>
 800c52e:	4607      	mov	r7, r0
 800c530:	10ad      	asrs	r5, r5, #2
 800c532:	d03d      	beq.n	800c5b0 <__pow5mult+0xa0>
 800c534:	69f4      	ldr	r4, [r6, #28]
 800c536:	b97c      	cbnz	r4, 800c558 <__pow5mult+0x48>
 800c538:	2010      	movs	r0, #16
 800c53a:	f7fd fc85 	bl	8009e48 <malloc>
 800c53e:	4602      	mov	r2, r0
 800c540:	61f0      	str	r0, [r6, #28]
 800c542:	b928      	cbnz	r0, 800c550 <__pow5mult+0x40>
 800c544:	4b1d      	ldr	r3, [pc, #116]	; (800c5bc <__pow5mult+0xac>)
 800c546:	481e      	ldr	r0, [pc, #120]	; (800c5c0 <__pow5mult+0xb0>)
 800c548:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c54c:	f001 fc60 	bl	800de10 <__assert_func>
 800c550:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c554:	6004      	str	r4, [r0, #0]
 800c556:	60c4      	str	r4, [r0, #12]
 800c558:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c55c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c560:	b94c      	cbnz	r4, 800c576 <__pow5mult+0x66>
 800c562:	f240 2171 	movw	r1, #625	; 0x271
 800c566:	4630      	mov	r0, r6
 800c568:	f7ff ff12 	bl	800c390 <__i2b>
 800c56c:	2300      	movs	r3, #0
 800c56e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c572:	4604      	mov	r4, r0
 800c574:	6003      	str	r3, [r0, #0]
 800c576:	f04f 0900 	mov.w	r9, #0
 800c57a:	07eb      	lsls	r3, r5, #31
 800c57c:	d50a      	bpl.n	800c594 <__pow5mult+0x84>
 800c57e:	4639      	mov	r1, r7
 800c580:	4622      	mov	r2, r4
 800c582:	4630      	mov	r0, r6
 800c584:	f7ff ff1a 	bl	800c3bc <__multiply>
 800c588:	4639      	mov	r1, r7
 800c58a:	4680      	mov	r8, r0
 800c58c:	4630      	mov	r0, r6
 800c58e:	f7ff fdff 	bl	800c190 <_Bfree>
 800c592:	4647      	mov	r7, r8
 800c594:	106d      	asrs	r5, r5, #1
 800c596:	d00b      	beq.n	800c5b0 <__pow5mult+0xa0>
 800c598:	6820      	ldr	r0, [r4, #0]
 800c59a:	b938      	cbnz	r0, 800c5ac <__pow5mult+0x9c>
 800c59c:	4622      	mov	r2, r4
 800c59e:	4621      	mov	r1, r4
 800c5a0:	4630      	mov	r0, r6
 800c5a2:	f7ff ff0b 	bl	800c3bc <__multiply>
 800c5a6:	6020      	str	r0, [r4, #0]
 800c5a8:	f8c0 9000 	str.w	r9, [r0]
 800c5ac:	4604      	mov	r4, r0
 800c5ae:	e7e4      	b.n	800c57a <__pow5mult+0x6a>
 800c5b0:	4638      	mov	r0, r7
 800c5b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5b6:	bf00      	nop
 800c5b8:	080168b8 	.word	0x080168b8
 800c5bc:	080166ef 	.word	0x080166ef
 800c5c0:	0801676f 	.word	0x0801676f

0800c5c4 <__lshift>:
 800c5c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	6849      	ldr	r1, [r1, #4]
 800c5cc:	6923      	ldr	r3, [r4, #16]
 800c5ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5d2:	68a3      	ldr	r3, [r4, #8]
 800c5d4:	4607      	mov	r7, r0
 800c5d6:	4691      	mov	r9, r2
 800c5d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5dc:	f108 0601 	add.w	r6, r8, #1
 800c5e0:	42b3      	cmp	r3, r6
 800c5e2:	db0b      	blt.n	800c5fc <__lshift+0x38>
 800c5e4:	4638      	mov	r0, r7
 800c5e6:	f7ff fd93 	bl	800c110 <_Balloc>
 800c5ea:	4605      	mov	r5, r0
 800c5ec:	b948      	cbnz	r0, 800c602 <__lshift+0x3e>
 800c5ee:	4602      	mov	r2, r0
 800c5f0:	4b28      	ldr	r3, [pc, #160]	; (800c694 <__lshift+0xd0>)
 800c5f2:	4829      	ldr	r0, [pc, #164]	; (800c698 <__lshift+0xd4>)
 800c5f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c5f8:	f001 fc0a 	bl	800de10 <__assert_func>
 800c5fc:	3101      	adds	r1, #1
 800c5fe:	005b      	lsls	r3, r3, #1
 800c600:	e7ee      	b.n	800c5e0 <__lshift+0x1c>
 800c602:	2300      	movs	r3, #0
 800c604:	f100 0114 	add.w	r1, r0, #20
 800c608:	f100 0210 	add.w	r2, r0, #16
 800c60c:	4618      	mov	r0, r3
 800c60e:	4553      	cmp	r3, sl
 800c610:	db33      	blt.n	800c67a <__lshift+0xb6>
 800c612:	6920      	ldr	r0, [r4, #16]
 800c614:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c618:	f104 0314 	add.w	r3, r4, #20
 800c61c:	f019 091f 	ands.w	r9, r9, #31
 800c620:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c624:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c628:	d02b      	beq.n	800c682 <__lshift+0xbe>
 800c62a:	f1c9 0e20 	rsb	lr, r9, #32
 800c62e:	468a      	mov	sl, r1
 800c630:	2200      	movs	r2, #0
 800c632:	6818      	ldr	r0, [r3, #0]
 800c634:	fa00 f009 	lsl.w	r0, r0, r9
 800c638:	4310      	orrs	r0, r2
 800c63a:	f84a 0b04 	str.w	r0, [sl], #4
 800c63e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c642:	459c      	cmp	ip, r3
 800c644:	fa22 f20e 	lsr.w	r2, r2, lr
 800c648:	d8f3      	bhi.n	800c632 <__lshift+0x6e>
 800c64a:	ebac 0304 	sub.w	r3, ip, r4
 800c64e:	3b15      	subs	r3, #21
 800c650:	f023 0303 	bic.w	r3, r3, #3
 800c654:	3304      	adds	r3, #4
 800c656:	f104 0015 	add.w	r0, r4, #21
 800c65a:	4584      	cmp	ip, r0
 800c65c:	bf38      	it	cc
 800c65e:	2304      	movcc	r3, #4
 800c660:	50ca      	str	r2, [r1, r3]
 800c662:	b10a      	cbz	r2, 800c668 <__lshift+0xa4>
 800c664:	f108 0602 	add.w	r6, r8, #2
 800c668:	3e01      	subs	r6, #1
 800c66a:	4638      	mov	r0, r7
 800c66c:	612e      	str	r6, [r5, #16]
 800c66e:	4621      	mov	r1, r4
 800c670:	f7ff fd8e 	bl	800c190 <_Bfree>
 800c674:	4628      	mov	r0, r5
 800c676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c67a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c67e:	3301      	adds	r3, #1
 800c680:	e7c5      	b.n	800c60e <__lshift+0x4a>
 800c682:	3904      	subs	r1, #4
 800c684:	f853 2b04 	ldr.w	r2, [r3], #4
 800c688:	f841 2f04 	str.w	r2, [r1, #4]!
 800c68c:	459c      	cmp	ip, r3
 800c68e:	d8f9      	bhi.n	800c684 <__lshift+0xc0>
 800c690:	e7ea      	b.n	800c668 <__lshift+0xa4>
 800c692:	bf00      	nop
 800c694:	0801675e 	.word	0x0801675e
 800c698:	0801676f 	.word	0x0801676f

0800c69c <__mcmp>:
 800c69c:	b530      	push	{r4, r5, lr}
 800c69e:	6902      	ldr	r2, [r0, #16]
 800c6a0:	690c      	ldr	r4, [r1, #16]
 800c6a2:	1b12      	subs	r2, r2, r4
 800c6a4:	d10e      	bne.n	800c6c4 <__mcmp+0x28>
 800c6a6:	f100 0314 	add.w	r3, r0, #20
 800c6aa:	3114      	adds	r1, #20
 800c6ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c6b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c6b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c6bc:	42a5      	cmp	r5, r4
 800c6be:	d003      	beq.n	800c6c8 <__mcmp+0x2c>
 800c6c0:	d305      	bcc.n	800c6ce <__mcmp+0x32>
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	4610      	mov	r0, r2
 800c6c6:	bd30      	pop	{r4, r5, pc}
 800c6c8:	4283      	cmp	r3, r0
 800c6ca:	d3f3      	bcc.n	800c6b4 <__mcmp+0x18>
 800c6cc:	e7fa      	b.n	800c6c4 <__mcmp+0x28>
 800c6ce:	f04f 32ff 	mov.w	r2, #4294967295
 800c6d2:	e7f7      	b.n	800c6c4 <__mcmp+0x28>

0800c6d4 <__mdiff>:
 800c6d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d8:	460c      	mov	r4, r1
 800c6da:	4606      	mov	r6, r0
 800c6dc:	4611      	mov	r1, r2
 800c6de:	4620      	mov	r0, r4
 800c6e0:	4690      	mov	r8, r2
 800c6e2:	f7ff ffdb 	bl	800c69c <__mcmp>
 800c6e6:	1e05      	subs	r5, r0, #0
 800c6e8:	d110      	bne.n	800c70c <__mdiff+0x38>
 800c6ea:	4629      	mov	r1, r5
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	f7ff fd0f 	bl	800c110 <_Balloc>
 800c6f2:	b930      	cbnz	r0, 800c702 <__mdiff+0x2e>
 800c6f4:	4b3a      	ldr	r3, [pc, #232]	; (800c7e0 <__mdiff+0x10c>)
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	f240 2137 	movw	r1, #567	; 0x237
 800c6fc:	4839      	ldr	r0, [pc, #228]	; (800c7e4 <__mdiff+0x110>)
 800c6fe:	f001 fb87 	bl	800de10 <__assert_func>
 800c702:	2301      	movs	r3, #1
 800c704:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c708:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c70c:	bfa4      	itt	ge
 800c70e:	4643      	movge	r3, r8
 800c710:	46a0      	movge	r8, r4
 800c712:	4630      	mov	r0, r6
 800c714:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c718:	bfa6      	itte	ge
 800c71a:	461c      	movge	r4, r3
 800c71c:	2500      	movge	r5, #0
 800c71e:	2501      	movlt	r5, #1
 800c720:	f7ff fcf6 	bl	800c110 <_Balloc>
 800c724:	b920      	cbnz	r0, 800c730 <__mdiff+0x5c>
 800c726:	4b2e      	ldr	r3, [pc, #184]	; (800c7e0 <__mdiff+0x10c>)
 800c728:	4602      	mov	r2, r0
 800c72a:	f240 2145 	movw	r1, #581	; 0x245
 800c72e:	e7e5      	b.n	800c6fc <__mdiff+0x28>
 800c730:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c734:	6926      	ldr	r6, [r4, #16]
 800c736:	60c5      	str	r5, [r0, #12]
 800c738:	f104 0914 	add.w	r9, r4, #20
 800c73c:	f108 0514 	add.w	r5, r8, #20
 800c740:	f100 0e14 	add.w	lr, r0, #20
 800c744:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c748:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c74c:	f108 0210 	add.w	r2, r8, #16
 800c750:	46f2      	mov	sl, lr
 800c752:	2100      	movs	r1, #0
 800c754:	f859 3b04 	ldr.w	r3, [r9], #4
 800c758:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c75c:	fa11 f88b 	uxtah	r8, r1, fp
 800c760:	b299      	uxth	r1, r3
 800c762:	0c1b      	lsrs	r3, r3, #16
 800c764:	eba8 0801 	sub.w	r8, r8, r1
 800c768:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c76c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c770:	fa1f f888 	uxth.w	r8, r8
 800c774:	1419      	asrs	r1, r3, #16
 800c776:	454e      	cmp	r6, r9
 800c778:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c77c:	f84a 3b04 	str.w	r3, [sl], #4
 800c780:	d8e8      	bhi.n	800c754 <__mdiff+0x80>
 800c782:	1b33      	subs	r3, r6, r4
 800c784:	3b15      	subs	r3, #21
 800c786:	f023 0303 	bic.w	r3, r3, #3
 800c78a:	3304      	adds	r3, #4
 800c78c:	3415      	adds	r4, #21
 800c78e:	42a6      	cmp	r6, r4
 800c790:	bf38      	it	cc
 800c792:	2304      	movcc	r3, #4
 800c794:	441d      	add	r5, r3
 800c796:	4473      	add	r3, lr
 800c798:	469e      	mov	lr, r3
 800c79a:	462e      	mov	r6, r5
 800c79c:	4566      	cmp	r6, ip
 800c79e:	d30e      	bcc.n	800c7be <__mdiff+0xea>
 800c7a0:	f10c 0203 	add.w	r2, ip, #3
 800c7a4:	1b52      	subs	r2, r2, r5
 800c7a6:	f022 0203 	bic.w	r2, r2, #3
 800c7aa:	3d03      	subs	r5, #3
 800c7ac:	45ac      	cmp	ip, r5
 800c7ae:	bf38      	it	cc
 800c7b0:	2200      	movcc	r2, #0
 800c7b2:	4413      	add	r3, r2
 800c7b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c7b8:	b17a      	cbz	r2, 800c7da <__mdiff+0x106>
 800c7ba:	6107      	str	r7, [r0, #16]
 800c7bc:	e7a4      	b.n	800c708 <__mdiff+0x34>
 800c7be:	f856 8b04 	ldr.w	r8, [r6], #4
 800c7c2:	fa11 f288 	uxtah	r2, r1, r8
 800c7c6:	1414      	asrs	r4, r2, #16
 800c7c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c7cc:	b292      	uxth	r2, r2
 800c7ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c7d2:	f84e 2b04 	str.w	r2, [lr], #4
 800c7d6:	1421      	asrs	r1, r4, #16
 800c7d8:	e7e0      	b.n	800c79c <__mdiff+0xc8>
 800c7da:	3f01      	subs	r7, #1
 800c7dc:	e7ea      	b.n	800c7b4 <__mdiff+0xe0>
 800c7de:	bf00      	nop
 800c7e0:	0801675e 	.word	0x0801675e
 800c7e4:	0801676f 	.word	0x0801676f

0800c7e8 <__ulp>:
 800c7e8:	b082      	sub	sp, #8
 800c7ea:	ed8d 0b00 	vstr	d0, [sp]
 800c7ee:	9a01      	ldr	r2, [sp, #4]
 800c7f0:	4b0f      	ldr	r3, [pc, #60]	; (800c830 <__ulp+0x48>)
 800c7f2:	4013      	ands	r3, r2
 800c7f4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	dc08      	bgt.n	800c80e <__ulp+0x26>
 800c7fc:	425b      	negs	r3, r3
 800c7fe:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c802:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c806:	da04      	bge.n	800c812 <__ulp+0x2a>
 800c808:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c80c:	4113      	asrs	r3, r2
 800c80e:	2200      	movs	r2, #0
 800c810:	e008      	b.n	800c824 <__ulp+0x3c>
 800c812:	f1a2 0314 	sub.w	r3, r2, #20
 800c816:	2b1e      	cmp	r3, #30
 800c818:	bfda      	itte	le
 800c81a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c81e:	40da      	lsrle	r2, r3
 800c820:	2201      	movgt	r2, #1
 800c822:	2300      	movs	r3, #0
 800c824:	4619      	mov	r1, r3
 800c826:	4610      	mov	r0, r2
 800c828:	ec41 0b10 	vmov	d0, r0, r1
 800c82c:	b002      	add	sp, #8
 800c82e:	4770      	bx	lr
 800c830:	7ff00000 	.word	0x7ff00000

0800c834 <__b2d>:
 800c834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c838:	6906      	ldr	r6, [r0, #16]
 800c83a:	f100 0814 	add.w	r8, r0, #20
 800c83e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c842:	1f37      	subs	r7, r6, #4
 800c844:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c848:	4610      	mov	r0, r2
 800c84a:	f7ff fd53 	bl	800c2f4 <__hi0bits>
 800c84e:	f1c0 0320 	rsb	r3, r0, #32
 800c852:	280a      	cmp	r0, #10
 800c854:	600b      	str	r3, [r1, #0]
 800c856:	491b      	ldr	r1, [pc, #108]	; (800c8c4 <__b2d+0x90>)
 800c858:	dc15      	bgt.n	800c886 <__b2d+0x52>
 800c85a:	f1c0 0c0b 	rsb	ip, r0, #11
 800c85e:	fa22 f30c 	lsr.w	r3, r2, ip
 800c862:	45b8      	cmp	r8, r7
 800c864:	ea43 0501 	orr.w	r5, r3, r1
 800c868:	bf34      	ite	cc
 800c86a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c86e:	2300      	movcs	r3, #0
 800c870:	3015      	adds	r0, #21
 800c872:	fa02 f000 	lsl.w	r0, r2, r0
 800c876:	fa23 f30c 	lsr.w	r3, r3, ip
 800c87a:	4303      	orrs	r3, r0
 800c87c:	461c      	mov	r4, r3
 800c87e:	ec45 4b10 	vmov	d0, r4, r5
 800c882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c886:	45b8      	cmp	r8, r7
 800c888:	bf3a      	itte	cc
 800c88a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c88e:	f1a6 0708 	subcc.w	r7, r6, #8
 800c892:	2300      	movcs	r3, #0
 800c894:	380b      	subs	r0, #11
 800c896:	d012      	beq.n	800c8be <__b2d+0x8a>
 800c898:	f1c0 0120 	rsb	r1, r0, #32
 800c89c:	fa23 f401 	lsr.w	r4, r3, r1
 800c8a0:	4082      	lsls	r2, r0
 800c8a2:	4322      	orrs	r2, r4
 800c8a4:	4547      	cmp	r7, r8
 800c8a6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800c8aa:	bf8c      	ite	hi
 800c8ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c8b0:	2200      	movls	r2, #0
 800c8b2:	4083      	lsls	r3, r0
 800c8b4:	40ca      	lsrs	r2, r1
 800c8b6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	e7de      	b.n	800c87c <__b2d+0x48>
 800c8be:	ea42 0501 	orr.w	r5, r2, r1
 800c8c2:	e7db      	b.n	800c87c <__b2d+0x48>
 800c8c4:	3ff00000 	.word	0x3ff00000

0800c8c8 <__d2b>:
 800c8c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8cc:	460f      	mov	r7, r1
 800c8ce:	2101      	movs	r1, #1
 800c8d0:	ec59 8b10 	vmov	r8, r9, d0
 800c8d4:	4616      	mov	r6, r2
 800c8d6:	f7ff fc1b 	bl	800c110 <_Balloc>
 800c8da:	4604      	mov	r4, r0
 800c8dc:	b930      	cbnz	r0, 800c8ec <__d2b+0x24>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	4b24      	ldr	r3, [pc, #144]	; (800c974 <__d2b+0xac>)
 800c8e2:	4825      	ldr	r0, [pc, #148]	; (800c978 <__d2b+0xb0>)
 800c8e4:	f240 310f 	movw	r1, #783	; 0x30f
 800c8e8:	f001 fa92 	bl	800de10 <__assert_func>
 800c8ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8f4:	bb2d      	cbnz	r5, 800c942 <__d2b+0x7a>
 800c8f6:	9301      	str	r3, [sp, #4]
 800c8f8:	f1b8 0300 	subs.w	r3, r8, #0
 800c8fc:	d026      	beq.n	800c94c <__d2b+0x84>
 800c8fe:	4668      	mov	r0, sp
 800c900:	9300      	str	r3, [sp, #0]
 800c902:	f7ff fd17 	bl	800c334 <__lo0bits>
 800c906:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c90a:	b1e8      	cbz	r0, 800c948 <__d2b+0x80>
 800c90c:	f1c0 0320 	rsb	r3, r0, #32
 800c910:	fa02 f303 	lsl.w	r3, r2, r3
 800c914:	430b      	orrs	r3, r1
 800c916:	40c2      	lsrs	r2, r0
 800c918:	6163      	str	r3, [r4, #20]
 800c91a:	9201      	str	r2, [sp, #4]
 800c91c:	9b01      	ldr	r3, [sp, #4]
 800c91e:	61a3      	str	r3, [r4, #24]
 800c920:	2b00      	cmp	r3, #0
 800c922:	bf14      	ite	ne
 800c924:	2202      	movne	r2, #2
 800c926:	2201      	moveq	r2, #1
 800c928:	6122      	str	r2, [r4, #16]
 800c92a:	b1bd      	cbz	r5, 800c95c <__d2b+0x94>
 800c92c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c930:	4405      	add	r5, r0
 800c932:	603d      	str	r5, [r7, #0]
 800c934:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c938:	6030      	str	r0, [r6, #0]
 800c93a:	4620      	mov	r0, r4
 800c93c:	b003      	add	sp, #12
 800c93e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c946:	e7d6      	b.n	800c8f6 <__d2b+0x2e>
 800c948:	6161      	str	r1, [r4, #20]
 800c94a:	e7e7      	b.n	800c91c <__d2b+0x54>
 800c94c:	a801      	add	r0, sp, #4
 800c94e:	f7ff fcf1 	bl	800c334 <__lo0bits>
 800c952:	9b01      	ldr	r3, [sp, #4]
 800c954:	6163      	str	r3, [r4, #20]
 800c956:	3020      	adds	r0, #32
 800c958:	2201      	movs	r2, #1
 800c95a:	e7e5      	b.n	800c928 <__d2b+0x60>
 800c95c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c960:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c964:	6038      	str	r0, [r7, #0]
 800c966:	6918      	ldr	r0, [r3, #16]
 800c968:	f7ff fcc4 	bl	800c2f4 <__hi0bits>
 800c96c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c970:	e7e2      	b.n	800c938 <__d2b+0x70>
 800c972:	bf00      	nop
 800c974:	0801675e 	.word	0x0801675e
 800c978:	0801676f 	.word	0x0801676f

0800c97c <__ratio>:
 800c97c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c980:	4688      	mov	r8, r1
 800c982:	4669      	mov	r1, sp
 800c984:	4681      	mov	r9, r0
 800c986:	f7ff ff55 	bl	800c834 <__b2d>
 800c98a:	a901      	add	r1, sp, #4
 800c98c:	4640      	mov	r0, r8
 800c98e:	ec55 4b10 	vmov	r4, r5, d0
 800c992:	ee10 aa10 	vmov	sl, s0
 800c996:	f7ff ff4d 	bl	800c834 <__b2d>
 800c99a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c99e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c9a2:	1ad2      	subs	r2, r2, r3
 800c9a4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c9a8:	1a5b      	subs	r3, r3, r1
 800c9aa:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c9ae:	ec57 6b10 	vmov	r6, r7, d0
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	bfd6      	itet	le
 800c9b6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c9ba:	462a      	movgt	r2, r5
 800c9bc:	463a      	movle	r2, r7
 800c9be:	46ab      	mov	fp, r5
 800c9c0:	bfd6      	itet	le
 800c9c2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c9c6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c9ca:	ee00 3a90 	vmovle	s1, r3
 800c9ce:	ec4b ab17 	vmov	d7, sl, fp
 800c9d2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c9d6:	b003      	add	sp, #12
 800c9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9dc <__copybits>:
 800c9dc:	3901      	subs	r1, #1
 800c9de:	b570      	push	{r4, r5, r6, lr}
 800c9e0:	1149      	asrs	r1, r1, #5
 800c9e2:	6914      	ldr	r4, [r2, #16]
 800c9e4:	3101      	adds	r1, #1
 800c9e6:	f102 0314 	add.w	r3, r2, #20
 800c9ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9f2:	1f05      	subs	r5, r0, #4
 800c9f4:	42a3      	cmp	r3, r4
 800c9f6:	d30c      	bcc.n	800ca12 <__copybits+0x36>
 800c9f8:	1aa3      	subs	r3, r4, r2
 800c9fa:	3b11      	subs	r3, #17
 800c9fc:	f023 0303 	bic.w	r3, r3, #3
 800ca00:	3211      	adds	r2, #17
 800ca02:	42a2      	cmp	r2, r4
 800ca04:	bf88      	it	hi
 800ca06:	2300      	movhi	r3, #0
 800ca08:	4418      	add	r0, r3
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	4288      	cmp	r0, r1
 800ca0e:	d305      	bcc.n	800ca1c <__copybits+0x40>
 800ca10:	bd70      	pop	{r4, r5, r6, pc}
 800ca12:	f853 6b04 	ldr.w	r6, [r3], #4
 800ca16:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca1a:	e7eb      	b.n	800c9f4 <__copybits+0x18>
 800ca1c:	f840 3b04 	str.w	r3, [r0], #4
 800ca20:	e7f4      	b.n	800ca0c <__copybits+0x30>

0800ca22 <__any_on>:
 800ca22:	f100 0214 	add.w	r2, r0, #20
 800ca26:	6900      	ldr	r0, [r0, #16]
 800ca28:	114b      	asrs	r3, r1, #5
 800ca2a:	4298      	cmp	r0, r3
 800ca2c:	b510      	push	{r4, lr}
 800ca2e:	db11      	blt.n	800ca54 <__any_on+0x32>
 800ca30:	dd0a      	ble.n	800ca48 <__any_on+0x26>
 800ca32:	f011 011f 	ands.w	r1, r1, #31
 800ca36:	d007      	beq.n	800ca48 <__any_on+0x26>
 800ca38:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca3c:	fa24 f001 	lsr.w	r0, r4, r1
 800ca40:	fa00 f101 	lsl.w	r1, r0, r1
 800ca44:	428c      	cmp	r4, r1
 800ca46:	d10b      	bne.n	800ca60 <__any_on+0x3e>
 800ca48:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d803      	bhi.n	800ca58 <__any_on+0x36>
 800ca50:	2000      	movs	r0, #0
 800ca52:	bd10      	pop	{r4, pc}
 800ca54:	4603      	mov	r3, r0
 800ca56:	e7f7      	b.n	800ca48 <__any_on+0x26>
 800ca58:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca5c:	2900      	cmp	r1, #0
 800ca5e:	d0f5      	beq.n	800ca4c <__any_on+0x2a>
 800ca60:	2001      	movs	r0, #1
 800ca62:	e7f6      	b.n	800ca52 <__any_on+0x30>

0800ca64 <sulp>:
 800ca64:	b570      	push	{r4, r5, r6, lr}
 800ca66:	4604      	mov	r4, r0
 800ca68:	460d      	mov	r5, r1
 800ca6a:	4616      	mov	r6, r2
 800ca6c:	ec45 4b10 	vmov	d0, r4, r5
 800ca70:	f7ff feba 	bl	800c7e8 <__ulp>
 800ca74:	b17e      	cbz	r6, 800ca96 <sulp+0x32>
 800ca76:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	dd09      	ble.n	800ca96 <sulp+0x32>
 800ca82:	051b      	lsls	r3, r3, #20
 800ca84:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800ca88:	2000      	movs	r0, #0
 800ca8a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800ca8e:	ec41 0b17 	vmov	d7, r0, r1
 800ca92:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ca96:	bd70      	pop	{r4, r5, r6, pc}

0800ca98 <_strtod_l>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	ed2d 8b0e 	vpush	{d8-d14}
 800caa0:	b097      	sub	sp, #92	; 0x5c
 800caa2:	4604      	mov	r4, r0
 800caa4:	920d      	str	r2, [sp, #52]	; 0x34
 800caa6:	2200      	movs	r2, #0
 800caa8:	9212      	str	r2, [sp, #72]	; 0x48
 800caaa:	468a      	mov	sl, r1
 800caac:	f04f 0800 	mov.w	r8, #0
 800cab0:	f04f 0900 	mov.w	r9, #0
 800cab4:	460a      	mov	r2, r1
 800cab6:	9211      	str	r2, [sp, #68]	; 0x44
 800cab8:	7811      	ldrb	r1, [r2, #0]
 800caba:	292b      	cmp	r1, #43	; 0x2b
 800cabc:	d04c      	beq.n	800cb58 <_strtod_l+0xc0>
 800cabe:	d839      	bhi.n	800cb34 <_strtod_l+0x9c>
 800cac0:	290d      	cmp	r1, #13
 800cac2:	d833      	bhi.n	800cb2c <_strtod_l+0x94>
 800cac4:	2908      	cmp	r1, #8
 800cac6:	d833      	bhi.n	800cb30 <_strtod_l+0x98>
 800cac8:	2900      	cmp	r1, #0
 800caca:	d03c      	beq.n	800cb46 <_strtod_l+0xae>
 800cacc:	2200      	movs	r2, #0
 800cace:	9208      	str	r2, [sp, #32]
 800cad0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800cad2:	7832      	ldrb	r2, [r6, #0]
 800cad4:	2a30      	cmp	r2, #48	; 0x30
 800cad6:	f040 80b8 	bne.w	800cc4a <_strtod_l+0x1b2>
 800cada:	7872      	ldrb	r2, [r6, #1]
 800cadc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800cae0:	2a58      	cmp	r2, #88	; 0x58
 800cae2:	d170      	bne.n	800cbc6 <_strtod_l+0x12e>
 800cae4:	9302      	str	r3, [sp, #8]
 800cae6:	9b08      	ldr	r3, [sp, #32]
 800cae8:	9301      	str	r3, [sp, #4]
 800caea:	ab12      	add	r3, sp, #72	; 0x48
 800caec:	9300      	str	r3, [sp, #0]
 800caee:	4a91      	ldr	r2, [pc, #580]	; (800cd34 <_strtod_l+0x29c>)
 800caf0:	ab13      	add	r3, sp, #76	; 0x4c
 800caf2:	a911      	add	r1, sp, #68	; 0x44
 800caf4:	4620      	mov	r0, r4
 800caf6:	f001 fa11 	bl	800df1c <__gethex>
 800cafa:	f010 070f 	ands.w	r7, r0, #15
 800cafe:	4605      	mov	r5, r0
 800cb00:	d005      	beq.n	800cb0e <_strtod_l+0x76>
 800cb02:	2f06      	cmp	r7, #6
 800cb04:	d12a      	bne.n	800cb5c <_strtod_l+0xc4>
 800cb06:	3601      	adds	r6, #1
 800cb08:	2300      	movs	r3, #0
 800cb0a:	9611      	str	r6, [sp, #68]	; 0x44
 800cb0c:	9308      	str	r3, [sp, #32]
 800cb0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	f040 8555 	bne.w	800d5c0 <_strtod_l+0xb28>
 800cb16:	9b08      	ldr	r3, [sp, #32]
 800cb18:	ec49 8b10 	vmov	d0, r8, r9
 800cb1c:	b1cb      	cbz	r3, 800cb52 <_strtod_l+0xba>
 800cb1e:	eeb1 0b40 	vneg.f64	d0, d0
 800cb22:	b017      	add	sp, #92	; 0x5c
 800cb24:	ecbd 8b0e 	vpop	{d8-d14}
 800cb28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2c:	2920      	cmp	r1, #32
 800cb2e:	d1cd      	bne.n	800cacc <_strtod_l+0x34>
 800cb30:	3201      	adds	r2, #1
 800cb32:	e7c0      	b.n	800cab6 <_strtod_l+0x1e>
 800cb34:	292d      	cmp	r1, #45	; 0x2d
 800cb36:	d1c9      	bne.n	800cacc <_strtod_l+0x34>
 800cb38:	2101      	movs	r1, #1
 800cb3a:	9108      	str	r1, [sp, #32]
 800cb3c:	1c51      	adds	r1, r2, #1
 800cb3e:	9111      	str	r1, [sp, #68]	; 0x44
 800cb40:	7852      	ldrb	r2, [r2, #1]
 800cb42:	2a00      	cmp	r2, #0
 800cb44:	d1c4      	bne.n	800cad0 <_strtod_l+0x38>
 800cb46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb48:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	f040 8535 	bne.w	800d5bc <_strtod_l+0xb24>
 800cb52:	ec49 8b10 	vmov	d0, r8, r9
 800cb56:	e7e4      	b.n	800cb22 <_strtod_l+0x8a>
 800cb58:	2100      	movs	r1, #0
 800cb5a:	e7ee      	b.n	800cb3a <_strtod_l+0xa2>
 800cb5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb5e:	b13a      	cbz	r2, 800cb70 <_strtod_l+0xd8>
 800cb60:	2135      	movs	r1, #53	; 0x35
 800cb62:	a814      	add	r0, sp, #80	; 0x50
 800cb64:	f7ff ff3a 	bl	800c9dc <__copybits>
 800cb68:	9912      	ldr	r1, [sp, #72]	; 0x48
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	f7ff fb10 	bl	800c190 <_Bfree>
 800cb70:	1e7b      	subs	r3, r7, #1
 800cb72:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cb74:	2b04      	cmp	r3, #4
 800cb76:	d806      	bhi.n	800cb86 <_strtod_l+0xee>
 800cb78:	e8df f003 	tbb	[pc, r3]
 800cb7c:	201d0314 	.word	0x201d0314
 800cb80:	14          	.byte	0x14
 800cb81:	00          	.byte	0x00
 800cb82:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800cb86:	05eb      	lsls	r3, r5, #23
 800cb88:	bf48      	it	mi
 800cb8a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800cb8e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cb92:	0d1b      	lsrs	r3, r3, #20
 800cb94:	051b      	lsls	r3, r3, #20
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d1b9      	bne.n	800cb0e <_strtod_l+0x76>
 800cb9a:	f7fe fc2d 	bl	800b3f8 <__errno>
 800cb9e:	2322      	movs	r3, #34	; 0x22
 800cba0:	6003      	str	r3, [r0, #0]
 800cba2:	e7b4      	b.n	800cb0e <_strtod_l+0x76>
 800cba4:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800cba8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cbac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cbb0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800cbb4:	e7e7      	b.n	800cb86 <_strtod_l+0xee>
 800cbb6:	f8df 9184 	ldr.w	r9, [pc, #388]	; 800cd3c <_strtod_l+0x2a4>
 800cbba:	e7e4      	b.n	800cb86 <_strtod_l+0xee>
 800cbbc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800cbc0:	f04f 38ff 	mov.w	r8, #4294967295
 800cbc4:	e7df      	b.n	800cb86 <_strtod_l+0xee>
 800cbc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbc8:	1c5a      	adds	r2, r3, #1
 800cbca:	9211      	str	r2, [sp, #68]	; 0x44
 800cbcc:	785b      	ldrb	r3, [r3, #1]
 800cbce:	2b30      	cmp	r3, #48	; 0x30
 800cbd0:	d0f9      	beq.n	800cbc6 <_strtod_l+0x12e>
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d09b      	beq.n	800cb0e <_strtod_l+0x76>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	9306      	str	r3, [sp, #24]
 800cbda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbdc:	9309      	str	r3, [sp, #36]	; 0x24
 800cbde:	2300      	movs	r3, #0
 800cbe0:	9305      	str	r3, [sp, #20]
 800cbe2:	9307      	str	r3, [sp, #28]
 800cbe4:	461e      	mov	r6, r3
 800cbe6:	220a      	movs	r2, #10
 800cbe8:	9811      	ldr	r0, [sp, #68]	; 0x44
 800cbea:	7805      	ldrb	r5, [r0, #0]
 800cbec:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800cbf0:	b2d9      	uxtb	r1, r3
 800cbf2:	2909      	cmp	r1, #9
 800cbf4:	d92b      	bls.n	800cc4e <_strtod_l+0x1b6>
 800cbf6:	4950      	ldr	r1, [pc, #320]	; (800cd38 <_strtod_l+0x2a0>)
 800cbf8:	2201      	movs	r2, #1
 800cbfa:	f001 f8cb 	bl	800dd94 <strncmp>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d035      	beq.n	800cc6e <_strtod_l+0x1d6>
 800cc02:	2000      	movs	r0, #0
 800cc04:	462a      	mov	r2, r5
 800cc06:	4633      	mov	r3, r6
 800cc08:	4683      	mov	fp, r0
 800cc0a:	4601      	mov	r1, r0
 800cc0c:	2a65      	cmp	r2, #101	; 0x65
 800cc0e:	d001      	beq.n	800cc14 <_strtod_l+0x17c>
 800cc10:	2a45      	cmp	r2, #69	; 0x45
 800cc12:	d118      	bne.n	800cc46 <_strtod_l+0x1ae>
 800cc14:	b91b      	cbnz	r3, 800cc1e <_strtod_l+0x186>
 800cc16:	9b06      	ldr	r3, [sp, #24]
 800cc18:	4303      	orrs	r3, r0
 800cc1a:	d094      	beq.n	800cb46 <_strtod_l+0xae>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800cc22:	f10a 0201 	add.w	r2, sl, #1
 800cc26:	9211      	str	r2, [sp, #68]	; 0x44
 800cc28:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800cc2c:	2a2b      	cmp	r2, #43	; 0x2b
 800cc2e:	d075      	beq.n	800cd1c <_strtod_l+0x284>
 800cc30:	2a2d      	cmp	r2, #45	; 0x2d
 800cc32:	d07b      	beq.n	800cd2c <_strtod_l+0x294>
 800cc34:	f04f 0e00 	mov.w	lr, #0
 800cc38:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800cc3c:	2d09      	cmp	r5, #9
 800cc3e:	f240 8083 	bls.w	800cd48 <_strtod_l+0x2b0>
 800cc42:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800cc46:	2500      	movs	r5, #0
 800cc48:	e09e      	b.n	800cd88 <_strtod_l+0x2f0>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	e7c4      	b.n	800cbd8 <_strtod_l+0x140>
 800cc4e:	2e08      	cmp	r6, #8
 800cc50:	bfd5      	itete	le
 800cc52:	9907      	ldrle	r1, [sp, #28]
 800cc54:	9905      	ldrgt	r1, [sp, #20]
 800cc56:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc5a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800cc5e:	f100 0001 	add.w	r0, r0, #1
 800cc62:	bfd4      	ite	le
 800cc64:	9307      	strle	r3, [sp, #28]
 800cc66:	9305      	strgt	r3, [sp, #20]
 800cc68:	3601      	adds	r6, #1
 800cc6a:	9011      	str	r0, [sp, #68]	; 0x44
 800cc6c:	e7bc      	b.n	800cbe8 <_strtod_l+0x150>
 800cc6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cc70:	1c5a      	adds	r2, r3, #1
 800cc72:	9211      	str	r2, [sp, #68]	; 0x44
 800cc74:	785a      	ldrb	r2, [r3, #1]
 800cc76:	b3ae      	cbz	r6, 800cce4 <_strtod_l+0x24c>
 800cc78:	4683      	mov	fp, r0
 800cc7a:	4633      	mov	r3, r6
 800cc7c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cc80:	2909      	cmp	r1, #9
 800cc82:	d912      	bls.n	800ccaa <_strtod_l+0x212>
 800cc84:	2101      	movs	r1, #1
 800cc86:	e7c1      	b.n	800cc0c <_strtod_l+0x174>
 800cc88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cc8a:	1c5a      	adds	r2, r3, #1
 800cc8c:	9211      	str	r2, [sp, #68]	; 0x44
 800cc8e:	785a      	ldrb	r2, [r3, #1]
 800cc90:	3001      	adds	r0, #1
 800cc92:	2a30      	cmp	r2, #48	; 0x30
 800cc94:	d0f8      	beq.n	800cc88 <_strtod_l+0x1f0>
 800cc96:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cc9a:	2b08      	cmp	r3, #8
 800cc9c:	f200 8495 	bhi.w	800d5ca <_strtod_l+0xb32>
 800cca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cca2:	9309      	str	r3, [sp, #36]	; 0x24
 800cca4:	4683      	mov	fp, r0
 800cca6:	2000      	movs	r0, #0
 800cca8:	4603      	mov	r3, r0
 800ccaa:	3a30      	subs	r2, #48	; 0x30
 800ccac:	f100 0101 	add.w	r1, r0, #1
 800ccb0:	d012      	beq.n	800ccd8 <_strtod_l+0x240>
 800ccb2:	448b      	add	fp, r1
 800ccb4:	eb00 0c03 	add.w	ip, r0, r3
 800ccb8:	4619      	mov	r1, r3
 800ccba:	250a      	movs	r5, #10
 800ccbc:	4561      	cmp	r1, ip
 800ccbe:	d113      	bne.n	800cce8 <_strtod_l+0x250>
 800ccc0:	1819      	adds	r1, r3, r0
 800ccc2:	2908      	cmp	r1, #8
 800ccc4:	f103 0301 	add.w	r3, r3, #1
 800ccc8:	4403      	add	r3, r0
 800ccca:	dc1b      	bgt.n	800cd04 <_strtod_l+0x26c>
 800cccc:	9807      	ldr	r0, [sp, #28]
 800ccce:	210a      	movs	r1, #10
 800ccd0:	fb01 2200 	mla	r2, r1, r0, r2
 800ccd4:	9207      	str	r2, [sp, #28]
 800ccd6:	2100      	movs	r1, #0
 800ccd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ccda:	1c50      	adds	r0, r2, #1
 800ccdc:	9011      	str	r0, [sp, #68]	; 0x44
 800ccde:	7852      	ldrb	r2, [r2, #1]
 800cce0:	4608      	mov	r0, r1
 800cce2:	e7cb      	b.n	800cc7c <_strtod_l+0x1e4>
 800cce4:	4630      	mov	r0, r6
 800cce6:	e7d4      	b.n	800cc92 <_strtod_l+0x1fa>
 800cce8:	2908      	cmp	r1, #8
 800ccea:	f101 0101 	add.w	r1, r1, #1
 800ccee:	dc03      	bgt.n	800ccf8 <_strtod_l+0x260>
 800ccf0:	9f07      	ldr	r7, [sp, #28]
 800ccf2:	436f      	muls	r7, r5
 800ccf4:	9707      	str	r7, [sp, #28]
 800ccf6:	e7e1      	b.n	800ccbc <_strtod_l+0x224>
 800ccf8:	2910      	cmp	r1, #16
 800ccfa:	bfde      	ittt	le
 800ccfc:	9f05      	ldrle	r7, [sp, #20]
 800ccfe:	436f      	mulle	r7, r5
 800cd00:	9705      	strle	r7, [sp, #20]
 800cd02:	e7db      	b.n	800ccbc <_strtod_l+0x224>
 800cd04:	2b10      	cmp	r3, #16
 800cd06:	bfdf      	itttt	le
 800cd08:	9805      	ldrle	r0, [sp, #20]
 800cd0a:	210a      	movle	r1, #10
 800cd0c:	fb01 2200 	mlale	r2, r1, r0, r2
 800cd10:	9205      	strle	r2, [sp, #20]
 800cd12:	e7e0      	b.n	800ccd6 <_strtod_l+0x23e>
 800cd14:	f04f 0b00 	mov.w	fp, #0
 800cd18:	2101      	movs	r1, #1
 800cd1a:	e77c      	b.n	800cc16 <_strtod_l+0x17e>
 800cd1c:	f04f 0e00 	mov.w	lr, #0
 800cd20:	f10a 0202 	add.w	r2, sl, #2
 800cd24:	9211      	str	r2, [sp, #68]	; 0x44
 800cd26:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800cd2a:	e785      	b.n	800cc38 <_strtod_l+0x1a0>
 800cd2c:	f04f 0e01 	mov.w	lr, #1
 800cd30:	e7f6      	b.n	800cd20 <_strtod_l+0x288>
 800cd32:	bf00      	nop
 800cd34:	080168c8 	.word	0x080168c8
 800cd38:	080168c4 	.word	0x080168c4
 800cd3c:	7ff00000 	.word	0x7ff00000
 800cd40:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cd42:	1c55      	adds	r5, r2, #1
 800cd44:	9511      	str	r5, [sp, #68]	; 0x44
 800cd46:	7852      	ldrb	r2, [r2, #1]
 800cd48:	2a30      	cmp	r2, #48	; 0x30
 800cd4a:	d0f9      	beq.n	800cd40 <_strtod_l+0x2a8>
 800cd4c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800cd50:	2d08      	cmp	r5, #8
 800cd52:	f63f af78 	bhi.w	800cc46 <_strtod_l+0x1ae>
 800cd56:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800cd5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cd5c:	920a      	str	r2, [sp, #40]	; 0x28
 800cd5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cd60:	1c55      	adds	r5, r2, #1
 800cd62:	9511      	str	r5, [sp, #68]	; 0x44
 800cd64:	7852      	ldrb	r2, [r2, #1]
 800cd66:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800cd6a:	2f09      	cmp	r7, #9
 800cd6c:	d937      	bls.n	800cdde <_strtod_l+0x346>
 800cd6e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800cd70:	1bed      	subs	r5, r5, r7
 800cd72:	2d08      	cmp	r5, #8
 800cd74:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800cd78:	dc02      	bgt.n	800cd80 <_strtod_l+0x2e8>
 800cd7a:	4565      	cmp	r5, ip
 800cd7c:	bfa8      	it	ge
 800cd7e:	4665      	movge	r5, ip
 800cd80:	f1be 0f00 	cmp.w	lr, #0
 800cd84:	d000      	beq.n	800cd88 <_strtod_l+0x2f0>
 800cd86:	426d      	negs	r5, r5
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d14d      	bne.n	800ce28 <_strtod_l+0x390>
 800cd8c:	9b06      	ldr	r3, [sp, #24]
 800cd8e:	4303      	orrs	r3, r0
 800cd90:	f47f aebd 	bne.w	800cb0e <_strtod_l+0x76>
 800cd94:	2900      	cmp	r1, #0
 800cd96:	f47f aed6 	bne.w	800cb46 <_strtod_l+0xae>
 800cd9a:	2a69      	cmp	r2, #105	; 0x69
 800cd9c:	d027      	beq.n	800cdee <_strtod_l+0x356>
 800cd9e:	dc24      	bgt.n	800cdea <_strtod_l+0x352>
 800cda0:	2a49      	cmp	r2, #73	; 0x49
 800cda2:	d024      	beq.n	800cdee <_strtod_l+0x356>
 800cda4:	2a4e      	cmp	r2, #78	; 0x4e
 800cda6:	f47f aece 	bne.w	800cb46 <_strtod_l+0xae>
 800cdaa:	4995      	ldr	r1, [pc, #596]	; (800d000 <_strtod_l+0x568>)
 800cdac:	a811      	add	r0, sp, #68	; 0x44
 800cdae:	f001 faf5 	bl	800e39c <__match>
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	f43f aec7 	beq.w	800cb46 <_strtod_l+0xae>
 800cdb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	2b28      	cmp	r3, #40	; 0x28
 800cdbe:	d12d      	bne.n	800ce1c <_strtod_l+0x384>
 800cdc0:	4990      	ldr	r1, [pc, #576]	; (800d004 <_strtod_l+0x56c>)
 800cdc2:	aa14      	add	r2, sp, #80	; 0x50
 800cdc4:	a811      	add	r0, sp, #68	; 0x44
 800cdc6:	f001 fafd 	bl	800e3c4 <__hexnan>
 800cdca:	2805      	cmp	r0, #5
 800cdcc:	d126      	bne.n	800ce1c <_strtod_l+0x384>
 800cdce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cdd0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800cdd4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800cdd8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800cddc:	e697      	b.n	800cb0e <_strtod_l+0x76>
 800cdde:	250a      	movs	r5, #10
 800cde0:	fb05 2c0c 	mla	ip, r5, ip, r2
 800cde4:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800cde8:	e7b9      	b.n	800cd5e <_strtod_l+0x2c6>
 800cdea:	2a6e      	cmp	r2, #110	; 0x6e
 800cdec:	e7db      	b.n	800cda6 <_strtod_l+0x30e>
 800cdee:	4986      	ldr	r1, [pc, #536]	; (800d008 <_strtod_l+0x570>)
 800cdf0:	a811      	add	r0, sp, #68	; 0x44
 800cdf2:	f001 fad3 	bl	800e39c <__match>
 800cdf6:	2800      	cmp	r0, #0
 800cdf8:	f43f aea5 	beq.w	800cb46 <_strtod_l+0xae>
 800cdfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cdfe:	4983      	ldr	r1, [pc, #524]	; (800d00c <_strtod_l+0x574>)
 800ce00:	3b01      	subs	r3, #1
 800ce02:	a811      	add	r0, sp, #68	; 0x44
 800ce04:	9311      	str	r3, [sp, #68]	; 0x44
 800ce06:	f001 fac9 	bl	800e39c <__match>
 800ce0a:	b910      	cbnz	r0, 800ce12 <_strtod_l+0x37a>
 800ce0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ce0e:	3301      	adds	r3, #1
 800ce10:	9311      	str	r3, [sp, #68]	; 0x44
 800ce12:	f8df 920c 	ldr.w	r9, [pc, #524]	; 800d020 <_strtod_l+0x588>
 800ce16:	f04f 0800 	mov.w	r8, #0
 800ce1a:	e678      	b.n	800cb0e <_strtod_l+0x76>
 800ce1c:	487c      	ldr	r0, [pc, #496]	; (800d010 <_strtod_l+0x578>)
 800ce1e:	f000 ffef 	bl	800de00 <nan>
 800ce22:	ec59 8b10 	vmov	r8, r9, d0
 800ce26:	e672      	b.n	800cb0e <_strtod_l+0x76>
 800ce28:	eddd 7a07 	vldr	s15, [sp, #28]
 800ce2c:	eba5 020b 	sub.w	r2, r5, fp
 800ce30:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ce34:	2e00      	cmp	r6, #0
 800ce36:	bf08      	it	eq
 800ce38:	461e      	moveq	r6, r3
 800ce3a:	2b10      	cmp	r3, #16
 800ce3c:	9206      	str	r2, [sp, #24]
 800ce3e:	461a      	mov	r2, r3
 800ce40:	bfa8      	it	ge
 800ce42:	2210      	movge	r2, #16
 800ce44:	2b09      	cmp	r3, #9
 800ce46:	ec59 8b17 	vmov	r8, r9, d7
 800ce4a:	dd0c      	ble.n	800ce66 <_strtod_l+0x3ce>
 800ce4c:	4971      	ldr	r1, [pc, #452]	; (800d014 <_strtod_l+0x57c>)
 800ce4e:	eddd 6a05 	vldr	s13, [sp, #20]
 800ce52:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ce56:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800ce5a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800ce5e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ce62:	ec59 8b16 	vmov	r8, r9, d6
 800ce66:	2b0f      	cmp	r3, #15
 800ce68:	dc37      	bgt.n	800ceda <_strtod_l+0x442>
 800ce6a:	9906      	ldr	r1, [sp, #24]
 800ce6c:	2900      	cmp	r1, #0
 800ce6e:	f43f ae4e 	beq.w	800cb0e <_strtod_l+0x76>
 800ce72:	dd23      	ble.n	800cebc <_strtod_l+0x424>
 800ce74:	2916      	cmp	r1, #22
 800ce76:	dc0b      	bgt.n	800ce90 <_strtod_l+0x3f8>
 800ce78:	4b66      	ldr	r3, [pc, #408]	; (800d014 <_strtod_l+0x57c>)
 800ce7a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800ce7e:	ed93 7b00 	vldr	d7, [r3]
 800ce82:	ec49 8b16 	vmov	d6, r8, r9
 800ce86:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce8a:	ec59 8b17 	vmov	r8, r9, d7
 800ce8e:	e63e      	b.n	800cb0e <_strtod_l+0x76>
 800ce90:	9806      	ldr	r0, [sp, #24]
 800ce92:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800ce96:	4281      	cmp	r1, r0
 800ce98:	db1f      	blt.n	800ceda <_strtod_l+0x442>
 800ce9a:	4a5e      	ldr	r2, [pc, #376]	; (800d014 <_strtod_l+0x57c>)
 800ce9c:	f1c3 030f 	rsb	r3, r3, #15
 800cea0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800cea4:	ed91 7b00 	vldr	d7, [r1]
 800cea8:	ec49 8b16 	vmov	d6, r8, r9
 800ceac:	1ac3      	subs	r3, r0, r3
 800ceae:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ceb2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ceb6:	ed92 6b00 	vldr	d6, [r2]
 800ceba:	e7e4      	b.n	800ce86 <_strtod_l+0x3ee>
 800cebc:	9906      	ldr	r1, [sp, #24]
 800cebe:	3116      	adds	r1, #22
 800cec0:	db0b      	blt.n	800ceda <_strtod_l+0x442>
 800cec2:	4b54      	ldr	r3, [pc, #336]	; (800d014 <_strtod_l+0x57c>)
 800cec4:	ebab 0505 	sub.w	r5, fp, r5
 800cec8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cecc:	ed95 7b00 	vldr	d7, [r5]
 800ced0:	ec49 8b16 	vmov	d6, r8, r9
 800ced4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ced8:	e7d7      	b.n	800ce8a <_strtod_l+0x3f2>
 800ceda:	9906      	ldr	r1, [sp, #24]
 800cedc:	1a9a      	subs	r2, r3, r2
 800cede:	440a      	add	r2, r1
 800cee0:	2a00      	cmp	r2, #0
 800cee2:	dd6e      	ble.n	800cfc2 <_strtod_l+0x52a>
 800cee4:	f012 000f 	ands.w	r0, r2, #15
 800cee8:	d00a      	beq.n	800cf00 <_strtod_l+0x468>
 800ceea:	494a      	ldr	r1, [pc, #296]	; (800d014 <_strtod_l+0x57c>)
 800ceec:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cef0:	ed91 7b00 	vldr	d7, [r1]
 800cef4:	ec49 8b16 	vmov	d6, r8, r9
 800cef8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cefc:	ec59 8b17 	vmov	r8, r9, d7
 800cf00:	f032 020f 	bics.w	r2, r2, #15
 800cf04:	d04e      	beq.n	800cfa4 <_strtod_l+0x50c>
 800cf06:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800cf0a:	dd22      	ble.n	800cf52 <_strtod_l+0x4ba>
 800cf0c:	2500      	movs	r5, #0
 800cf0e:	462e      	mov	r6, r5
 800cf10:	9507      	str	r5, [sp, #28]
 800cf12:	462f      	mov	r7, r5
 800cf14:	2322      	movs	r3, #34	; 0x22
 800cf16:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800d020 <_strtod_l+0x588>
 800cf1a:	6023      	str	r3, [r4, #0]
 800cf1c:	f04f 0800 	mov.w	r8, #0
 800cf20:	9b07      	ldr	r3, [sp, #28]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	f43f adf3 	beq.w	800cb0e <_strtod_l+0x76>
 800cf28:	9912      	ldr	r1, [sp, #72]	; 0x48
 800cf2a:	4620      	mov	r0, r4
 800cf2c:	f7ff f930 	bl	800c190 <_Bfree>
 800cf30:	4639      	mov	r1, r7
 800cf32:	4620      	mov	r0, r4
 800cf34:	f7ff f92c 	bl	800c190 <_Bfree>
 800cf38:	4631      	mov	r1, r6
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	f7ff f928 	bl	800c190 <_Bfree>
 800cf40:	9907      	ldr	r1, [sp, #28]
 800cf42:	4620      	mov	r0, r4
 800cf44:	f7ff f924 	bl	800c190 <_Bfree>
 800cf48:	4629      	mov	r1, r5
 800cf4a:	4620      	mov	r0, r4
 800cf4c:	f7ff f920 	bl	800c190 <_Bfree>
 800cf50:	e5dd      	b.n	800cb0e <_strtod_l+0x76>
 800cf52:	2000      	movs	r0, #0
 800cf54:	ec49 8b17 	vmov	d7, r8, r9
 800cf58:	4f2f      	ldr	r7, [pc, #188]	; (800d018 <_strtod_l+0x580>)
 800cf5a:	1112      	asrs	r2, r2, #4
 800cf5c:	4601      	mov	r1, r0
 800cf5e:	2a01      	cmp	r2, #1
 800cf60:	dc23      	bgt.n	800cfaa <_strtod_l+0x512>
 800cf62:	b108      	cbz	r0, 800cf68 <_strtod_l+0x4d0>
 800cf64:	ec59 8b17 	vmov	r8, r9, d7
 800cf68:	4a2b      	ldr	r2, [pc, #172]	; (800d018 <_strtod_l+0x580>)
 800cf6a:	482c      	ldr	r0, [pc, #176]	; (800d01c <_strtod_l+0x584>)
 800cf6c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800cf70:	ed92 7b00 	vldr	d7, [r2]
 800cf74:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800cf78:	ec49 8b16 	vmov	d6, r8, r9
 800cf7c:	4a28      	ldr	r2, [pc, #160]	; (800d020 <_strtod_l+0x588>)
 800cf7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf82:	ee17 1a90 	vmov	r1, s15
 800cf86:	400a      	ands	r2, r1
 800cf88:	4282      	cmp	r2, r0
 800cf8a:	ec59 8b17 	vmov	r8, r9, d7
 800cf8e:	d8bd      	bhi.n	800cf0c <_strtod_l+0x474>
 800cf90:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800cf94:	4282      	cmp	r2, r0
 800cf96:	bf86      	itte	hi
 800cf98:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 800d024 <_strtod_l+0x58c>
 800cf9c:	f04f 38ff 	movhi.w	r8, #4294967295
 800cfa0:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	9205      	str	r2, [sp, #20]
 800cfa8:	e076      	b.n	800d098 <_strtod_l+0x600>
 800cfaa:	f012 0f01 	tst.w	r2, #1
 800cfae:	d004      	beq.n	800cfba <_strtod_l+0x522>
 800cfb0:	ed97 6b00 	vldr	d6, [r7]
 800cfb4:	2001      	movs	r0, #1
 800cfb6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cfba:	3101      	adds	r1, #1
 800cfbc:	1052      	asrs	r2, r2, #1
 800cfbe:	3708      	adds	r7, #8
 800cfc0:	e7cd      	b.n	800cf5e <_strtod_l+0x4c6>
 800cfc2:	d0ef      	beq.n	800cfa4 <_strtod_l+0x50c>
 800cfc4:	4252      	negs	r2, r2
 800cfc6:	f012 000f 	ands.w	r0, r2, #15
 800cfca:	d00a      	beq.n	800cfe2 <_strtod_l+0x54a>
 800cfcc:	4911      	ldr	r1, [pc, #68]	; (800d014 <_strtod_l+0x57c>)
 800cfce:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800cfd2:	ed91 7b00 	vldr	d7, [r1]
 800cfd6:	ec49 8b16 	vmov	d6, r8, r9
 800cfda:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cfde:	ec59 8b17 	vmov	r8, r9, d7
 800cfe2:	1112      	asrs	r2, r2, #4
 800cfe4:	d0de      	beq.n	800cfa4 <_strtod_l+0x50c>
 800cfe6:	2a1f      	cmp	r2, #31
 800cfe8:	dd1e      	ble.n	800d028 <_strtod_l+0x590>
 800cfea:	2500      	movs	r5, #0
 800cfec:	462e      	mov	r6, r5
 800cfee:	9507      	str	r5, [sp, #28]
 800cff0:	462f      	mov	r7, r5
 800cff2:	2322      	movs	r3, #34	; 0x22
 800cff4:	f04f 0800 	mov.w	r8, #0
 800cff8:	f04f 0900 	mov.w	r9, #0
 800cffc:	6023      	str	r3, [r4, #0]
 800cffe:	e78f      	b.n	800cf20 <_strtod_l+0x488>
 800d000:	080166b6 	.word	0x080166b6
 800d004:	080168dc 	.word	0x080168dc
 800d008:	080166ae 	.word	0x080166ae
 800d00c:	080166e5 	.word	0x080166e5
 800d010:	0801696c 	.word	0x0801696c
 800d014:	080167f0 	.word	0x080167f0
 800d018:	080167c8 	.word	0x080167c8
 800d01c:	7ca00000 	.word	0x7ca00000
 800d020:	7ff00000 	.word	0x7ff00000
 800d024:	7fefffff 	.word	0x7fefffff
 800d028:	f012 0110 	ands.w	r1, r2, #16
 800d02c:	bf18      	it	ne
 800d02e:	216a      	movne	r1, #106	; 0x6a
 800d030:	9105      	str	r1, [sp, #20]
 800d032:	ec49 8b17 	vmov	d7, r8, r9
 800d036:	49be      	ldr	r1, [pc, #760]	; (800d330 <_strtod_l+0x898>)
 800d038:	2000      	movs	r0, #0
 800d03a:	07d7      	lsls	r7, r2, #31
 800d03c:	d504      	bpl.n	800d048 <_strtod_l+0x5b0>
 800d03e:	ed91 6b00 	vldr	d6, [r1]
 800d042:	2001      	movs	r0, #1
 800d044:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d048:	1052      	asrs	r2, r2, #1
 800d04a:	f101 0108 	add.w	r1, r1, #8
 800d04e:	d1f4      	bne.n	800d03a <_strtod_l+0x5a2>
 800d050:	b108      	cbz	r0, 800d056 <_strtod_l+0x5be>
 800d052:	ec59 8b17 	vmov	r8, r9, d7
 800d056:	9a05      	ldr	r2, [sp, #20]
 800d058:	b1ba      	cbz	r2, 800d08a <_strtod_l+0x5f2>
 800d05a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800d05e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800d062:	2a00      	cmp	r2, #0
 800d064:	4648      	mov	r0, r9
 800d066:	dd10      	ble.n	800d08a <_strtod_l+0x5f2>
 800d068:	2a1f      	cmp	r2, #31
 800d06a:	f340 812c 	ble.w	800d2c6 <_strtod_l+0x82e>
 800d06e:	2a34      	cmp	r2, #52	; 0x34
 800d070:	bfde      	ittt	le
 800d072:	f04f 32ff 	movle.w	r2, #4294967295
 800d076:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800d07a:	408a      	lslle	r2, r1
 800d07c:	f04f 0800 	mov.w	r8, #0
 800d080:	bfcc      	ite	gt
 800d082:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800d086:	ea02 0900 	andle.w	r9, r2, r0
 800d08a:	ec49 8b17 	vmov	d7, r8, r9
 800d08e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d096:	d0a8      	beq.n	800cfea <_strtod_l+0x552>
 800d098:	9a07      	ldr	r2, [sp, #28]
 800d09a:	9200      	str	r2, [sp, #0]
 800d09c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d09e:	4632      	mov	r2, r6
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	f7ff f8dd 	bl	800c260 <__s2b>
 800d0a6:	9007      	str	r0, [sp, #28]
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	f43f af2f 	beq.w	800cf0c <_strtod_l+0x474>
 800d0ae:	9a06      	ldr	r2, [sp, #24]
 800d0b0:	2a00      	cmp	r2, #0
 800d0b2:	ebab 0305 	sub.w	r3, fp, r5
 800d0b6:	ed9f 9b96 	vldr	d9, [pc, #600]	; 800d310 <_strtod_l+0x878>
 800d0ba:	bfa8      	it	ge
 800d0bc:	2300      	movge	r3, #0
 800d0be:	ed9f ab96 	vldr	d10, [pc, #600]	; 800d318 <_strtod_l+0x880>
 800d0c2:	ed9f bb97 	vldr	d11, [pc, #604]	; 800d320 <_strtod_l+0x888>
 800d0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800d0c8:	2500      	movs	r5, #0
 800d0ca:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d0ce:	930c      	str	r3, [sp, #48]	; 0x30
 800d0d0:	462e      	mov	r6, r5
 800d0d2:	9b07      	ldr	r3, [sp, #28]
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	6859      	ldr	r1, [r3, #4]
 800d0d8:	f7ff f81a 	bl	800c110 <_Balloc>
 800d0dc:	4607      	mov	r7, r0
 800d0de:	2800      	cmp	r0, #0
 800d0e0:	f43f af18 	beq.w	800cf14 <_strtod_l+0x47c>
 800d0e4:	9b07      	ldr	r3, [sp, #28]
 800d0e6:	691a      	ldr	r2, [r3, #16]
 800d0e8:	3202      	adds	r2, #2
 800d0ea:	f103 010c 	add.w	r1, r3, #12
 800d0ee:	0092      	lsls	r2, r2, #2
 800d0f0:	300c      	adds	r0, #12
 800d0f2:	f7fe f9b6 	bl	800b462 <memcpy>
 800d0f6:	ec49 8b10 	vmov	d0, r8, r9
 800d0fa:	aa14      	add	r2, sp, #80	; 0x50
 800d0fc:	a913      	add	r1, sp, #76	; 0x4c
 800d0fe:	4620      	mov	r0, r4
 800d100:	f7ff fbe2 	bl	800c8c8 <__d2b>
 800d104:	ec49 8b18 	vmov	d8, r8, r9
 800d108:	9012      	str	r0, [sp, #72]	; 0x48
 800d10a:	2800      	cmp	r0, #0
 800d10c:	f43f af02 	beq.w	800cf14 <_strtod_l+0x47c>
 800d110:	2101      	movs	r1, #1
 800d112:	4620      	mov	r0, r4
 800d114:	f7ff f93c 	bl	800c390 <__i2b>
 800d118:	4606      	mov	r6, r0
 800d11a:	2800      	cmp	r0, #0
 800d11c:	f43f aefa 	beq.w	800cf14 <_strtod_l+0x47c>
 800d120:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d122:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d124:	2b00      	cmp	r3, #0
 800d126:	bfab      	itete	ge
 800d128:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800d12a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800d12c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800d130:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800d134:	bfac      	ite	ge
 800d136:	eb03 0b02 	addge.w	fp, r3, r2
 800d13a:	eba2 0a03 	sublt.w	sl, r2, r3
 800d13e:	9a05      	ldr	r2, [sp, #20]
 800d140:	1a9b      	subs	r3, r3, r2
 800d142:	440b      	add	r3, r1
 800d144:	4a7b      	ldr	r2, [pc, #492]	; (800d334 <_strtod_l+0x89c>)
 800d146:	3b01      	subs	r3, #1
 800d148:	4293      	cmp	r3, r2
 800d14a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800d14e:	f280 80cd 	bge.w	800d2ec <_strtod_l+0x854>
 800d152:	1ad2      	subs	r2, r2, r3
 800d154:	2a1f      	cmp	r2, #31
 800d156:	eba1 0102 	sub.w	r1, r1, r2
 800d15a:	f04f 0001 	mov.w	r0, #1
 800d15e:	f300 80b9 	bgt.w	800d2d4 <_strtod_l+0x83c>
 800d162:	fa00 f302 	lsl.w	r3, r0, r2
 800d166:	930b      	str	r3, [sp, #44]	; 0x2c
 800d168:	2300      	movs	r3, #0
 800d16a:	930a      	str	r3, [sp, #40]	; 0x28
 800d16c:	eb0b 0301 	add.w	r3, fp, r1
 800d170:	9a05      	ldr	r2, [sp, #20]
 800d172:	459b      	cmp	fp, r3
 800d174:	448a      	add	sl, r1
 800d176:	4492      	add	sl, r2
 800d178:	465a      	mov	r2, fp
 800d17a:	bfa8      	it	ge
 800d17c:	461a      	movge	r2, r3
 800d17e:	4552      	cmp	r2, sl
 800d180:	bfa8      	it	ge
 800d182:	4652      	movge	r2, sl
 800d184:	2a00      	cmp	r2, #0
 800d186:	bfc2      	ittt	gt
 800d188:	1a9b      	subgt	r3, r3, r2
 800d18a:	ebaa 0a02 	subgt.w	sl, sl, r2
 800d18e:	ebab 0b02 	subgt.w	fp, fp, r2
 800d192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d194:	2a00      	cmp	r2, #0
 800d196:	dd18      	ble.n	800d1ca <_strtod_l+0x732>
 800d198:	4631      	mov	r1, r6
 800d19a:	4620      	mov	r0, r4
 800d19c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d19e:	f7ff f9b7 	bl	800c510 <__pow5mult>
 800d1a2:	4606      	mov	r6, r0
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	f43f aeb5 	beq.w	800cf14 <_strtod_l+0x47c>
 800d1aa:	4601      	mov	r1, r0
 800d1ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	f7ff f904 	bl	800c3bc <__multiply>
 800d1b4:	900e      	str	r0, [sp, #56]	; 0x38
 800d1b6:	2800      	cmp	r0, #0
 800d1b8:	f43f aeac 	beq.w	800cf14 <_strtod_l+0x47c>
 800d1bc:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f7fe ffe6 	bl	800c190 <_Bfree>
 800d1c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d1c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1c8:	9212      	str	r2, [sp, #72]	; 0x48
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	f300 8093 	bgt.w	800d2f6 <_strtod_l+0x85e>
 800d1d0:	9b06      	ldr	r3, [sp, #24]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	dd08      	ble.n	800d1e8 <_strtod_l+0x750>
 800d1d6:	4639      	mov	r1, r7
 800d1d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f7ff f998 	bl	800c510 <__pow5mult>
 800d1e0:	4607      	mov	r7, r0
 800d1e2:	2800      	cmp	r0, #0
 800d1e4:	f43f ae96 	beq.w	800cf14 <_strtod_l+0x47c>
 800d1e8:	f1ba 0f00 	cmp.w	sl, #0
 800d1ec:	dd08      	ble.n	800d200 <_strtod_l+0x768>
 800d1ee:	4639      	mov	r1, r7
 800d1f0:	4652      	mov	r2, sl
 800d1f2:	4620      	mov	r0, r4
 800d1f4:	f7ff f9e6 	bl	800c5c4 <__lshift>
 800d1f8:	4607      	mov	r7, r0
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	f43f ae8a 	beq.w	800cf14 <_strtod_l+0x47c>
 800d200:	f1bb 0f00 	cmp.w	fp, #0
 800d204:	dd08      	ble.n	800d218 <_strtod_l+0x780>
 800d206:	4631      	mov	r1, r6
 800d208:	465a      	mov	r2, fp
 800d20a:	4620      	mov	r0, r4
 800d20c:	f7ff f9da 	bl	800c5c4 <__lshift>
 800d210:	4606      	mov	r6, r0
 800d212:	2800      	cmp	r0, #0
 800d214:	f43f ae7e 	beq.w	800cf14 <_strtod_l+0x47c>
 800d218:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d21a:	463a      	mov	r2, r7
 800d21c:	4620      	mov	r0, r4
 800d21e:	f7ff fa59 	bl	800c6d4 <__mdiff>
 800d222:	4605      	mov	r5, r0
 800d224:	2800      	cmp	r0, #0
 800d226:	f43f ae75 	beq.w	800cf14 <_strtod_l+0x47c>
 800d22a:	2300      	movs	r3, #0
 800d22c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800d230:	60c3      	str	r3, [r0, #12]
 800d232:	4631      	mov	r1, r6
 800d234:	f7ff fa32 	bl	800c69c <__mcmp>
 800d238:	2800      	cmp	r0, #0
 800d23a:	da7f      	bge.n	800d33c <_strtod_l+0x8a4>
 800d23c:	ea5a 0a08 	orrs.w	sl, sl, r8
 800d240:	f040 80a5 	bne.w	800d38e <_strtod_l+0x8f6>
 800d244:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d248:	2b00      	cmp	r3, #0
 800d24a:	f040 80a0 	bne.w	800d38e <_strtod_l+0x8f6>
 800d24e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d252:	0d1b      	lsrs	r3, r3, #20
 800d254:	051b      	lsls	r3, r3, #20
 800d256:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d25a:	f240 8098 	bls.w	800d38e <_strtod_l+0x8f6>
 800d25e:	696b      	ldr	r3, [r5, #20]
 800d260:	b91b      	cbnz	r3, 800d26a <_strtod_l+0x7d2>
 800d262:	692b      	ldr	r3, [r5, #16]
 800d264:	2b01      	cmp	r3, #1
 800d266:	f340 8092 	ble.w	800d38e <_strtod_l+0x8f6>
 800d26a:	4629      	mov	r1, r5
 800d26c:	2201      	movs	r2, #1
 800d26e:	4620      	mov	r0, r4
 800d270:	f7ff f9a8 	bl	800c5c4 <__lshift>
 800d274:	4631      	mov	r1, r6
 800d276:	4605      	mov	r5, r0
 800d278:	f7ff fa10 	bl	800c69c <__mcmp>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	f340 8086 	ble.w	800d38e <_strtod_l+0x8f6>
 800d282:	9905      	ldr	r1, [sp, #20]
 800d284:	4a2c      	ldr	r2, [pc, #176]	; (800d338 <_strtod_l+0x8a0>)
 800d286:	464b      	mov	r3, r9
 800d288:	2900      	cmp	r1, #0
 800d28a:	f000 809f 	beq.w	800d3cc <_strtod_l+0x934>
 800d28e:	ea02 0109 	and.w	r1, r2, r9
 800d292:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d296:	f300 8099 	bgt.w	800d3cc <_strtod_l+0x934>
 800d29a:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d29e:	f77f aea8 	ble.w	800cff2 <_strtod_l+0x55a>
 800d2a2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800d328 <_strtod_l+0x890>
 800d2a6:	ec49 8b16 	vmov	d6, r8, r9
 800d2aa:	4b23      	ldr	r3, [pc, #140]	; (800d338 <_strtod_l+0x8a0>)
 800d2ac:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d2b0:	ee17 2a90 	vmov	r2, s15
 800d2b4:	4013      	ands	r3, r2
 800d2b6:	ec59 8b17 	vmov	r8, r9, d7
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	f47f ae34 	bne.w	800cf28 <_strtod_l+0x490>
 800d2c0:	2322      	movs	r3, #34	; 0x22
 800d2c2:	6023      	str	r3, [r4, #0]
 800d2c4:	e630      	b.n	800cf28 <_strtod_l+0x490>
 800d2c6:	f04f 31ff 	mov.w	r1, #4294967295
 800d2ca:	fa01 f202 	lsl.w	r2, r1, r2
 800d2ce:	ea02 0808 	and.w	r8, r2, r8
 800d2d2:	e6da      	b.n	800d08a <_strtod_l+0x5f2>
 800d2d4:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800d2d8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800d2dc:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800d2e0:	33e2      	adds	r3, #226	; 0xe2
 800d2e2:	fa00 f303 	lsl.w	r3, r0, r3
 800d2e6:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800d2ea:	e73f      	b.n	800d16c <_strtod_l+0x6d4>
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800d2f4:	e73a      	b.n	800d16c <_strtod_l+0x6d4>
 800d2f6:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	4620      	mov	r0, r4
 800d2fc:	f7ff f962 	bl	800c5c4 <__lshift>
 800d300:	9012      	str	r0, [sp, #72]	; 0x48
 800d302:	2800      	cmp	r0, #0
 800d304:	f47f af64 	bne.w	800d1d0 <_strtod_l+0x738>
 800d308:	e604      	b.n	800cf14 <_strtod_l+0x47c>
 800d30a:	bf00      	nop
 800d30c:	f3af 8000 	nop.w
 800d310:	94a03595 	.word	0x94a03595
 800d314:	3fcfffff 	.word	0x3fcfffff
 800d318:	94a03595 	.word	0x94a03595
 800d31c:	3fdfffff 	.word	0x3fdfffff
 800d320:	35afe535 	.word	0x35afe535
 800d324:	3fe00000 	.word	0x3fe00000
 800d328:	00000000 	.word	0x00000000
 800d32c:	39500000 	.word	0x39500000
 800d330:	080168f0 	.word	0x080168f0
 800d334:	fffffc02 	.word	0xfffffc02
 800d338:	7ff00000 	.word	0x7ff00000
 800d33c:	46cb      	mov	fp, r9
 800d33e:	d15f      	bne.n	800d400 <_strtod_l+0x968>
 800d340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d344:	f1ba 0f00 	cmp.w	sl, #0
 800d348:	d02a      	beq.n	800d3a0 <_strtod_l+0x908>
 800d34a:	4aa7      	ldr	r2, [pc, #668]	; (800d5e8 <_strtod_l+0xb50>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d12b      	bne.n	800d3a8 <_strtod_l+0x910>
 800d350:	9b05      	ldr	r3, [sp, #20]
 800d352:	4642      	mov	r2, r8
 800d354:	b1fb      	cbz	r3, 800d396 <_strtod_l+0x8fe>
 800d356:	4ba5      	ldr	r3, [pc, #660]	; (800d5ec <_strtod_l+0xb54>)
 800d358:	ea09 0303 	and.w	r3, r9, r3
 800d35c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d360:	f04f 31ff 	mov.w	r1, #4294967295
 800d364:	d81a      	bhi.n	800d39c <_strtod_l+0x904>
 800d366:	0d1b      	lsrs	r3, r3, #20
 800d368:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d36c:	fa01 f303 	lsl.w	r3, r1, r3
 800d370:	429a      	cmp	r2, r3
 800d372:	d119      	bne.n	800d3a8 <_strtod_l+0x910>
 800d374:	4b9e      	ldr	r3, [pc, #632]	; (800d5f0 <_strtod_l+0xb58>)
 800d376:	459b      	cmp	fp, r3
 800d378:	d102      	bne.n	800d380 <_strtod_l+0x8e8>
 800d37a:	3201      	adds	r2, #1
 800d37c:	f43f adca 	beq.w	800cf14 <_strtod_l+0x47c>
 800d380:	4b9a      	ldr	r3, [pc, #616]	; (800d5ec <_strtod_l+0xb54>)
 800d382:	ea0b 0303 	and.w	r3, fp, r3
 800d386:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800d38a:	f04f 0800 	mov.w	r8, #0
 800d38e:	9b05      	ldr	r3, [sp, #20]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d186      	bne.n	800d2a2 <_strtod_l+0x80a>
 800d394:	e5c8      	b.n	800cf28 <_strtod_l+0x490>
 800d396:	f04f 33ff 	mov.w	r3, #4294967295
 800d39a:	e7e9      	b.n	800d370 <_strtod_l+0x8d8>
 800d39c:	460b      	mov	r3, r1
 800d39e:	e7e7      	b.n	800d370 <_strtod_l+0x8d8>
 800d3a0:	ea53 0308 	orrs.w	r3, r3, r8
 800d3a4:	f43f af6d 	beq.w	800d282 <_strtod_l+0x7ea>
 800d3a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3aa:	b1cb      	cbz	r3, 800d3e0 <_strtod_l+0x948>
 800d3ac:	ea13 0f0b 	tst.w	r3, fp
 800d3b0:	d0ed      	beq.n	800d38e <_strtod_l+0x8f6>
 800d3b2:	9a05      	ldr	r2, [sp, #20]
 800d3b4:	4640      	mov	r0, r8
 800d3b6:	4649      	mov	r1, r9
 800d3b8:	f1ba 0f00 	cmp.w	sl, #0
 800d3bc:	d014      	beq.n	800d3e8 <_strtod_l+0x950>
 800d3be:	f7ff fb51 	bl	800ca64 <sulp>
 800d3c2:	ee38 7b00 	vadd.f64	d7, d8, d0
 800d3c6:	ec59 8b17 	vmov	r8, r9, d7
 800d3ca:	e7e0      	b.n	800d38e <_strtod_l+0x8f6>
 800d3cc:	4013      	ands	r3, r2
 800d3ce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d3d2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800d3d6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800d3da:	f04f 38ff 	mov.w	r8, #4294967295
 800d3de:	e7d6      	b.n	800d38e <_strtod_l+0x8f6>
 800d3e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3e2:	ea13 0f08 	tst.w	r3, r8
 800d3e6:	e7e3      	b.n	800d3b0 <_strtod_l+0x918>
 800d3e8:	f7ff fb3c 	bl	800ca64 <sulp>
 800d3ec:	ee38 0b40 	vsub.f64	d0, d8, d0
 800d3f0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d3f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f8:	ec59 8b10 	vmov	r8, r9, d0
 800d3fc:	d1c7      	bne.n	800d38e <_strtod_l+0x8f6>
 800d3fe:	e5f8      	b.n	800cff2 <_strtod_l+0x55a>
 800d400:	4631      	mov	r1, r6
 800d402:	4628      	mov	r0, r5
 800d404:	f7ff faba 	bl	800c97c <__ratio>
 800d408:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800d40c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800d410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d414:	d85f      	bhi.n	800d4d6 <_strtod_l+0xa3e>
 800d416:	f1ba 0f00 	cmp.w	sl, #0
 800d41a:	d166      	bne.n	800d4ea <_strtod_l+0xa52>
 800d41c:	f1b8 0f00 	cmp.w	r8, #0
 800d420:	d14d      	bne.n	800d4be <_strtod_l+0xa26>
 800d422:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d426:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d162      	bne.n	800d4f4 <_strtod_l+0xa5c>
 800d42e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 800d432:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800d436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43a:	d401      	bmi.n	800d440 <_strtod_l+0x9a8>
 800d43c:	ee20 db0d 	vmul.f64	d13, d0, d13
 800d440:	eeb1 cb4d 	vneg.f64	d12, d13
 800d444:	4869      	ldr	r0, [pc, #420]	; (800d5ec <_strtod_l+0xb54>)
 800d446:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 800d5f8 <_strtod_l+0xb60>
 800d44a:	ea0b 0100 	and.w	r1, fp, r0
 800d44e:	4561      	cmp	r1, ip
 800d450:	ec53 2b1c 	vmov	r2, r3, d12
 800d454:	d17a      	bne.n	800d54c <_strtod_l+0xab4>
 800d456:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800d45a:	ec49 8b10 	vmov	d0, r8, r9
 800d45e:	910a      	str	r1, [sp, #40]	; 0x28
 800d460:	f7ff f9c2 	bl	800c7e8 <__ulp>
 800d464:	ec49 8b1e 	vmov	d14, r8, r9
 800d468:	4860      	ldr	r0, [pc, #384]	; (800d5ec <_strtod_l+0xb54>)
 800d46a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 800d46e:	ee1e 3a90 	vmov	r3, s29
 800d472:	4a60      	ldr	r2, [pc, #384]	; (800d5f4 <_strtod_l+0xb5c>)
 800d474:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d476:	4018      	ands	r0, r3
 800d478:	4290      	cmp	r0, r2
 800d47a:	ec59 8b1e 	vmov	r8, r9, d14
 800d47e:	d93c      	bls.n	800d4fa <_strtod_l+0xa62>
 800d480:	ee18 2a90 	vmov	r2, s17
 800d484:	4b5a      	ldr	r3, [pc, #360]	; (800d5f0 <_strtod_l+0xb58>)
 800d486:	429a      	cmp	r2, r3
 800d488:	d104      	bne.n	800d494 <_strtod_l+0x9fc>
 800d48a:	ee18 3a10 	vmov	r3, s16
 800d48e:	3301      	adds	r3, #1
 800d490:	f43f ad40 	beq.w	800cf14 <_strtod_l+0x47c>
 800d494:	f8df 9158 	ldr.w	r9, [pc, #344]	; 800d5f0 <_strtod_l+0xb58>
 800d498:	f04f 38ff 	mov.w	r8, #4294967295
 800d49c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d49e:	4620      	mov	r0, r4
 800d4a0:	f7fe fe76 	bl	800c190 <_Bfree>
 800d4a4:	4639      	mov	r1, r7
 800d4a6:	4620      	mov	r0, r4
 800d4a8:	f7fe fe72 	bl	800c190 <_Bfree>
 800d4ac:	4631      	mov	r1, r6
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f7fe fe6e 	bl	800c190 <_Bfree>
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	f7fe fe6a 	bl	800c190 <_Bfree>
 800d4bc:	e609      	b.n	800d0d2 <_strtod_l+0x63a>
 800d4be:	f1b8 0f01 	cmp.w	r8, #1
 800d4c2:	d103      	bne.n	800d4cc <_strtod_l+0xa34>
 800d4c4:	f1b9 0f00 	cmp.w	r9, #0
 800d4c8:	f43f ad93 	beq.w	800cff2 <_strtod_l+0x55a>
 800d4cc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 800d4d0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800d4d4:	e7b6      	b.n	800d444 <_strtod_l+0x9ac>
 800d4d6:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800d4da:	ee20 db0d 	vmul.f64	d13, d0, d13
 800d4de:	f1ba 0f00 	cmp.w	sl, #0
 800d4e2:	d0ad      	beq.n	800d440 <_strtod_l+0x9a8>
 800d4e4:	eeb0 cb4d 	vmov.f64	d12, d13
 800d4e8:	e7ac      	b.n	800d444 <_strtod_l+0x9ac>
 800d4ea:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 800d4ee:	eeb0 db4c 	vmov.f64	d13, d12
 800d4f2:	e7a7      	b.n	800d444 <_strtod_l+0x9ac>
 800d4f4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 800d4f8:	e7a4      	b.n	800d444 <_strtod_l+0x9ac>
 800d4fa:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d4fe:	9b05      	ldr	r3, [sp, #20]
 800d500:	46cb      	mov	fp, r9
 800d502:	2b00      	cmp	r3, #0
 800d504:	d1ca      	bne.n	800d49c <_strtod_l+0xa04>
 800d506:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d50a:	0d1b      	lsrs	r3, r3, #20
 800d50c:	051b      	lsls	r3, r3, #20
 800d50e:	4299      	cmp	r1, r3
 800d510:	d1c4      	bne.n	800d49c <_strtod_l+0xa04>
 800d512:	ec51 0b1d 	vmov	r0, r1, d13
 800d516:	f7f3 f8cf 	bl	80006b8 <__aeabi_d2lz>
 800d51a:	f7f3 f887 	bl	800062c <__aeabi_l2d>
 800d51e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 800d522:	ec41 0b17 	vmov	d7, r0, r1
 800d526:	ea4b 0b08 	orr.w	fp, fp, r8
 800d52a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 800d52e:	ee3d db47 	vsub.f64	d13, d13, d7
 800d532:	d03c      	beq.n	800d5ae <_strtod_l+0xb16>
 800d534:	eeb4 dbca 	vcmpe.f64	d13, d10
 800d538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d53c:	f53f acf4 	bmi.w	800cf28 <_strtod_l+0x490>
 800d540:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800d544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d548:	dda8      	ble.n	800d49c <_strtod_l+0xa04>
 800d54a:	e4ed      	b.n	800cf28 <_strtod_l+0x490>
 800d54c:	9805      	ldr	r0, [sp, #20]
 800d54e:	b1f0      	cbz	r0, 800d58e <_strtod_l+0xaf6>
 800d550:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800d554:	d81b      	bhi.n	800d58e <_strtod_l+0xaf6>
 800d556:	ed9f 7b22 	vldr	d7, [pc, #136]	; 800d5e0 <_strtod_l+0xb48>
 800d55a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800d55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d562:	d811      	bhi.n	800d588 <_strtod_l+0xaf0>
 800d564:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800d568:	ee1d 3a10 	vmov	r3, s26
 800d56c:	2b01      	cmp	r3, #1
 800d56e:	bf38      	it	cc
 800d570:	2301      	movcc	r3, #1
 800d572:	ee0d 3a10 	vmov	s26, r3
 800d576:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800d57a:	f1ba 0f00 	cmp.w	sl, #0
 800d57e:	d113      	bne.n	800d5a8 <_strtod_l+0xb10>
 800d580:	eeb1 7b4d 	vneg.f64	d7, d13
 800d584:	ec53 2b17 	vmov	r2, r3, d7
 800d588:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800d58c:	1a43      	subs	r3, r0, r1
 800d58e:	eeb0 0b48 	vmov.f64	d0, d8
 800d592:	ec43 2b1c 	vmov	d12, r2, r3
 800d596:	910a      	str	r1, [sp, #40]	; 0x28
 800d598:	f7ff f926 	bl	800c7e8 <__ulp>
 800d59c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d59e:	eeac 8b00 	vfma.f64	d8, d12, d0
 800d5a2:	ec59 8b18 	vmov	r8, r9, d8
 800d5a6:	e7aa      	b.n	800d4fe <_strtod_l+0xa66>
 800d5a8:	eeb0 7b4d 	vmov.f64	d7, d13
 800d5ac:	e7ea      	b.n	800d584 <_strtod_l+0xaec>
 800d5ae:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800d5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5b6:	f57f af71 	bpl.w	800d49c <_strtod_l+0xa04>
 800d5ba:	e4b5      	b.n	800cf28 <_strtod_l+0x490>
 800d5bc:	2300      	movs	r3, #0
 800d5be:	9308      	str	r3, [sp, #32]
 800d5c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d5c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d5c4:	6013      	str	r3, [r2, #0]
 800d5c6:	f7ff baa6 	b.w	800cb16 <_strtod_l+0x7e>
 800d5ca:	2a65      	cmp	r2, #101	; 0x65
 800d5cc:	f43f aba2 	beq.w	800cd14 <_strtod_l+0x27c>
 800d5d0:	2a45      	cmp	r2, #69	; 0x45
 800d5d2:	f43f ab9f 	beq.w	800cd14 <_strtod_l+0x27c>
 800d5d6:	2101      	movs	r1, #1
 800d5d8:	f7ff bbd8 	b.w	800cd8c <_strtod_l+0x2f4>
 800d5dc:	f3af 8000 	nop.w
 800d5e0:	ffc00000 	.word	0xffc00000
 800d5e4:	41dfffff 	.word	0x41dfffff
 800d5e8:	000fffff 	.word	0x000fffff
 800d5ec:	7ff00000 	.word	0x7ff00000
 800d5f0:	7fefffff 	.word	0x7fefffff
 800d5f4:	7c9fffff 	.word	0x7c9fffff
 800d5f8:	7fe00000 	.word	0x7fe00000

0800d5fc <_strtod_r>:
 800d5fc:	4b01      	ldr	r3, [pc, #4]	; (800d604 <_strtod_r+0x8>)
 800d5fe:	f7ff ba4b 	b.w	800ca98 <_strtod_l>
 800d602:	bf00      	nop
 800d604:	20000068 	.word	0x20000068

0800d608 <__ssputs_r>:
 800d608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d60c:	688e      	ldr	r6, [r1, #8]
 800d60e:	461f      	mov	r7, r3
 800d610:	42be      	cmp	r6, r7
 800d612:	680b      	ldr	r3, [r1, #0]
 800d614:	4682      	mov	sl, r0
 800d616:	460c      	mov	r4, r1
 800d618:	4690      	mov	r8, r2
 800d61a:	d82c      	bhi.n	800d676 <__ssputs_r+0x6e>
 800d61c:	898a      	ldrh	r2, [r1, #12]
 800d61e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d622:	d026      	beq.n	800d672 <__ssputs_r+0x6a>
 800d624:	6965      	ldr	r5, [r4, #20]
 800d626:	6909      	ldr	r1, [r1, #16]
 800d628:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d62c:	eba3 0901 	sub.w	r9, r3, r1
 800d630:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d634:	1c7b      	adds	r3, r7, #1
 800d636:	444b      	add	r3, r9
 800d638:	106d      	asrs	r5, r5, #1
 800d63a:	429d      	cmp	r5, r3
 800d63c:	bf38      	it	cc
 800d63e:	461d      	movcc	r5, r3
 800d640:	0553      	lsls	r3, r2, #21
 800d642:	d527      	bpl.n	800d694 <__ssputs_r+0x8c>
 800d644:	4629      	mov	r1, r5
 800d646:	f7fc fc2f 	bl	8009ea8 <_malloc_r>
 800d64a:	4606      	mov	r6, r0
 800d64c:	b360      	cbz	r0, 800d6a8 <__ssputs_r+0xa0>
 800d64e:	6921      	ldr	r1, [r4, #16]
 800d650:	464a      	mov	r2, r9
 800d652:	f7fd ff06 	bl	800b462 <memcpy>
 800d656:	89a3      	ldrh	r3, [r4, #12]
 800d658:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d65c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d660:	81a3      	strh	r3, [r4, #12]
 800d662:	6126      	str	r6, [r4, #16]
 800d664:	6165      	str	r5, [r4, #20]
 800d666:	444e      	add	r6, r9
 800d668:	eba5 0509 	sub.w	r5, r5, r9
 800d66c:	6026      	str	r6, [r4, #0]
 800d66e:	60a5      	str	r5, [r4, #8]
 800d670:	463e      	mov	r6, r7
 800d672:	42be      	cmp	r6, r7
 800d674:	d900      	bls.n	800d678 <__ssputs_r+0x70>
 800d676:	463e      	mov	r6, r7
 800d678:	6820      	ldr	r0, [r4, #0]
 800d67a:	4632      	mov	r2, r6
 800d67c:	4641      	mov	r1, r8
 800d67e:	f000 fb6f 	bl	800dd60 <memmove>
 800d682:	68a3      	ldr	r3, [r4, #8]
 800d684:	1b9b      	subs	r3, r3, r6
 800d686:	60a3      	str	r3, [r4, #8]
 800d688:	6823      	ldr	r3, [r4, #0]
 800d68a:	4433      	add	r3, r6
 800d68c:	6023      	str	r3, [r4, #0]
 800d68e:	2000      	movs	r0, #0
 800d690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d694:	462a      	mov	r2, r5
 800d696:	f000 ff42 	bl	800e51e <_realloc_r>
 800d69a:	4606      	mov	r6, r0
 800d69c:	2800      	cmp	r0, #0
 800d69e:	d1e0      	bne.n	800d662 <__ssputs_r+0x5a>
 800d6a0:	6921      	ldr	r1, [r4, #16]
 800d6a2:	4650      	mov	r0, sl
 800d6a4:	f7fe fce8 	bl	800c078 <_free_r>
 800d6a8:	230c      	movs	r3, #12
 800d6aa:	f8ca 3000 	str.w	r3, [sl]
 800d6ae:	89a3      	ldrh	r3, [r4, #12]
 800d6b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6b4:	81a3      	strh	r3, [r4, #12]
 800d6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d6ba:	e7e9      	b.n	800d690 <__ssputs_r+0x88>

0800d6bc <_svfiprintf_r>:
 800d6bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c0:	4698      	mov	r8, r3
 800d6c2:	898b      	ldrh	r3, [r1, #12]
 800d6c4:	061b      	lsls	r3, r3, #24
 800d6c6:	b09d      	sub	sp, #116	; 0x74
 800d6c8:	4607      	mov	r7, r0
 800d6ca:	460d      	mov	r5, r1
 800d6cc:	4614      	mov	r4, r2
 800d6ce:	d50e      	bpl.n	800d6ee <_svfiprintf_r+0x32>
 800d6d0:	690b      	ldr	r3, [r1, #16]
 800d6d2:	b963      	cbnz	r3, 800d6ee <_svfiprintf_r+0x32>
 800d6d4:	2140      	movs	r1, #64	; 0x40
 800d6d6:	f7fc fbe7 	bl	8009ea8 <_malloc_r>
 800d6da:	6028      	str	r0, [r5, #0]
 800d6dc:	6128      	str	r0, [r5, #16]
 800d6de:	b920      	cbnz	r0, 800d6ea <_svfiprintf_r+0x2e>
 800d6e0:	230c      	movs	r3, #12
 800d6e2:	603b      	str	r3, [r7, #0]
 800d6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e8:	e0d0      	b.n	800d88c <_svfiprintf_r+0x1d0>
 800d6ea:	2340      	movs	r3, #64	; 0x40
 800d6ec:	616b      	str	r3, [r5, #20]
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	9309      	str	r3, [sp, #36]	; 0x24
 800d6f2:	2320      	movs	r3, #32
 800d6f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6fc:	2330      	movs	r3, #48	; 0x30
 800d6fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d8a4 <_svfiprintf_r+0x1e8>
 800d702:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d706:	f04f 0901 	mov.w	r9, #1
 800d70a:	4623      	mov	r3, r4
 800d70c:	469a      	mov	sl, r3
 800d70e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d712:	b10a      	cbz	r2, 800d718 <_svfiprintf_r+0x5c>
 800d714:	2a25      	cmp	r2, #37	; 0x25
 800d716:	d1f9      	bne.n	800d70c <_svfiprintf_r+0x50>
 800d718:	ebba 0b04 	subs.w	fp, sl, r4
 800d71c:	d00b      	beq.n	800d736 <_svfiprintf_r+0x7a>
 800d71e:	465b      	mov	r3, fp
 800d720:	4622      	mov	r2, r4
 800d722:	4629      	mov	r1, r5
 800d724:	4638      	mov	r0, r7
 800d726:	f7ff ff6f 	bl	800d608 <__ssputs_r>
 800d72a:	3001      	adds	r0, #1
 800d72c:	f000 80a9 	beq.w	800d882 <_svfiprintf_r+0x1c6>
 800d730:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d732:	445a      	add	r2, fp
 800d734:	9209      	str	r2, [sp, #36]	; 0x24
 800d736:	f89a 3000 	ldrb.w	r3, [sl]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	f000 80a1 	beq.w	800d882 <_svfiprintf_r+0x1c6>
 800d740:	2300      	movs	r3, #0
 800d742:	f04f 32ff 	mov.w	r2, #4294967295
 800d746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d74a:	f10a 0a01 	add.w	sl, sl, #1
 800d74e:	9304      	str	r3, [sp, #16]
 800d750:	9307      	str	r3, [sp, #28]
 800d752:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d756:	931a      	str	r3, [sp, #104]	; 0x68
 800d758:	4654      	mov	r4, sl
 800d75a:	2205      	movs	r2, #5
 800d75c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d760:	4850      	ldr	r0, [pc, #320]	; (800d8a4 <_svfiprintf_r+0x1e8>)
 800d762:	f7f2 fd7d 	bl	8000260 <memchr>
 800d766:	9a04      	ldr	r2, [sp, #16]
 800d768:	b9d8      	cbnz	r0, 800d7a2 <_svfiprintf_r+0xe6>
 800d76a:	06d0      	lsls	r0, r2, #27
 800d76c:	bf44      	itt	mi
 800d76e:	2320      	movmi	r3, #32
 800d770:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d774:	0711      	lsls	r1, r2, #28
 800d776:	bf44      	itt	mi
 800d778:	232b      	movmi	r3, #43	; 0x2b
 800d77a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d77e:	f89a 3000 	ldrb.w	r3, [sl]
 800d782:	2b2a      	cmp	r3, #42	; 0x2a
 800d784:	d015      	beq.n	800d7b2 <_svfiprintf_r+0xf6>
 800d786:	9a07      	ldr	r2, [sp, #28]
 800d788:	4654      	mov	r4, sl
 800d78a:	2000      	movs	r0, #0
 800d78c:	f04f 0c0a 	mov.w	ip, #10
 800d790:	4621      	mov	r1, r4
 800d792:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d796:	3b30      	subs	r3, #48	; 0x30
 800d798:	2b09      	cmp	r3, #9
 800d79a:	d94d      	bls.n	800d838 <_svfiprintf_r+0x17c>
 800d79c:	b1b0      	cbz	r0, 800d7cc <_svfiprintf_r+0x110>
 800d79e:	9207      	str	r2, [sp, #28]
 800d7a0:	e014      	b.n	800d7cc <_svfiprintf_r+0x110>
 800d7a2:	eba0 0308 	sub.w	r3, r0, r8
 800d7a6:	fa09 f303 	lsl.w	r3, r9, r3
 800d7aa:	4313      	orrs	r3, r2
 800d7ac:	9304      	str	r3, [sp, #16]
 800d7ae:	46a2      	mov	sl, r4
 800d7b0:	e7d2      	b.n	800d758 <_svfiprintf_r+0x9c>
 800d7b2:	9b03      	ldr	r3, [sp, #12]
 800d7b4:	1d19      	adds	r1, r3, #4
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	9103      	str	r1, [sp, #12]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	bfbb      	ittet	lt
 800d7be:	425b      	neglt	r3, r3
 800d7c0:	f042 0202 	orrlt.w	r2, r2, #2
 800d7c4:	9307      	strge	r3, [sp, #28]
 800d7c6:	9307      	strlt	r3, [sp, #28]
 800d7c8:	bfb8      	it	lt
 800d7ca:	9204      	strlt	r2, [sp, #16]
 800d7cc:	7823      	ldrb	r3, [r4, #0]
 800d7ce:	2b2e      	cmp	r3, #46	; 0x2e
 800d7d0:	d10c      	bne.n	800d7ec <_svfiprintf_r+0x130>
 800d7d2:	7863      	ldrb	r3, [r4, #1]
 800d7d4:	2b2a      	cmp	r3, #42	; 0x2a
 800d7d6:	d134      	bne.n	800d842 <_svfiprintf_r+0x186>
 800d7d8:	9b03      	ldr	r3, [sp, #12]
 800d7da:	1d1a      	adds	r2, r3, #4
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	9203      	str	r2, [sp, #12]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	bfb8      	it	lt
 800d7e4:	f04f 33ff 	movlt.w	r3, #4294967295
 800d7e8:	3402      	adds	r4, #2
 800d7ea:	9305      	str	r3, [sp, #20]
 800d7ec:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d8b4 <_svfiprintf_r+0x1f8>
 800d7f0:	7821      	ldrb	r1, [r4, #0]
 800d7f2:	2203      	movs	r2, #3
 800d7f4:	4650      	mov	r0, sl
 800d7f6:	f7f2 fd33 	bl	8000260 <memchr>
 800d7fa:	b138      	cbz	r0, 800d80c <_svfiprintf_r+0x150>
 800d7fc:	9b04      	ldr	r3, [sp, #16]
 800d7fe:	eba0 000a 	sub.w	r0, r0, sl
 800d802:	2240      	movs	r2, #64	; 0x40
 800d804:	4082      	lsls	r2, r0
 800d806:	4313      	orrs	r3, r2
 800d808:	3401      	adds	r4, #1
 800d80a:	9304      	str	r3, [sp, #16]
 800d80c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d810:	4825      	ldr	r0, [pc, #148]	; (800d8a8 <_svfiprintf_r+0x1ec>)
 800d812:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d816:	2206      	movs	r2, #6
 800d818:	f7f2 fd22 	bl	8000260 <memchr>
 800d81c:	2800      	cmp	r0, #0
 800d81e:	d038      	beq.n	800d892 <_svfiprintf_r+0x1d6>
 800d820:	4b22      	ldr	r3, [pc, #136]	; (800d8ac <_svfiprintf_r+0x1f0>)
 800d822:	bb1b      	cbnz	r3, 800d86c <_svfiprintf_r+0x1b0>
 800d824:	9b03      	ldr	r3, [sp, #12]
 800d826:	3307      	adds	r3, #7
 800d828:	f023 0307 	bic.w	r3, r3, #7
 800d82c:	3308      	adds	r3, #8
 800d82e:	9303      	str	r3, [sp, #12]
 800d830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d832:	4433      	add	r3, r6
 800d834:	9309      	str	r3, [sp, #36]	; 0x24
 800d836:	e768      	b.n	800d70a <_svfiprintf_r+0x4e>
 800d838:	fb0c 3202 	mla	r2, ip, r2, r3
 800d83c:	460c      	mov	r4, r1
 800d83e:	2001      	movs	r0, #1
 800d840:	e7a6      	b.n	800d790 <_svfiprintf_r+0xd4>
 800d842:	2300      	movs	r3, #0
 800d844:	3401      	adds	r4, #1
 800d846:	9305      	str	r3, [sp, #20]
 800d848:	4619      	mov	r1, r3
 800d84a:	f04f 0c0a 	mov.w	ip, #10
 800d84e:	4620      	mov	r0, r4
 800d850:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d854:	3a30      	subs	r2, #48	; 0x30
 800d856:	2a09      	cmp	r2, #9
 800d858:	d903      	bls.n	800d862 <_svfiprintf_r+0x1a6>
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d0c6      	beq.n	800d7ec <_svfiprintf_r+0x130>
 800d85e:	9105      	str	r1, [sp, #20]
 800d860:	e7c4      	b.n	800d7ec <_svfiprintf_r+0x130>
 800d862:	fb0c 2101 	mla	r1, ip, r1, r2
 800d866:	4604      	mov	r4, r0
 800d868:	2301      	movs	r3, #1
 800d86a:	e7f0      	b.n	800d84e <_svfiprintf_r+0x192>
 800d86c:	ab03      	add	r3, sp, #12
 800d86e:	9300      	str	r3, [sp, #0]
 800d870:	462a      	mov	r2, r5
 800d872:	4b0f      	ldr	r3, [pc, #60]	; (800d8b0 <_svfiprintf_r+0x1f4>)
 800d874:	a904      	add	r1, sp, #16
 800d876:	4638      	mov	r0, r7
 800d878:	f7fc fcc2 	bl	800a200 <_printf_float>
 800d87c:	1c42      	adds	r2, r0, #1
 800d87e:	4606      	mov	r6, r0
 800d880:	d1d6      	bne.n	800d830 <_svfiprintf_r+0x174>
 800d882:	89ab      	ldrh	r3, [r5, #12]
 800d884:	065b      	lsls	r3, r3, #25
 800d886:	f53f af2d 	bmi.w	800d6e4 <_svfiprintf_r+0x28>
 800d88a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d88c:	b01d      	add	sp, #116	; 0x74
 800d88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d892:	ab03      	add	r3, sp, #12
 800d894:	9300      	str	r3, [sp, #0]
 800d896:	462a      	mov	r2, r5
 800d898:	4b05      	ldr	r3, [pc, #20]	; (800d8b0 <_svfiprintf_r+0x1f4>)
 800d89a:	a904      	add	r1, sp, #16
 800d89c:	4638      	mov	r0, r7
 800d89e:	f7fc ff37 	bl	800a710 <_printf_i>
 800d8a2:	e7eb      	b.n	800d87c <_svfiprintf_r+0x1c0>
 800d8a4:	08016918 	.word	0x08016918
 800d8a8:	08016922 	.word	0x08016922
 800d8ac:	0800a201 	.word	0x0800a201
 800d8b0:	0800d609 	.word	0x0800d609
 800d8b4:	0801691e 	.word	0x0801691e

0800d8b8 <__sfputc_r>:
 800d8b8:	6893      	ldr	r3, [r2, #8]
 800d8ba:	3b01      	subs	r3, #1
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	b410      	push	{r4}
 800d8c0:	6093      	str	r3, [r2, #8]
 800d8c2:	da08      	bge.n	800d8d6 <__sfputc_r+0x1e>
 800d8c4:	6994      	ldr	r4, [r2, #24]
 800d8c6:	42a3      	cmp	r3, r4
 800d8c8:	db01      	blt.n	800d8ce <__sfputc_r+0x16>
 800d8ca:	290a      	cmp	r1, #10
 800d8cc:	d103      	bne.n	800d8d6 <__sfputc_r+0x1e>
 800d8ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8d2:	f7fd bc84 	b.w	800b1de <__swbuf_r>
 800d8d6:	6813      	ldr	r3, [r2, #0]
 800d8d8:	1c58      	adds	r0, r3, #1
 800d8da:	6010      	str	r0, [r2, #0]
 800d8dc:	7019      	strb	r1, [r3, #0]
 800d8de:	4608      	mov	r0, r1
 800d8e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8e4:	4770      	bx	lr

0800d8e6 <__sfputs_r>:
 800d8e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8e8:	4606      	mov	r6, r0
 800d8ea:	460f      	mov	r7, r1
 800d8ec:	4614      	mov	r4, r2
 800d8ee:	18d5      	adds	r5, r2, r3
 800d8f0:	42ac      	cmp	r4, r5
 800d8f2:	d101      	bne.n	800d8f8 <__sfputs_r+0x12>
 800d8f4:	2000      	movs	r0, #0
 800d8f6:	e007      	b.n	800d908 <__sfputs_r+0x22>
 800d8f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8fc:	463a      	mov	r2, r7
 800d8fe:	4630      	mov	r0, r6
 800d900:	f7ff ffda 	bl	800d8b8 <__sfputc_r>
 800d904:	1c43      	adds	r3, r0, #1
 800d906:	d1f3      	bne.n	800d8f0 <__sfputs_r+0xa>
 800d908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d90c <_vfiprintf_r>:
 800d90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d910:	460d      	mov	r5, r1
 800d912:	b09d      	sub	sp, #116	; 0x74
 800d914:	4614      	mov	r4, r2
 800d916:	4698      	mov	r8, r3
 800d918:	4606      	mov	r6, r0
 800d91a:	b118      	cbz	r0, 800d924 <_vfiprintf_r+0x18>
 800d91c:	6a03      	ldr	r3, [r0, #32]
 800d91e:	b90b      	cbnz	r3, 800d924 <_vfiprintf_r+0x18>
 800d920:	f7fd faa8 	bl	800ae74 <__sinit>
 800d924:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d926:	07d9      	lsls	r1, r3, #31
 800d928:	d405      	bmi.n	800d936 <_vfiprintf_r+0x2a>
 800d92a:	89ab      	ldrh	r3, [r5, #12]
 800d92c:	059a      	lsls	r2, r3, #22
 800d92e:	d402      	bmi.n	800d936 <_vfiprintf_r+0x2a>
 800d930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d932:	f7fd fd8c 	bl	800b44e <__retarget_lock_acquire_recursive>
 800d936:	89ab      	ldrh	r3, [r5, #12]
 800d938:	071b      	lsls	r3, r3, #28
 800d93a:	d501      	bpl.n	800d940 <_vfiprintf_r+0x34>
 800d93c:	692b      	ldr	r3, [r5, #16]
 800d93e:	b99b      	cbnz	r3, 800d968 <_vfiprintf_r+0x5c>
 800d940:	4629      	mov	r1, r5
 800d942:	4630      	mov	r0, r6
 800d944:	f7fd fc88 	bl	800b258 <__swsetup_r>
 800d948:	b170      	cbz	r0, 800d968 <_vfiprintf_r+0x5c>
 800d94a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d94c:	07dc      	lsls	r4, r3, #31
 800d94e:	d504      	bpl.n	800d95a <_vfiprintf_r+0x4e>
 800d950:	f04f 30ff 	mov.w	r0, #4294967295
 800d954:	b01d      	add	sp, #116	; 0x74
 800d956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d95a:	89ab      	ldrh	r3, [r5, #12]
 800d95c:	0598      	lsls	r0, r3, #22
 800d95e:	d4f7      	bmi.n	800d950 <_vfiprintf_r+0x44>
 800d960:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d962:	f7fd fd75 	bl	800b450 <__retarget_lock_release_recursive>
 800d966:	e7f3      	b.n	800d950 <_vfiprintf_r+0x44>
 800d968:	2300      	movs	r3, #0
 800d96a:	9309      	str	r3, [sp, #36]	; 0x24
 800d96c:	2320      	movs	r3, #32
 800d96e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d972:	f8cd 800c 	str.w	r8, [sp, #12]
 800d976:	2330      	movs	r3, #48	; 0x30
 800d978:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800db2c <_vfiprintf_r+0x220>
 800d97c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d980:	f04f 0901 	mov.w	r9, #1
 800d984:	4623      	mov	r3, r4
 800d986:	469a      	mov	sl, r3
 800d988:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d98c:	b10a      	cbz	r2, 800d992 <_vfiprintf_r+0x86>
 800d98e:	2a25      	cmp	r2, #37	; 0x25
 800d990:	d1f9      	bne.n	800d986 <_vfiprintf_r+0x7a>
 800d992:	ebba 0b04 	subs.w	fp, sl, r4
 800d996:	d00b      	beq.n	800d9b0 <_vfiprintf_r+0xa4>
 800d998:	465b      	mov	r3, fp
 800d99a:	4622      	mov	r2, r4
 800d99c:	4629      	mov	r1, r5
 800d99e:	4630      	mov	r0, r6
 800d9a0:	f7ff ffa1 	bl	800d8e6 <__sfputs_r>
 800d9a4:	3001      	adds	r0, #1
 800d9a6:	f000 80a9 	beq.w	800dafc <_vfiprintf_r+0x1f0>
 800d9aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9ac:	445a      	add	r2, fp
 800d9ae:	9209      	str	r2, [sp, #36]	; 0x24
 800d9b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	f000 80a1 	beq.w	800dafc <_vfiprintf_r+0x1f0>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800d9c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9c4:	f10a 0a01 	add.w	sl, sl, #1
 800d9c8:	9304      	str	r3, [sp, #16]
 800d9ca:	9307      	str	r3, [sp, #28]
 800d9cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d9d0:	931a      	str	r3, [sp, #104]	; 0x68
 800d9d2:	4654      	mov	r4, sl
 800d9d4:	2205      	movs	r2, #5
 800d9d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9da:	4854      	ldr	r0, [pc, #336]	; (800db2c <_vfiprintf_r+0x220>)
 800d9dc:	f7f2 fc40 	bl	8000260 <memchr>
 800d9e0:	9a04      	ldr	r2, [sp, #16]
 800d9e2:	b9d8      	cbnz	r0, 800da1c <_vfiprintf_r+0x110>
 800d9e4:	06d1      	lsls	r1, r2, #27
 800d9e6:	bf44      	itt	mi
 800d9e8:	2320      	movmi	r3, #32
 800d9ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9ee:	0713      	lsls	r3, r2, #28
 800d9f0:	bf44      	itt	mi
 800d9f2:	232b      	movmi	r3, #43	; 0x2b
 800d9f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9fc:	2b2a      	cmp	r3, #42	; 0x2a
 800d9fe:	d015      	beq.n	800da2c <_vfiprintf_r+0x120>
 800da00:	9a07      	ldr	r2, [sp, #28]
 800da02:	4654      	mov	r4, sl
 800da04:	2000      	movs	r0, #0
 800da06:	f04f 0c0a 	mov.w	ip, #10
 800da0a:	4621      	mov	r1, r4
 800da0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da10:	3b30      	subs	r3, #48	; 0x30
 800da12:	2b09      	cmp	r3, #9
 800da14:	d94d      	bls.n	800dab2 <_vfiprintf_r+0x1a6>
 800da16:	b1b0      	cbz	r0, 800da46 <_vfiprintf_r+0x13a>
 800da18:	9207      	str	r2, [sp, #28]
 800da1a:	e014      	b.n	800da46 <_vfiprintf_r+0x13a>
 800da1c:	eba0 0308 	sub.w	r3, r0, r8
 800da20:	fa09 f303 	lsl.w	r3, r9, r3
 800da24:	4313      	orrs	r3, r2
 800da26:	9304      	str	r3, [sp, #16]
 800da28:	46a2      	mov	sl, r4
 800da2a:	e7d2      	b.n	800d9d2 <_vfiprintf_r+0xc6>
 800da2c:	9b03      	ldr	r3, [sp, #12]
 800da2e:	1d19      	adds	r1, r3, #4
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	9103      	str	r1, [sp, #12]
 800da34:	2b00      	cmp	r3, #0
 800da36:	bfbb      	ittet	lt
 800da38:	425b      	neglt	r3, r3
 800da3a:	f042 0202 	orrlt.w	r2, r2, #2
 800da3e:	9307      	strge	r3, [sp, #28]
 800da40:	9307      	strlt	r3, [sp, #28]
 800da42:	bfb8      	it	lt
 800da44:	9204      	strlt	r2, [sp, #16]
 800da46:	7823      	ldrb	r3, [r4, #0]
 800da48:	2b2e      	cmp	r3, #46	; 0x2e
 800da4a:	d10c      	bne.n	800da66 <_vfiprintf_r+0x15a>
 800da4c:	7863      	ldrb	r3, [r4, #1]
 800da4e:	2b2a      	cmp	r3, #42	; 0x2a
 800da50:	d134      	bne.n	800dabc <_vfiprintf_r+0x1b0>
 800da52:	9b03      	ldr	r3, [sp, #12]
 800da54:	1d1a      	adds	r2, r3, #4
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	9203      	str	r2, [sp, #12]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	bfb8      	it	lt
 800da5e:	f04f 33ff 	movlt.w	r3, #4294967295
 800da62:	3402      	adds	r4, #2
 800da64:	9305      	str	r3, [sp, #20]
 800da66:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800db3c <_vfiprintf_r+0x230>
 800da6a:	7821      	ldrb	r1, [r4, #0]
 800da6c:	2203      	movs	r2, #3
 800da6e:	4650      	mov	r0, sl
 800da70:	f7f2 fbf6 	bl	8000260 <memchr>
 800da74:	b138      	cbz	r0, 800da86 <_vfiprintf_r+0x17a>
 800da76:	9b04      	ldr	r3, [sp, #16]
 800da78:	eba0 000a 	sub.w	r0, r0, sl
 800da7c:	2240      	movs	r2, #64	; 0x40
 800da7e:	4082      	lsls	r2, r0
 800da80:	4313      	orrs	r3, r2
 800da82:	3401      	adds	r4, #1
 800da84:	9304      	str	r3, [sp, #16]
 800da86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da8a:	4829      	ldr	r0, [pc, #164]	; (800db30 <_vfiprintf_r+0x224>)
 800da8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da90:	2206      	movs	r2, #6
 800da92:	f7f2 fbe5 	bl	8000260 <memchr>
 800da96:	2800      	cmp	r0, #0
 800da98:	d03f      	beq.n	800db1a <_vfiprintf_r+0x20e>
 800da9a:	4b26      	ldr	r3, [pc, #152]	; (800db34 <_vfiprintf_r+0x228>)
 800da9c:	bb1b      	cbnz	r3, 800dae6 <_vfiprintf_r+0x1da>
 800da9e:	9b03      	ldr	r3, [sp, #12]
 800daa0:	3307      	adds	r3, #7
 800daa2:	f023 0307 	bic.w	r3, r3, #7
 800daa6:	3308      	adds	r3, #8
 800daa8:	9303      	str	r3, [sp, #12]
 800daaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daac:	443b      	add	r3, r7
 800daae:	9309      	str	r3, [sp, #36]	; 0x24
 800dab0:	e768      	b.n	800d984 <_vfiprintf_r+0x78>
 800dab2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dab6:	460c      	mov	r4, r1
 800dab8:	2001      	movs	r0, #1
 800daba:	e7a6      	b.n	800da0a <_vfiprintf_r+0xfe>
 800dabc:	2300      	movs	r3, #0
 800dabe:	3401      	adds	r4, #1
 800dac0:	9305      	str	r3, [sp, #20]
 800dac2:	4619      	mov	r1, r3
 800dac4:	f04f 0c0a 	mov.w	ip, #10
 800dac8:	4620      	mov	r0, r4
 800daca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dace:	3a30      	subs	r2, #48	; 0x30
 800dad0:	2a09      	cmp	r2, #9
 800dad2:	d903      	bls.n	800dadc <_vfiprintf_r+0x1d0>
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d0c6      	beq.n	800da66 <_vfiprintf_r+0x15a>
 800dad8:	9105      	str	r1, [sp, #20]
 800dada:	e7c4      	b.n	800da66 <_vfiprintf_r+0x15a>
 800dadc:	fb0c 2101 	mla	r1, ip, r1, r2
 800dae0:	4604      	mov	r4, r0
 800dae2:	2301      	movs	r3, #1
 800dae4:	e7f0      	b.n	800dac8 <_vfiprintf_r+0x1bc>
 800dae6:	ab03      	add	r3, sp, #12
 800dae8:	9300      	str	r3, [sp, #0]
 800daea:	462a      	mov	r2, r5
 800daec:	4b12      	ldr	r3, [pc, #72]	; (800db38 <_vfiprintf_r+0x22c>)
 800daee:	a904      	add	r1, sp, #16
 800daf0:	4630      	mov	r0, r6
 800daf2:	f7fc fb85 	bl	800a200 <_printf_float>
 800daf6:	4607      	mov	r7, r0
 800daf8:	1c78      	adds	r0, r7, #1
 800dafa:	d1d6      	bne.n	800daaa <_vfiprintf_r+0x19e>
 800dafc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dafe:	07d9      	lsls	r1, r3, #31
 800db00:	d405      	bmi.n	800db0e <_vfiprintf_r+0x202>
 800db02:	89ab      	ldrh	r3, [r5, #12]
 800db04:	059a      	lsls	r2, r3, #22
 800db06:	d402      	bmi.n	800db0e <_vfiprintf_r+0x202>
 800db08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db0a:	f7fd fca1 	bl	800b450 <__retarget_lock_release_recursive>
 800db0e:	89ab      	ldrh	r3, [r5, #12]
 800db10:	065b      	lsls	r3, r3, #25
 800db12:	f53f af1d 	bmi.w	800d950 <_vfiprintf_r+0x44>
 800db16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db18:	e71c      	b.n	800d954 <_vfiprintf_r+0x48>
 800db1a:	ab03      	add	r3, sp, #12
 800db1c:	9300      	str	r3, [sp, #0]
 800db1e:	462a      	mov	r2, r5
 800db20:	4b05      	ldr	r3, [pc, #20]	; (800db38 <_vfiprintf_r+0x22c>)
 800db22:	a904      	add	r1, sp, #16
 800db24:	4630      	mov	r0, r6
 800db26:	f7fc fdf3 	bl	800a710 <_printf_i>
 800db2a:	e7e4      	b.n	800daf6 <_vfiprintf_r+0x1ea>
 800db2c:	08016918 	.word	0x08016918
 800db30:	08016922 	.word	0x08016922
 800db34:	0800a201 	.word	0x0800a201
 800db38:	0800d8e7 	.word	0x0800d8e7
 800db3c:	0801691e 	.word	0x0801691e

0800db40 <__sflush_r>:
 800db40:	898a      	ldrh	r2, [r1, #12]
 800db42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db46:	4605      	mov	r5, r0
 800db48:	0710      	lsls	r0, r2, #28
 800db4a:	460c      	mov	r4, r1
 800db4c:	d458      	bmi.n	800dc00 <__sflush_r+0xc0>
 800db4e:	684b      	ldr	r3, [r1, #4]
 800db50:	2b00      	cmp	r3, #0
 800db52:	dc05      	bgt.n	800db60 <__sflush_r+0x20>
 800db54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800db56:	2b00      	cmp	r3, #0
 800db58:	dc02      	bgt.n	800db60 <__sflush_r+0x20>
 800db5a:	2000      	movs	r0, #0
 800db5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800db62:	2e00      	cmp	r6, #0
 800db64:	d0f9      	beq.n	800db5a <__sflush_r+0x1a>
 800db66:	2300      	movs	r3, #0
 800db68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800db6c:	682f      	ldr	r7, [r5, #0]
 800db6e:	6a21      	ldr	r1, [r4, #32]
 800db70:	602b      	str	r3, [r5, #0]
 800db72:	d032      	beq.n	800dbda <__sflush_r+0x9a>
 800db74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800db76:	89a3      	ldrh	r3, [r4, #12]
 800db78:	075a      	lsls	r2, r3, #29
 800db7a:	d505      	bpl.n	800db88 <__sflush_r+0x48>
 800db7c:	6863      	ldr	r3, [r4, #4]
 800db7e:	1ac0      	subs	r0, r0, r3
 800db80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800db82:	b10b      	cbz	r3, 800db88 <__sflush_r+0x48>
 800db84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800db86:	1ac0      	subs	r0, r0, r3
 800db88:	2300      	movs	r3, #0
 800db8a:	4602      	mov	r2, r0
 800db8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800db8e:	6a21      	ldr	r1, [r4, #32]
 800db90:	4628      	mov	r0, r5
 800db92:	47b0      	blx	r6
 800db94:	1c43      	adds	r3, r0, #1
 800db96:	89a3      	ldrh	r3, [r4, #12]
 800db98:	d106      	bne.n	800dba8 <__sflush_r+0x68>
 800db9a:	6829      	ldr	r1, [r5, #0]
 800db9c:	291d      	cmp	r1, #29
 800db9e:	d82b      	bhi.n	800dbf8 <__sflush_r+0xb8>
 800dba0:	4a29      	ldr	r2, [pc, #164]	; (800dc48 <__sflush_r+0x108>)
 800dba2:	410a      	asrs	r2, r1
 800dba4:	07d6      	lsls	r6, r2, #31
 800dba6:	d427      	bmi.n	800dbf8 <__sflush_r+0xb8>
 800dba8:	2200      	movs	r2, #0
 800dbaa:	6062      	str	r2, [r4, #4]
 800dbac:	04d9      	lsls	r1, r3, #19
 800dbae:	6922      	ldr	r2, [r4, #16]
 800dbb0:	6022      	str	r2, [r4, #0]
 800dbb2:	d504      	bpl.n	800dbbe <__sflush_r+0x7e>
 800dbb4:	1c42      	adds	r2, r0, #1
 800dbb6:	d101      	bne.n	800dbbc <__sflush_r+0x7c>
 800dbb8:	682b      	ldr	r3, [r5, #0]
 800dbba:	b903      	cbnz	r3, 800dbbe <__sflush_r+0x7e>
 800dbbc:	6560      	str	r0, [r4, #84]	; 0x54
 800dbbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dbc0:	602f      	str	r7, [r5, #0]
 800dbc2:	2900      	cmp	r1, #0
 800dbc4:	d0c9      	beq.n	800db5a <__sflush_r+0x1a>
 800dbc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dbca:	4299      	cmp	r1, r3
 800dbcc:	d002      	beq.n	800dbd4 <__sflush_r+0x94>
 800dbce:	4628      	mov	r0, r5
 800dbd0:	f7fe fa52 	bl	800c078 <_free_r>
 800dbd4:	2000      	movs	r0, #0
 800dbd6:	6360      	str	r0, [r4, #52]	; 0x34
 800dbd8:	e7c0      	b.n	800db5c <__sflush_r+0x1c>
 800dbda:	2301      	movs	r3, #1
 800dbdc:	4628      	mov	r0, r5
 800dbde:	47b0      	blx	r6
 800dbe0:	1c41      	adds	r1, r0, #1
 800dbe2:	d1c8      	bne.n	800db76 <__sflush_r+0x36>
 800dbe4:	682b      	ldr	r3, [r5, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d0c5      	beq.n	800db76 <__sflush_r+0x36>
 800dbea:	2b1d      	cmp	r3, #29
 800dbec:	d001      	beq.n	800dbf2 <__sflush_r+0xb2>
 800dbee:	2b16      	cmp	r3, #22
 800dbf0:	d101      	bne.n	800dbf6 <__sflush_r+0xb6>
 800dbf2:	602f      	str	r7, [r5, #0]
 800dbf4:	e7b1      	b.n	800db5a <__sflush_r+0x1a>
 800dbf6:	89a3      	ldrh	r3, [r4, #12]
 800dbf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbfc:	81a3      	strh	r3, [r4, #12]
 800dbfe:	e7ad      	b.n	800db5c <__sflush_r+0x1c>
 800dc00:	690f      	ldr	r7, [r1, #16]
 800dc02:	2f00      	cmp	r7, #0
 800dc04:	d0a9      	beq.n	800db5a <__sflush_r+0x1a>
 800dc06:	0793      	lsls	r3, r2, #30
 800dc08:	680e      	ldr	r6, [r1, #0]
 800dc0a:	bf08      	it	eq
 800dc0c:	694b      	ldreq	r3, [r1, #20]
 800dc0e:	600f      	str	r7, [r1, #0]
 800dc10:	bf18      	it	ne
 800dc12:	2300      	movne	r3, #0
 800dc14:	eba6 0807 	sub.w	r8, r6, r7
 800dc18:	608b      	str	r3, [r1, #8]
 800dc1a:	f1b8 0f00 	cmp.w	r8, #0
 800dc1e:	dd9c      	ble.n	800db5a <__sflush_r+0x1a>
 800dc20:	6a21      	ldr	r1, [r4, #32]
 800dc22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dc24:	4643      	mov	r3, r8
 800dc26:	463a      	mov	r2, r7
 800dc28:	4628      	mov	r0, r5
 800dc2a:	47b0      	blx	r6
 800dc2c:	2800      	cmp	r0, #0
 800dc2e:	dc06      	bgt.n	800dc3e <__sflush_r+0xfe>
 800dc30:	89a3      	ldrh	r3, [r4, #12]
 800dc32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc36:	81a3      	strh	r3, [r4, #12]
 800dc38:	f04f 30ff 	mov.w	r0, #4294967295
 800dc3c:	e78e      	b.n	800db5c <__sflush_r+0x1c>
 800dc3e:	4407      	add	r7, r0
 800dc40:	eba8 0800 	sub.w	r8, r8, r0
 800dc44:	e7e9      	b.n	800dc1a <__sflush_r+0xda>
 800dc46:	bf00      	nop
 800dc48:	dfbffffe 	.word	0xdfbffffe

0800dc4c <_fflush_r>:
 800dc4c:	b538      	push	{r3, r4, r5, lr}
 800dc4e:	690b      	ldr	r3, [r1, #16]
 800dc50:	4605      	mov	r5, r0
 800dc52:	460c      	mov	r4, r1
 800dc54:	b913      	cbnz	r3, 800dc5c <_fflush_r+0x10>
 800dc56:	2500      	movs	r5, #0
 800dc58:	4628      	mov	r0, r5
 800dc5a:	bd38      	pop	{r3, r4, r5, pc}
 800dc5c:	b118      	cbz	r0, 800dc66 <_fflush_r+0x1a>
 800dc5e:	6a03      	ldr	r3, [r0, #32]
 800dc60:	b90b      	cbnz	r3, 800dc66 <_fflush_r+0x1a>
 800dc62:	f7fd f907 	bl	800ae74 <__sinit>
 800dc66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d0f3      	beq.n	800dc56 <_fflush_r+0xa>
 800dc6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dc70:	07d0      	lsls	r0, r2, #31
 800dc72:	d404      	bmi.n	800dc7e <_fflush_r+0x32>
 800dc74:	0599      	lsls	r1, r3, #22
 800dc76:	d402      	bmi.n	800dc7e <_fflush_r+0x32>
 800dc78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc7a:	f7fd fbe8 	bl	800b44e <__retarget_lock_acquire_recursive>
 800dc7e:	4628      	mov	r0, r5
 800dc80:	4621      	mov	r1, r4
 800dc82:	f7ff ff5d 	bl	800db40 <__sflush_r>
 800dc86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc88:	07da      	lsls	r2, r3, #31
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	d4e4      	bmi.n	800dc58 <_fflush_r+0xc>
 800dc8e:	89a3      	ldrh	r3, [r4, #12]
 800dc90:	059b      	lsls	r3, r3, #22
 800dc92:	d4e1      	bmi.n	800dc58 <_fflush_r+0xc>
 800dc94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc96:	f7fd fbdb 	bl	800b450 <__retarget_lock_release_recursive>
 800dc9a:	e7dd      	b.n	800dc58 <_fflush_r+0xc>

0800dc9c <__swhatbuf_r>:
 800dc9c:	b570      	push	{r4, r5, r6, lr}
 800dc9e:	460c      	mov	r4, r1
 800dca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dca4:	2900      	cmp	r1, #0
 800dca6:	b096      	sub	sp, #88	; 0x58
 800dca8:	4615      	mov	r5, r2
 800dcaa:	461e      	mov	r6, r3
 800dcac:	da0d      	bge.n	800dcca <__swhatbuf_r+0x2e>
 800dcae:	89a3      	ldrh	r3, [r4, #12]
 800dcb0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dcb4:	f04f 0100 	mov.w	r1, #0
 800dcb8:	bf0c      	ite	eq
 800dcba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800dcbe:	2340      	movne	r3, #64	; 0x40
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	6031      	str	r1, [r6, #0]
 800dcc4:	602b      	str	r3, [r5, #0]
 800dcc6:	b016      	add	sp, #88	; 0x58
 800dcc8:	bd70      	pop	{r4, r5, r6, pc}
 800dcca:	466a      	mov	r2, sp
 800dccc:	f000 f874 	bl	800ddb8 <_fstat_r>
 800dcd0:	2800      	cmp	r0, #0
 800dcd2:	dbec      	blt.n	800dcae <__swhatbuf_r+0x12>
 800dcd4:	9901      	ldr	r1, [sp, #4]
 800dcd6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800dcda:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800dcde:	4259      	negs	r1, r3
 800dce0:	4159      	adcs	r1, r3
 800dce2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dce6:	e7eb      	b.n	800dcc0 <__swhatbuf_r+0x24>

0800dce8 <__smakebuf_r>:
 800dce8:	898b      	ldrh	r3, [r1, #12]
 800dcea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dcec:	079d      	lsls	r5, r3, #30
 800dcee:	4606      	mov	r6, r0
 800dcf0:	460c      	mov	r4, r1
 800dcf2:	d507      	bpl.n	800dd04 <__smakebuf_r+0x1c>
 800dcf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dcf8:	6023      	str	r3, [r4, #0]
 800dcfa:	6123      	str	r3, [r4, #16]
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	6163      	str	r3, [r4, #20]
 800dd00:	b002      	add	sp, #8
 800dd02:	bd70      	pop	{r4, r5, r6, pc}
 800dd04:	ab01      	add	r3, sp, #4
 800dd06:	466a      	mov	r2, sp
 800dd08:	f7ff ffc8 	bl	800dc9c <__swhatbuf_r>
 800dd0c:	9900      	ldr	r1, [sp, #0]
 800dd0e:	4605      	mov	r5, r0
 800dd10:	4630      	mov	r0, r6
 800dd12:	f7fc f8c9 	bl	8009ea8 <_malloc_r>
 800dd16:	b948      	cbnz	r0, 800dd2c <__smakebuf_r+0x44>
 800dd18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd1c:	059a      	lsls	r2, r3, #22
 800dd1e:	d4ef      	bmi.n	800dd00 <__smakebuf_r+0x18>
 800dd20:	f023 0303 	bic.w	r3, r3, #3
 800dd24:	f043 0302 	orr.w	r3, r3, #2
 800dd28:	81a3      	strh	r3, [r4, #12]
 800dd2a:	e7e3      	b.n	800dcf4 <__smakebuf_r+0xc>
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	6020      	str	r0, [r4, #0]
 800dd30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd34:	81a3      	strh	r3, [r4, #12]
 800dd36:	9b00      	ldr	r3, [sp, #0]
 800dd38:	6163      	str	r3, [r4, #20]
 800dd3a:	9b01      	ldr	r3, [sp, #4]
 800dd3c:	6120      	str	r0, [r4, #16]
 800dd3e:	b15b      	cbz	r3, 800dd58 <__smakebuf_r+0x70>
 800dd40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd44:	4630      	mov	r0, r6
 800dd46:	f000 f849 	bl	800dddc <_isatty_r>
 800dd4a:	b128      	cbz	r0, 800dd58 <__smakebuf_r+0x70>
 800dd4c:	89a3      	ldrh	r3, [r4, #12]
 800dd4e:	f023 0303 	bic.w	r3, r3, #3
 800dd52:	f043 0301 	orr.w	r3, r3, #1
 800dd56:	81a3      	strh	r3, [r4, #12]
 800dd58:	89a3      	ldrh	r3, [r4, #12]
 800dd5a:	431d      	orrs	r5, r3
 800dd5c:	81a5      	strh	r5, [r4, #12]
 800dd5e:	e7cf      	b.n	800dd00 <__smakebuf_r+0x18>

0800dd60 <memmove>:
 800dd60:	4288      	cmp	r0, r1
 800dd62:	b510      	push	{r4, lr}
 800dd64:	eb01 0402 	add.w	r4, r1, r2
 800dd68:	d902      	bls.n	800dd70 <memmove+0x10>
 800dd6a:	4284      	cmp	r4, r0
 800dd6c:	4623      	mov	r3, r4
 800dd6e:	d807      	bhi.n	800dd80 <memmove+0x20>
 800dd70:	1e43      	subs	r3, r0, #1
 800dd72:	42a1      	cmp	r1, r4
 800dd74:	d008      	beq.n	800dd88 <memmove+0x28>
 800dd76:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd7e:	e7f8      	b.n	800dd72 <memmove+0x12>
 800dd80:	4402      	add	r2, r0
 800dd82:	4601      	mov	r1, r0
 800dd84:	428a      	cmp	r2, r1
 800dd86:	d100      	bne.n	800dd8a <memmove+0x2a>
 800dd88:	bd10      	pop	{r4, pc}
 800dd8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd92:	e7f7      	b.n	800dd84 <memmove+0x24>

0800dd94 <strncmp>:
 800dd94:	b510      	push	{r4, lr}
 800dd96:	b16a      	cbz	r2, 800ddb4 <strncmp+0x20>
 800dd98:	3901      	subs	r1, #1
 800dd9a:	1884      	adds	r4, r0, r2
 800dd9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dda0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d103      	bne.n	800ddb0 <strncmp+0x1c>
 800dda8:	42a0      	cmp	r0, r4
 800ddaa:	d001      	beq.n	800ddb0 <strncmp+0x1c>
 800ddac:	2a00      	cmp	r2, #0
 800ddae:	d1f5      	bne.n	800dd9c <strncmp+0x8>
 800ddb0:	1ad0      	subs	r0, r2, r3
 800ddb2:	bd10      	pop	{r4, pc}
 800ddb4:	4610      	mov	r0, r2
 800ddb6:	e7fc      	b.n	800ddb2 <strncmp+0x1e>

0800ddb8 <_fstat_r>:
 800ddb8:	b538      	push	{r3, r4, r5, lr}
 800ddba:	4d07      	ldr	r5, [pc, #28]	; (800ddd8 <_fstat_r+0x20>)
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	4604      	mov	r4, r0
 800ddc0:	4608      	mov	r0, r1
 800ddc2:	4611      	mov	r1, r2
 800ddc4:	602b      	str	r3, [r5, #0]
 800ddc6:	f7f3 fb97 	bl	80014f8 <_fstat>
 800ddca:	1c43      	adds	r3, r0, #1
 800ddcc:	d102      	bne.n	800ddd4 <_fstat_r+0x1c>
 800ddce:	682b      	ldr	r3, [r5, #0]
 800ddd0:	b103      	cbz	r3, 800ddd4 <_fstat_r+0x1c>
 800ddd2:	6023      	str	r3, [r4, #0]
 800ddd4:	bd38      	pop	{r3, r4, r5, pc}
 800ddd6:	bf00      	nop
 800ddd8:	200032c8 	.word	0x200032c8

0800dddc <_isatty_r>:
 800dddc:	b538      	push	{r3, r4, r5, lr}
 800ddde:	4d06      	ldr	r5, [pc, #24]	; (800ddf8 <_isatty_r+0x1c>)
 800dde0:	2300      	movs	r3, #0
 800dde2:	4604      	mov	r4, r0
 800dde4:	4608      	mov	r0, r1
 800dde6:	602b      	str	r3, [r5, #0]
 800dde8:	f7f3 faf4 	bl	80013d4 <_isatty>
 800ddec:	1c43      	adds	r3, r0, #1
 800ddee:	d102      	bne.n	800ddf6 <_isatty_r+0x1a>
 800ddf0:	682b      	ldr	r3, [r5, #0]
 800ddf2:	b103      	cbz	r3, 800ddf6 <_isatty_r+0x1a>
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	bd38      	pop	{r3, r4, r5, pc}
 800ddf8:	200032c8 	.word	0x200032c8
 800ddfc:	00000000 	.word	0x00000000

0800de00 <nan>:
 800de00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800de08 <nan+0x8>
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	00000000 	.word	0x00000000
 800de0c:	7ff80000 	.word	0x7ff80000

0800de10 <__assert_func>:
 800de10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de12:	4614      	mov	r4, r2
 800de14:	461a      	mov	r2, r3
 800de16:	4b09      	ldr	r3, [pc, #36]	; (800de3c <__assert_func+0x2c>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	4605      	mov	r5, r0
 800de1c:	68d8      	ldr	r0, [r3, #12]
 800de1e:	b14c      	cbz	r4, 800de34 <__assert_func+0x24>
 800de20:	4b07      	ldr	r3, [pc, #28]	; (800de40 <__assert_func+0x30>)
 800de22:	9100      	str	r1, [sp, #0]
 800de24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de28:	4906      	ldr	r1, [pc, #24]	; (800de44 <__assert_func+0x34>)
 800de2a:	462b      	mov	r3, r5
 800de2c:	f000 fbb4 	bl	800e598 <fiprintf>
 800de30:	f000 fbc4 	bl	800e5bc <abort>
 800de34:	4b04      	ldr	r3, [pc, #16]	; (800de48 <__assert_func+0x38>)
 800de36:	461c      	mov	r4, r3
 800de38:	e7f3      	b.n	800de22 <__assert_func+0x12>
 800de3a:	bf00      	nop
 800de3c:	20000064 	.word	0x20000064
 800de40:	08016931 	.word	0x08016931
 800de44:	0801693e 	.word	0x0801693e
 800de48:	0801696c 	.word	0x0801696c

0800de4c <rshift>:
 800de4c:	6903      	ldr	r3, [r0, #16]
 800de4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800de52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de56:	ea4f 1261 	mov.w	r2, r1, asr #5
 800de5a:	f100 0414 	add.w	r4, r0, #20
 800de5e:	dd45      	ble.n	800deec <rshift+0xa0>
 800de60:	f011 011f 	ands.w	r1, r1, #31
 800de64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800de68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800de6c:	d10c      	bne.n	800de88 <rshift+0x3c>
 800de6e:	f100 0710 	add.w	r7, r0, #16
 800de72:	4629      	mov	r1, r5
 800de74:	42b1      	cmp	r1, r6
 800de76:	d334      	bcc.n	800dee2 <rshift+0x96>
 800de78:	1a9b      	subs	r3, r3, r2
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	1eea      	subs	r2, r5, #3
 800de7e:	4296      	cmp	r6, r2
 800de80:	bf38      	it	cc
 800de82:	2300      	movcc	r3, #0
 800de84:	4423      	add	r3, r4
 800de86:	e015      	b.n	800deb4 <rshift+0x68>
 800de88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800de8c:	f1c1 0820 	rsb	r8, r1, #32
 800de90:	40cf      	lsrs	r7, r1
 800de92:	f105 0e04 	add.w	lr, r5, #4
 800de96:	46a1      	mov	r9, r4
 800de98:	4576      	cmp	r6, lr
 800de9a:	46f4      	mov	ip, lr
 800de9c:	d815      	bhi.n	800deca <rshift+0x7e>
 800de9e:	1a9a      	subs	r2, r3, r2
 800dea0:	0092      	lsls	r2, r2, #2
 800dea2:	3a04      	subs	r2, #4
 800dea4:	3501      	adds	r5, #1
 800dea6:	42ae      	cmp	r6, r5
 800dea8:	bf38      	it	cc
 800deaa:	2200      	movcc	r2, #0
 800deac:	18a3      	adds	r3, r4, r2
 800deae:	50a7      	str	r7, [r4, r2]
 800deb0:	b107      	cbz	r7, 800deb4 <rshift+0x68>
 800deb2:	3304      	adds	r3, #4
 800deb4:	1b1a      	subs	r2, r3, r4
 800deb6:	42a3      	cmp	r3, r4
 800deb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800debc:	bf08      	it	eq
 800debe:	2300      	moveq	r3, #0
 800dec0:	6102      	str	r2, [r0, #16]
 800dec2:	bf08      	it	eq
 800dec4:	6143      	streq	r3, [r0, #20]
 800dec6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800deca:	f8dc c000 	ldr.w	ip, [ip]
 800dece:	fa0c fc08 	lsl.w	ip, ip, r8
 800ded2:	ea4c 0707 	orr.w	r7, ip, r7
 800ded6:	f849 7b04 	str.w	r7, [r9], #4
 800deda:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dede:	40cf      	lsrs	r7, r1
 800dee0:	e7da      	b.n	800de98 <rshift+0x4c>
 800dee2:	f851 cb04 	ldr.w	ip, [r1], #4
 800dee6:	f847 cf04 	str.w	ip, [r7, #4]!
 800deea:	e7c3      	b.n	800de74 <rshift+0x28>
 800deec:	4623      	mov	r3, r4
 800deee:	e7e1      	b.n	800deb4 <rshift+0x68>

0800def0 <__hexdig_fun>:
 800def0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800def4:	2b09      	cmp	r3, #9
 800def6:	d802      	bhi.n	800defe <__hexdig_fun+0xe>
 800def8:	3820      	subs	r0, #32
 800defa:	b2c0      	uxtb	r0, r0
 800defc:	4770      	bx	lr
 800defe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800df02:	2b05      	cmp	r3, #5
 800df04:	d801      	bhi.n	800df0a <__hexdig_fun+0x1a>
 800df06:	3847      	subs	r0, #71	; 0x47
 800df08:	e7f7      	b.n	800defa <__hexdig_fun+0xa>
 800df0a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800df0e:	2b05      	cmp	r3, #5
 800df10:	d801      	bhi.n	800df16 <__hexdig_fun+0x26>
 800df12:	3827      	subs	r0, #39	; 0x27
 800df14:	e7f1      	b.n	800defa <__hexdig_fun+0xa>
 800df16:	2000      	movs	r0, #0
 800df18:	4770      	bx	lr
	...

0800df1c <__gethex>:
 800df1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df20:	4617      	mov	r7, r2
 800df22:	680a      	ldr	r2, [r1, #0]
 800df24:	b085      	sub	sp, #20
 800df26:	f102 0b02 	add.w	fp, r2, #2
 800df2a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800df2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800df32:	4681      	mov	r9, r0
 800df34:	468a      	mov	sl, r1
 800df36:	9302      	str	r3, [sp, #8]
 800df38:	32fe      	adds	r2, #254	; 0xfe
 800df3a:	eb02 030b 	add.w	r3, r2, fp
 800df3e:	46d8      	mov	r8, fp
 800df40:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800df44:	9301      	str	r3, [sp, #4]
 800df46:	2830      	cmp	r0, #48	; 0x30
 800df48:	d0f7      	beq.n	800df3a <__gethex+0x1e>
 800df4a:	f7ff ffd1 	bl	800def0 <__hexdig_fun>
 800df4e:	4604      	mov	r4, r0
 800df50:	2800      	cmp	r0, #0
 800df52:	d138      	bne.n	800dfc6 <__gethex+0xaa>
 800df54:	49a7      	ldr	r1, [pc, #668]	; (800e1f4 <__gethex+0x2d8>)
 800df56:	2201      	movs	r2, #1
 800df58:	4640      	mov	r0, r8
 800df5a:	f7ff ff1b 	bl	800dd94 <strncmp>
 800df5e:	4606      	mov	r6, r0
 800df60:	2800      	cmp	r0, #0
 800df62:	d169      	bne.n	800e038 <__gethex+0x11c>
 800df64:	f898 0001 	ldrb.w	r0, [r8, #1]
 800df68:	465d      	mov	r5, fp
 800df6a:	f7ff ffc1 	bl	800def0 <__hexdig_fun>
 800df6e:	2800      	cmp	r0, #0
 800df70:	d064      	beq.n	800e03c <__gethex+0x120>
 800df72:	465a      	mov	r2, fp
 800df74:	7810      	ldrb	r0, [r2, #0]
 800df76:	2830      	cmp	r0, #48	; 0x30
 800df78:	4690      	mov	r8, r2
 800df7a:	f102 0201 	add.w	r2, r2, #1
 800df7e:	d0f9      	beq.n	800df74 <__gethex+0x58>
 800df80:	f7ff ffb6 	bl	800def0 <__hexdig_fun>
 800df84:	2301      	movs	r3, #1
 800df86:	fab0 f480 	clz	r4, r0
 800df8a:	0964      	lsrs	r4, r4, #5
 800df8c:	465e      	mov	r6, fp
 800df8e:	9301      	str	r3, [sp, #4]
 800df90:	4642      	mov	r2, r8
 800df92:	4615      	mov	r5, r2
 800df94:	3201      	adds	r2, #1
 800df96:	7828      	ldrb	r0, [r5, #0]
 800df98:	f7ff ffaa 	bl	800def0 <__hexdig_fun>
 800df9c:	2800      	cmp	r0, #0
 800df9e:	d1f8      	bne.n	800df92 <__gethex+0x76>
 800dfa0:	4994      	ldr	r1, [pc, #592]	; (800e1f4 <__gethex+0x2d8>)
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	f7ff fef5 	bl	800dd94 <strncmp>
 800dfaa:	b978      	cbnz	r0, 800dfcc <__gethex+0xb0>
 800dfac:	b946      	cbnz	r6, 800dfc0 <__gethex+0xa4>
 800dfae:	1c6e      	adds	r6, r5, #1
 800dfb0:	4632      	mov	r2, r6
 800dfb2:	4615      	mov	r5, r2
 800dfb4:	3201      	adds	r2, #1
 800dfb6:	7828      	ldrb	r0, [r5, #0]
 800dfb8:	f7ff ff9a 	bl	800def0 <__hexdig_fun>
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	d1f8      	bne.n	800dfb2 <__gethex+0x96>
 800dfc0:	1b73      	subs	r3, r6, r5
 800dfc2:	009e      	lsls	r6, r3, #2
 800dfc4:	e004      	b.n	800dfd0 <__gethex+0xb4>
 800dfc6:	2400      	movs	r4, #0
 800dfc8:	4626      	mov	r6, r4
 800dfca:	e7e1      	b.n	800df90 <__gethex+0x74>
 800dfcc:	2e00      	cmp	r6, #0
 800dfce:	d1f7      	bne.n	800dfc0 <__gethex+0xa4>
 800dfd0:	782b      	ldrb	r3, [r5, #0]
 800dfd2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dfd6:	2b50      	cmp	r3, #80	; 0x50
 800dfd8:	d13d      	bne.n	800e056 <__gethex+0x13a>
 800dfda:	786b      	ldrb	r3, [r5, #1]
 800dfdc:	2b2b      	cmp	r3, #43	; 0x2b
 800dfde:	d02f      	beq.n	800e040 <__gethex+0x124>
 800dfe0:	2b2d      	cmp	r3, #45	; 0x2d
 800dfe2:	d031      	beq.n	800e048 <__gethex+0x12c>
 800dfe4:	1c69      	adds	r1, r5, #1
 800dfe6:	f04f 0b00 	mov.w	fp, #0
 800dfea:	7808      	ldrb	r0, [r1, #0]
 800dfec:	f7ff ff80 	bl	800def0 <__hexdig_fun>
 800dff0:	1e42      	subs	r2, r0, #1
 800dff2:	b2d2      	uxtb	r2, r2
 800dff4:	2a18      	cmp	r2, #24
 800dff6:	d82e      	bhi.n	800e056 <__gethex+0x13a>
 800dff8:	f1a0 0210 	sub.w	r2, r0, #16
 800dffc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e000:	f7ff ff76 	bl	800def0 <__hexdig_fun>
 800e004:	f100 3cff 	add.w	ip, r0, #4294967295
 800e008:	fa5f fc8c 	uxtb.w	ip, ip
 800e00c:	f1bc 0f18 	cmp.w	ip, #24
 800e010:	d91d      	bls.n	800e04e <__gethex+0x132>
 800e012:	f1bb 0f00 	cmp.w	fp, #0
 800e016:	d000      	beq.n	800e01a <__gethex+0xfe>
 800e018:	4252      	negs	r2, r2
 800e01a:	4416      	add	r6, r2
 800e01c:	f8ca 1000 	str.w	r1, [sl]
 800e020:	b1dc      	cbz	r4, 800e05a <__gethex+0x13e>
 800e022:	9b01      	ldr	r3, [sp, #4]
 800e024:	2b00      	cmp	r3, #0
 800e026:	bf14      	ite	ne
 800e028:	f04f 0800 	movne.w	r8, #0
 800e02c:	f04f 0806 	moveq.w	r8, #6
 800e030:	4640      	mov	r0, r8
 800e032:	b005      	add	sp, #20
 800e034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e038:	4645      	mov	r5, r8
 800e03a:	4626      	mov	r6, r4
 800e03c:	2401      	movs	r4, #1
 800e03e:	e7c7      	b.n	800dfd0 <__gethex+0xb4>
 800e040:	f04f 0b00 	mov.w	fp, #0
 800e044:	1ca9      	adds	r1, r5, #2
 800e046:	e7d0      	b.n	800dfea <__gethex+0xce>
 800e048:	f04f 0b01 	mov.w	fp, #1
 800e04c:	e7fa      	b.n	800e044 <__gethex+0x128>
 800e04e:	230a      	movs	r3, #10
 800e050:	fb03 0002 	mla	r0, r3, r2, r0
 800e054:	e7d0      	b.n	800dff8 <__gethex+0xdc>
 800e056:	4629      	mov	r1, r5
 800e058:	e7e0      	b.n	800e01c <__gethex+0x100>
 800e05a:	eba5 0308 	sub.w	r3, r5, r8
 800e05e:	3b01      	subs	r3, #1
 800e060:	4621      	mov	r1, r4
 800e062:	2b07      	cmp	r3, #7
 800e064:	dc0a      	bgt.n	800e07c <__gethex+0x160>
 800e066:	4648      	mov	r0, r9
 800e068:	f7fe f852 	bl	800c110 <_Balloc>
 800e06c:	4604      	mov	r4, r0
 800e06e:	b940      	cbnz	r0, 800e082 <__gethex+0x166>
 800e070:	4b61      	ldr	r3, [pc, #388]	; (800e1f8 <__gethex+0x2dc>)
 800e072:	4602      	mov	r2, r0
 800e074:	21e4      	movs	r1, #228	; 0xe4
 800e076:	4861      	ldr	r0, [pc, #388]	; (800e1fc <__gethex+0x2e0>)
 800e078:	f7ff feca 	bl	800de10 <__assert_func>
 800e07c:	3101      	adds	r1, #1
 800e07e:	105b      	asrs	r3, r3, #1
 800e080:	e7ef      	b.n	800e062 <__gethex+0x146>
 800e082:	f100 0a14 	add.w	sl, r0, #20
 800e086:	2300      	movs	r3, #0
 800e088:	495a      	ldr	r1, [pc, #360]	; (800e1f4 <__gethex+0x2d8>)
 800e08a:	f8cd a004 	str.w	sl, [sp, #4]
 800e08e:	469b      	mov	fp, r3
 800e090:	45a8      	cmp	r8, r5
 800e092:	d342      	bcc.n	800e11a <__gethex+0x1fe>
 800e094:	9801      	ldr	r0, [sp, #4]
 800e096:	f840 bb04 	str.w	fp, [r0], #4
 800e09a:	eba0 000a 	sub.w	r0, r0, sl
 800e09e:	1080      	asrs	r0, r0, #2
 800e0a0:	6120      	str	r0, [r4, #16]
 800e0a2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800e0a6:	4658      	mov	r0, fp
 800e0a8:	f7fe f924 	bl	800c2f4 <__hi0bits>
 800e0ac:	683d      	ldr	r5, [r7, #0]
 800e0ae:	eba8 0000 	sub.w	r0, r8, r0
 800e0b2:	42a8      	cmp	r0, r5
 800e0b4:	dd59      	ble.n	800e16a <__gethex+0x24e>
 800e0b6:	eba0 0805 	sub.w	r8, r0, r5
 800e0ba:	4641      	mov	r1, r8
 800e0bc:	4620      	mov	r0, r4
 800e0be:	f7fe fcb0 	bl	800ca22 <__any_on>
 800e0c2:	4683      	mov	fp, r0
 800e0c4:	b1b8      	cbz	r0, 800e0f6 <__gethex+0x1da>
 800e0c6:	f108 33ff 	add.w	r3, r8, #4294967295
 800e0ca:	1159      	asrs	r1, r3, #5
 800e0cc:	f003 021f 	and.w	r2, r3, #31
 800e0d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e0d4:	f04f 0b01 	mov.w	fp, #1
 800e0d8:	fa0b f202 	lsl.w	r2, fp, r2
 800e0dc:	420a      	tst	r2, r1
 800e0de:	d00a      	beq.n	800e0f6 <__gethex+0x1da>
 800e0e0:	455b      	cmp	r3, fp
 800e0e2:	dd06      	ble.n	800e0f2 <__gethex+0x1d6>
 800e0e4:	f1a8 0102 	sub.w	r1, r8, #2
 800e0e8:	4620      	mov	r0, r4
 800e0ea:	f7fe fc9a 	bl	800ca22 <__any_on>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	d138      	bne.n	800e164 <__gethex+0x248>
 800e0f2:	f04f 0b02 	mov.w	fp, #2
 800e0f6:	4641      	mov	r1, r8
 800e0f8:	4620      	mov	r0, r4
 800e0fa:	f7ff fea7 	bl	800de4c <rshift>
 800e0fe:	4446      	add	r6, r8
 800e100:	68bb      	ldr	r3, [r7, #8]
 800e102:	42b3      	cmp	r3, r6
 800e104:	da41      	bge.n	800e18a <__gethex+0x26e>
 800e106:	4621      	mov	r1, r4
 800e108:	4648      	mov	r0, r9
 800e10a:	f7fe f841 	bl	800c190 <_Bfree>
 800e10e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e110:	2300      	movs	r3, #0
 800e112:	6013      	str	r3, [r2, #0]
 800e114:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800e118:	e78a      	b.n	800e030 <__gethex+0x114>
 800e11a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800e11e:	2a2e      	cmp	r2, #46	; 0x2e
 800e120:	d014      	beq.n	800e14c <__gethex+0x230>
 800e122:	2b20      	cmp	r3, #32
 800e124:	d106      	bne.n	800e134 <__gethex+0x218>
 800e126:	9b01      	ldr	r3, [sp, #4]
 800e128:	f843 bb04 	str.w	fp, [r3], #4
 800e12c:	f04f 0b00 	mov.w	fp, #0
 800e130:	9301      	str	r3, [sp, #4]
 800e132:	465b      	mov	r3, fp
 800e134:	7828      	ldrb	r0, [r5, #0]
 800e136:	9303      	str	r3, [sp, #12]
 800e138:	f7ff feda 	bl	800def0 <__hexdig_fun>
 800e13c:	9b03      	ldr	r3, [sp, #12]
 800e13e:	f000 000f 	and.w	r0, r0, #15
 800e142:	4098      	lsls	r0, r3
 800e144:	ea4b 0b00 	orr.w	fp, fp, r0
 800e148:	3304      	adds	r3, #4
 800e14a:	e7a1      	b.n	800e090 <__gethex+0x174>
 800e14c:	45a8      	cmp	r8, r5
 800e14e:	d8e8      	bhi.n	800e122 <__gethex+0x206>
 800e150:	2201      	movs	r2, #1
 800e152:	4628      	mov	r0, r5
 800e154:	9303      	str	r3, [sp, #12]
 800e156:	f7ff fe1d 	bl	800dd94 <strncmp>
 800e15a:	4926      	ldr	r1, [pc, #152]	; (800e1f4 <__gethex+0x2d8>)
 800e15c:	9b03      	ldr	r3, [sp, #12]
 800e15e:	2800      	cmp	r0, #0
 800e160:	d1df      	bne.n	800e122 <__gethex+0x206>
 800e162:	e795      	b.n	800e090 <__gethex+0x174>
 800e164:	f04f 0b03 	mov.w	fp, #3
 800e168:	e7c5      	b.n	800e0f6 <__gethex+0x1da>
 800e16a:	da0b      	bge.n	800e184 <__gethex+0x268>
 800e16c:	eba5 0800 	sub.w	r8, r5, r0
 800e170:	4621      	mov	r1, r4
 800e172:	4642      	mov	r2, r8
 800e174:	4648      	mov	r0, r9
 800e176:	f7fe fa25 	bl	800c5c4 <__lshift>
 800e17a:	eba6 0608 	sub.w	r6, r6, r8
 800e17e:	4604      	mov	r4, r0
 800e180:	f100 0a14 	add.w	sl, r0, #20
 800e184:	f04f 0b00 	mov.w	fp, #0
 800e188:	e7ba      	b.n	800e100 <__gethex+0x1e4>
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	42b3      	cmp	r3, r6
 800e18e:	dd73      	ble.n	800e278 <__gethex+0x35c>
 800e190:	1b9e      	subs	r6, r3, r6
 800e192:	42b5      	cmp	r5, r6
 800e194:	dc34      	bgt.n	800e200 <__gethex+0x2e4>
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	2b02      	cmp	r3, #2
 800e19a:	d023      	beq.n	800e1e4 <__gethex+0x2c8>
 800e19c:	2b03      	cmp	r3, #3
 800e19e:	d025      	beq.n	800e1ec <__gethex+0x2d0>
 800e1a0:	2b01      	cmp	r3, #1
 800e1a2:	d115      	bne.n	800e1d0 <__gethex+0x2b4>
 800e1a4:	42b5      	cmp	r5, r6
 800e1a6:	d113      	bne.n	800e1d0 <__gethex+0x2b4>
 800e1a8:	2d01      	cmp	r5, #1
 800e1aa:	d10b      	bne.n	800e1c4 <__gethex+0x2a8>
 800e1ac:	9a02      	ldr	r2, [sp, #8]
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6013      	str	r3, [r2, #0]
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	6123      	str	r3, [r4, #16]
 800e1b6:	f8ca 3000 	str.w	r3, [sl]
 800e1ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1bc:	f04f 0862 	mov.w	r8, #98	; 0x62
 800e1c0:	601c      	str	r4, [r3, #0]
 800e1c2:	e735      	b.n	800e030 <__gethex+0x114>
 800e1c4:	1e69      	subs	r1, r5, #1
 800e1c6:	4620      	mov	r0, r4
 800e1c8:	f7fe fc2b 	bl	800ca22 <__any_on>
 800e1cc:	2800      	cmp	r0, #0
 800e1ce:	d1ed      	bne.n	800e1ac <__gethex+0x290>
 800e1d0:	4621      	mov	r1, r4
 800e1d2:	4648      	mov	r0, r9
 800e1d4:	f7fd ffdc 	bl	800c190 <_Bfree>
 800e1d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e1da:	2300      	movs	r3, #0
 800e1dc:	6013      	str	r3, [r2, #0]
 800e1de:	f04f 0850 	mov.w	r8, #80	; 0x50
 800e1e2:	e725      	b.n	800e030 <__gethex+0x114>
 800e1e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d1f2      	bne.n	800e1d0 <__gethex+0x2b4>
 800e1ea:	e7df      	b.n	800e1ac <__gethex+0x290>
 800e1ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1dc      	bne.n	800e1ac <__gethex+0x290>
 800e1f2:	e7ed      	b.n	800e1d0 <__gethex+0x2b4>
 800e1f4:	080168c4 	.word	0x080168c4
 800e1f8:	0801675e 	.word	0x0801675e
 800e1fc:	0801696d 	.word	0x0801696d
 800e200:	f106 38ff 	add.w	r8, r6, #4294967295
 800e204:	f1bb 0f00 	cmp.w	fp, #0
 800e208:	d133      	bne.n	800e272 <__gethex+0x356>
 800e20a:	f1b8 0f00 	cmp.w	r8, #0
 800e20e:	d004      	beq.n	800e21a <__gethex+0x2fe>
 800e210:	4641      	mov	r1, r8
 800e212:	4620      	mov	r0, r4
 800e214:	f7fe fc05 	bl	800ca22 <__any_on>
 800e218:	4683      	mov	fp, r0
 800e21a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800e21e:	2301      	movs	r3, #1
 800e220:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e224:	f008 081f 	and.w	r8, r8, #31
 800e228:	fa03 f308 	lsl.w	r3, r3, r8
 800e22c:	4213      	tst	r3, r2
 800e22e:	4631      	mov	r1, r6
 800e230:	4620      	mov	r0, r4
 800e232:	bf18      	it	ne
 800e234:	f04b 0b02 	orrne.w	fp, fp, #2
 800e238:	1bad      	subs	r5, r5, r6
 800e23a:	f7ff fe07 	bl	800de4c <rshift>
 800e23e:	687e      	ldr	r6, [r7, #4]
 800e240:	f04f 0802 	mov.w	r8, #2
 800e244:	f1bb 0f00 	cmp.w	fp, #0
 800e248:	d04a      	beq.n	800e2e0 <__gethex+0x3c4>
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	2b02      	cmp	r3, #2
 800e24e:	d016      	beq.n	800e27e <__gethex+0x362>
 800e250:	2b03      	cmp	r3, #3
 800e252:	d018      	beq.n	800e286 <__gethex+0x36a>
 800e254:	2b01      	cmp	r3, #1
 800e256:	d109      	bne.n	800e26c <__gethex+0x350>
 800e258:	f01b 0f02 	tst.w	fp, #2
 800e25c:	d006      	beq.n	800e26c <__gethex+0x350>
 800e25e:	f8da 3000 	ldr.w	r3, [sl]
 800e262:	ea4b 0b03 	orr.w	fp, fp, r3
 800e266:	f01b 0f01 	tst.w	fp, #1
 800e26a:	d10f      	bne.n	800e28c <__gethex+0x370>
 800e26c:	f048 0810 	orr.w	r8, r8, #16
 800e270:	e036      	b.n	800e2e0 <__gethex+0x3c4>
 800e272:	f04f 0b01 	mov.w	fp, #1
 800e276:	e7d0      	b.n	800e21a <__gethex+0x2fe>
 800e278:	f04f 0801 	mov.w	r8, #1
 800e27c:	e7e2      	b.n	800e244 <__gethex+0x328>
 800e27e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e280:	f1c3 0301 	rsb	r3, r3, #1
 800e284:	930f      	str	r3, [sp, #60]	; 0x3c
 800e286:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d0ef      	beq.n	800e26c <__gethex+0x350>
 800e28c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e290:	f104 0214 	add.w	r2, r4, #20
 800e294:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800e298:	9301      	str	r3, [sp, #4]
 800e29a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800e29e:	2300      	movs	r3, #0
 800e2a0:	4694      	mov	ip, r2
 800e2a2:	f852 1b04 	ldr.w	r1, [r2], #4
 800e2a6:	f1b1 3fff 	cmp.w	r1, #4294967295
 800e2aa:	d01e      	beq.n	800e2ea <__gethex+0x3ce>
 800e2ac:	3101      	adds	r1, #1
 800e2ae:	f8cc 1000 	str.w	r1, [ip]
 800e2b2:	f1b8 0f02 	cmp.w	r8, #2
 800e2b6:	f104 0214 	add.w	r2, r4, #20
 800e2ba:	d13d      	bne.n	800e338 <__gethex+0x41c>
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	3b01      	subs	r3, #1
 800e2c0:	42ab      	cmp	r3, r5
 800e2c2:	d10b      	bne.n	800e2dc <__gethex+0x3c0>
 800e2c4:	1169      	asrs	r1, r5, #5
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	f005 051f 	and.w	r5, r5, #31
 800e2cc:	fa03 f505 	lsl.w	r5, r3, r5
 800e2d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e2d4:	421d      	tst	r5, r3
 800e2d6:	bf18      	it	ne
 800e2d8:	f04f 0801 	movne.w	r8, #1
 800e2dc:	f048 0820 	orr.w	r8, r8, #32
 800e2e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2e2:	601c      	str	r4, [r3, #0]
 800e2e4:	9b02      	ldr	r3, [sp, #8]
 800e2e6:	601e      	str	r6, [r3, #0]
 800e2e8:	e6a2      	b.n	800e030 <__gethex+0x114>
 800e2ea:	4290      	cmp	r0, r2
 800e2ec:	f842 3c04 	str.w	r3, [r2, #-4]
 800e2f0:	d8d6      	bhi.n	800e2a0 <__gethex+0x384>
 800e2f2:	68a2      	ldr	r2, [r4, #8]
 800e2f4:	4593      	cmp	fp, r2
 800e2f6:	db17      	blt.n	800e328 <__gethex+0x40c>
 800e2f8:	6861      	ldr	r1, [r4, #4]
 800e2fa:	4648      	mov	r0, r9
 800e2fc:	3101      	adds	r1, #1
 800e2fe:	f7fd ff07 	bl	800c110 <_Balloc>
 800e302:	4682      	mov	sl, r0
 800e304:	b918      	cbnz	r0, 800e30e <__gethex+0x3f2>
 800e306:	4b1b      	ldr	r3, [pc, #108]	; (800e374 <__gethex+0x458>)
 800e308:	4602      	mov	r2, r0
 800e30a:	2184      	movs	r1, #132	; 0x84
 800e30c:	e6b3      	b.n	800e076 <__gethex+0x15a>
 800e30e:	6922      	ldr	r2, [r4, #16]
 800e310:	3202      	adds	r2, #2
 800e312:	f104 010c 	add.w	r1, r4, #12
 800e316:	0092      	lsls	r2, r2, #2
 800e318:	300c      	adds	r0, #12
 800e31a:	f7fd f8a2 	bl	800b462 <memcpy>
 800e31e:	4621      	mov	r1, r4
 800e320:	4648      	mov	r0, r9
 800e322:	f7fd ff35 	bl	800c190 <_Bfree>
 800e326:	4654      	mov	r4, sl
 800e328:	6922      	ldr	r2, [r4, #16]
 800e32a:	1c51      	adds	r1, r2, #1
 800e32c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e330:	6121      	str	r1, [r4, #16]
 800e332:	2101      	movs	r1, #1
 800e334:	6151      	str	r1, [r2, #20]
 800e336:	e7bc      	b.n	800e2b2 <__gethex+0x396>
 800e338:	6921      	ldr	r1, [r4, #16]
 800e33a:	4559      	cmp	r1, fp
 800e33c:	dd0b      	ble.n	800e356 <__gethex+0x43a>
 800e33e:	2101      	movs	r1, #1
 800e340:	4620      	mov	r0, r4
 800e342:	f7ff fd83 	bl	800de4c <rshift>
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	3601      	adds	r6, #1
 800e34a:	42b3      	cmp	r3, r6
 800e34c:	f6ff aedb 	blt.w	800e106 <__gethex+0x1ea>
 800e350:	f04f 0801 	mov.w	r8, #1
 800e354:	e7c2      	b.n	800e2dc <__gethex+0x3c0>
 800e356:	f015 051f 	ands.w	r5, r5, #31
 800e35a:	d0f9      	beq.n	800e350 <__gethex+0x434>
 800e35c:	9b01      	ldr	r3, [sp, #4]
 800e35e:	441a      	add	r2, r3
 800e360:	f1c5 0520 	rsb	r5, r5, #32
 800e364:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800e368:	f7fd ffc4 	bl	800c2f4 <__hi0bits>
 800e36c:	42a8      	cmp	r0, r5
 800e36e:	dbe6      	blt.n	800e33e <__gethex+0x422>
 800e370:	e7ee      	b.n	800e350 <__gethex+0x434>
 800e372:	bf00      	nop
 800e374:	0801675e 	.word	0x0801675e

0800e378 <L_shift>:
 800e378:	f1c2 0208 	rsb	r2, r2, #8
 800e37c:	0092      	lsls	r2, r2, #2
 800e37e:	b570      	push	{r4, r5, r6, lr}
 800e380:	f1c2 0620 	rsb	r6, r2, #32
 800e384:	6843      	ldr	r3, [r0, #4]
 800e386:	6804      	ldr	r4, [r0, #0]
 800e388:	fa03 f506 	lsl.w	r5, r3, r6
 800e38c:	432c      	orrs	r4, r5
 800e38e:	40d3      	lsrs	r3, r2
 800e390:	6004      	str	r4, [r0, #0]
 800e392:	f840 3f04 	str.w	r3, [r0, #4]!
 800e396:	4288      	cmp	r0, r1
 800e398:	d3f4      	bcc.n	800e384 <L_shift+0xc>
 800e39a:	bd70      	pop	{r4, r5, r6, pc}

0800e39c <__match>:
 800e39c:	b530      	push	{r4, r5, lr}
 800e39e:	6803      	ldr	r3, [r0, #0]
 800e3a0:	3301      	adds	r3, #1
 800e3a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3a6:	b914      	cbnz	r4, 800e3ae <__match+0x12>
 800e3a8:	6003      	str	r3, [r0, #0]
 800e3aa:	2001      	movs	r0, #1
 800e3ac:	bd30      	pop	{r4, r5, pc}
 800e3ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e3b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e3b6:	2d19      	cmp	r5, #25
 800e3b8:	bf98      	it	ls
 800e3ba:	3220      	addls	r2, #32
 800e3bc:	42a2      	cmp	r2, r4
 800e3be:	d0f0      	beq.n	800e3a2 <__match+0x6>
 800e3c0:	2000      	movs	r0, #0
 800e3c2:	e7f3      	b.n	800e3ac <__match+0x10>

0800e3c4 <__hexnan>:
 800e3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c8:	680b      	ldr	r3, [r1, #0]
 800e3ca:	6801      	ldr	r1, [r0, #0]
 800e3cc:	115e      	asrs	r6, r3, #5
 800e3ce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e3d2:	f013 031f 	ands.w	r3, r3, #31
 800e3d6:	b087      	sub	sp, #28
 800e3d8:	bf18      	it	ne
 800e3da:	3604      	addne	r6, #4
 800e3dc:	2500      	movs	r5, #0
 800e3de:	1f37      	subs	r7, r6, #4
 800e3e0:	4682      	mov	sl, r0
 800e3e2:	4690      	mov	r8, r2
 800e3e4:	9301      	str	r3, [sp, #4]
 800e3e6:	f846 5c04 	str.w	r5, [r6, #-4]
 800e3ea:	46b9      	mov	r9, r7
 800e3ec:	463c      	mov	r4, r7
 800e3ee:	9502      	str	r5, [sp, #8]
 800e3f0:	46ab      	mov	fp, r5
 800e3f2:	784a      	ldrb	r2, [r1, #1]
 800e3f4:	1c4b      	adds	r3, r1, #1
 800e3f6:	9303      	str	r3, [sp, #12]
 800e3f8:	b342      	cbz	r2, 800e44c <__hexnan+0x88>
 800e3fa:	4610      	mov	r0, r2
 800e3fc:	9105      	str	r1, [sp, #20]
 800e3fe:	9204      	str	r2, [sp, #16]
 800e400:	f7ff fd76 	bl	800def0 <__hexdig_fun>
 800e404:	2800      	cmp	r0, #0
 800e406:	d14f      	bne.n	800e4a8 <__hexnan+0xe4>
 800e408:	9a04      	ldr	r2, [sp, #16]
 800e40a:	9905      	ldr	r1, [sp, #20]
 800e40c:	2a20      	cmp	r2, #32
 800e40e:	d818      	bhi.n	800e442 <__hexnan+0x7e>
 800e410:	9b02      	ldr	r3, [sp, #8]
 800e412:	459b      	cmp	fp, r3
 800e414:	dd13      	ble.n	800e43e <__hexnan+0x7a>
 800e416:	454c      	cmp	r4, r9
 800e418:	d206      	bcs.n	800e428 <__hexnan+0x64>
 800e41a:	2d07      	cmp	r5, #7
 800e41c:	dc04      	bgt.n	800e428 <__hexnan+0x64>
 800e41e:	462a      	mov	r2, r5
 800e420:	4649      	mov	r1, r9
 800e422:	4620      	mov	r0, r4
 800e424:	f7ff ffa8 	bl	800e378 <L_shift>
 800e428:	4544      	cmp	r4, r8
 800e42a:	d950      	bls.n	800e4ce <__hexnan+0x10a>
 800e42c:	2300      	movs	r3, #0
 800e42e:	f1a4 0904 	sub.w	r9, r4, #4
 800e432:	f844 3c04 	str.w	r3, [r4, #-4]
 800e436:	f8cd b008 	str.w	fp, [sp, #8]
 800e43a:	464c      	mov	r4, r9
 800e43c:	461d      	mov	r5, r3
 800e43e:	9903      	ldr	r1, [sp, #12]
 800e440:	e7d7      	b.n	800e3f2 <__hexnan+0x2e>
 800e442:	2a29      	cmp	r2, #41	; 0x29
 800e444:	d155      	bne.n	800e4f2 <__hexnan+0x12e>
 800e446:	3102      	adds	r1, #2
 800e448:	f8ca 1000 	str.w	r1, [sl]
 800e44c:	f1bb 0f00 	cmp.w	fp, #0
 800e450:	d04f      	beq.n	800e4f2 <__hexnan+0x12e>
 800e452:	454c      	cmp	r4, r9
 800e454:	d206      	bcs.n	800e464 <__hexnan+0xa0>
 800e456:	2d07      	cmp	r5, #7
 800e458:	dc04      	bgt.n	800e464 <__hexnan+0xa0>
 800e45a:	462a      	mov	r2, r5
 800e45c:	4649      	mov	r1, r9
 800e45e:	4620      	mov	r0, r4
 800e460:	f7ff ff8a 	bl	800e378 <L_shift>
 800e464:	4544      	cmp	r4, r8
 800e466:	d934      	bls.n	800e4d2 <__hexnan+0x10e>
 800e468:	f1a8 0204 	sub.w	r2, r8, #4
 800e46c:	4623      	mov	r3, r4
 800e46e:	f853 1b04 	ldr.w	r1, [r3], #4
 800e472:	f842 1f04 	str.w	r1, [r2, #4]!
 800e476:	429f      	cmp	r7, r3
 800e478:	d2f9      	bcs.n	800e46e <__hexnan+0xaa>
 800e47a:	1b3b      	subs	r3, r7, r4
 800e47c:	f023 0303 	bic.w	r3, r3, #3
 800e480:	3304      	adds	r3, #4
 800e482:	3e03      	subs	r6, #3
 800e484:	3401      	adds	r4, #1
 800e486:	42a6      	cmp	r6, r4
 800e488:	bf38      	it	cc
 800e48a:	2304      	movcc	r3, #4
 800e48c:	4443      	add	r3, r8
 800e48e:	2200      	movs	r2, #0
 800e490:	f843 2b04 	str.w	r2, [r3], #4
 800e494:	429f      	cmp	r7, r3
 800e496:	d2fb      	bcs.n	800e490 <__hexnan+0xcc>
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	b91b      	cbnz	r3, 800e4a4 <__hexnan+0xe0>
 800e49c:	4547      	cmp	r7, r8
 800e49e:	d126      	bne.n	800e4ee <__hexnan+0x12a>
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	603b      	str	r3, [r7, #0]
 800e4a4:	2005      	movs	r0, #5
 800e4a6:	e025      	b.n	800e4f4 <__hexnan+0x130>
 800e4a8:	3501      	adds	r5, #1
 800e4aa:	2d08      	cmp	r5, #8
 800e4ac:	f10b 0b01 	add.w	fp, fp, #1
 800e4b0:	dd06      	ble.n	800e4c0 <__hexnan+0xfc>
 800e4b2:	4544      	cmp	r4, r8
 800e4b4:	d9c3      	bls.n	800e43e <__hexnan+0x7a>
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e4bc:	2501      	movs	r5, #1
 800e4be:	3c04      	subs	r4, #4
 800e4c0:	6822      	ldr	r2, [r4, #0]
 800e4c2:	f000 000f 	and.w	r0, r0, #15
 800e4c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e4ca:	6020      	str	r0, [r4, #0]
 800e4cc:	e7b7      	b.n	800e43e <__hexnan+0x7a>
 800e4ce:	2508      	movs	r5, #8
 800e4d0:	e7b5      	b.n	800e43e <__hexnan+0x7a>
 800e4d2:	9b01      	ldr	r3, [sp, #4]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d0df      	beq.n	800e498 <__hexnan+0xd4>
 800e4d8:	f1c3 0320 	rsb	r3, r3, #32
 800e4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e4e0:	40da      	lsrs	r2, r3
 800e4e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e4e6:	4013      	ands	r3, r2
 800e4e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e4ec:	e7d4      	b.n	800e498 <__hexnan+0xd4>
 800e4ee:	3f04      	subs	r7, #4
 800e4f0:	e7d2      	b.n	800e498 <__hexnan+0xd4>
 800e4f2:	2004      	movs	r0, #4
 800e4f4:	b007      	add	sp, #28
 800e4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e4fa <__ascii_mbtowc>:
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	b901      	cbnz	r1, 800e500 <__ascii_mbtowc+0x6>
 800e4fe:	a901      	add	r1, sp, #4
 800e500:	b142      	cbz	r2, 800e514 <__ascii_mbtowc+0x1a>
 800e502:	b14b      	cbz	r3, 800e518 <__ascii_mbtowc+0x1e>
 800e504:	7813      	ldrb	r3, [r2, #0]
 800e506:	600b      	str	r3, [r1, #0]
 800e508:	7812      	ldrb	r2, [r2, #0]
 800e50a:	1e10      	subs	r0, r2, #0
 800e50c:	bf18      	it	ne
 800e50e:	2001      	movne	r0, #1
 800e510:	b002      	add	sp, #8
 800e512:	4770      	bx	lr
 800e514:	4610      	mov	r0, r2
 800e516:	e7fb      	b.n	800e510 <__ascii_mbtowc+0x16>
 800e518:	f06f 0001 	mvn.w	r0, #1
 800e51c:	e7f8      	b.n	800e510 <__ascii_mbtowc+0x16>

0800e51e <_realloc_r>:
 800e51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e522:	4680      	mov	r8, r0
 800e524:	4614      	mov	r4, r2
 800e526:	460e      	mov	r6, r1
 800e528:	b921      	cbnz	r1, 800e534 <_realloc_r+0x16>
 800e52a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e52e:	4611      	mov	r1, r2
 800e530:	f7fb bcba 	b.w	8009ea8 <_malloc_r>
 800e534:	b92a      	cbnz	r2, 800e542 <_realloc_r+0x24>
 800e536:	f7fd fd9f 	bl	800c078 <_free_r>
 800e53a:	4625      	mov	r5, r4
 800e53c:	4628      	mov	r0, r5
 800e53e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e542:	f000 f842 	bl	800e5ca <_malloc_usable_size_r>
 800e546:	4284      	cmp	r4, r0
 800e548:	4607      	mov	r7, r0
 800e54a:	d802      	bhi.n	800e552 <_realloc_r+0x34>
 800e54c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e550:	d812      	bhi.n	800e578 <_realloc_r+0x5a>
 800e552:	4621      	mov	r1, r4
 800e554:	4640      	mov	r0, r8
 800e556:	f7fb fca7 	bl	8009ea8 <_malloc_r>
 800e55a:	4605      	mov	r5, r0
 800e55c:	2800      	cmp	r0, #0
 800e55e:	d0ed      	beq.n	800e53c <_realloc_r+0x1e>
 800e560:	42bc      	cmp	r4, r7
 800e562:	4622      	mov	r2, r4
 800e564:	4631      	mov	r1, r6
 800e566:	bf28      	it	cs
 800e568:	463a      	movcs	r2, r7
 800e56a:	f7fc ff7a 	bl	800b462 <memcpy>
 800e56e:	4631      	mov	r1, r6
 800e570:	4640      	mov	r0, r8
 800e572:	f7fd fd81 	bl	800c078 <_free_r>
 800e576:	e7e1      	b.n	800e53c <_realloc_r+0x1e>
 800e578:	4635      	mov	r5, r6
 800e57a:	e7df      	b.n	800e53c <_realloc_r+0x1e>

0800e57c <__ascii_wctomb>:
 800e57c:	b149      	cbz	r1, 800e592 <__ascii_wctomb+0x16>
 800e57e:	2aff      	cmp	r2, #255	; 0xff
 800e580:	bf85      	ittet	hi
 800e582:	238a      	movhi	r3, #138	; 0x8a
 800e584:	6003      	strhi	r3, [r0, #0]
 800e586:	700a      	strbls	r2, [r1, #0]
 800e588:	f04f 30ff 	movhi.w	r0, #4294967295
 800e58c:	bf98      	it	ls
 800e58e:	2001      	movls	r0, #1
 800e590:	4770      	bx	lr
 800e592:	4608      	mov	r0, r1
 800e594:	4770      	bx	lr
	...

0800e598 <fiprintf>:
 800e598:	b40e      	push	{r1, r2, r3}
 800e59a:	b503      	push	{r0, r1, lr}
 800e59c:	4601      	mov	r1, r0
 800e59e:	ab03      	add	r3, sp, #12
 800e5a0:	4805      	ldr	r0, [pc, #20]	; (800e5b8 <fiprintf+0x20>)
 800e5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5a6:	6800      	ldr	r0, [r0, #0]
 800e5a8:	9301      	str	r3, [sp, #4]
 800e5aa:	f7ff f9af 	bl	800d90c <_vfiprintf_r>
 800e5ae:	b002      	add	sp, #8
 800e5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5b4:	b003      	add	sp, #12
 800e5b6:	4770      	bx	lr
 800e5b8:	20000064 	.word	0x20000064

0800e5bc <abort>:
 800e5bc:	b508      	push	{r3, lr}
 800e5be:	2006      	movs	r0, #6
 800e5c0:	f000 f834 	bl	800e62c <raise>
 800e5c4:	2001      	movs	r0, #1
 800e5c6:	f000 fd2b 	bl	800f020 <_exit>

0800e5ca <_malloc_usable_size_r>:
 800e5ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5ce:	1f18      	subs	r0, r3, #4
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	bfbc      	itt	lt
 800e5d4:	580b      	ldrlt	r3, [r1, r0]
 800e5d6:	18c0      	addlt	r0, r0, r3
 800e5d8:	4770      	bx	lr

0800e5da <_raise_r>:
 800e5da:	291f      	cmp	r1, #31
 800e5dc:	b538      	push	{r3, r4, r5, lr}
 800e5de:	4604      	mov	r4, r0
 800e5e0:	460d      	mov	r5, r1
 800e5e2:	d904      	bls.n	800e5ee <_raise_r+0x14>
 800e5e4:	2316      	movs	r3, #22
 800e5e6:	6003      	str	r3, [r0, #0]
 800e5e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ec:	bd38      	pop	{r3, r4, r5, pc}
 800e5ee:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e5f0:	b112      	cbz	r2, 800e5f8 <_raise_r+0x1e>
 800e5f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e5f6:	b94b      	cbnz	r3, 800e60c <_raise_r+0x32>
 800e5f8:	4620      	mov	r0, r4
 800e5fa:	f000 f831 	bl	800e660 <_getpid_r>
 800e5fe:	462a      	mov	r2, r5
 800e600:	4601      	mov	r1, r0
 800e602:	4620      	mov	r0, r4
 800e604:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e608:	f000 b818 	b.w	800e63c <_kill_r>
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d00a      	beq.n	800e626 <_raise_r+0x4c>
 800e610:	1c59      	adds	r1, r3, #1
 800e612:	d103      	bne.n	800e61c <_raise_r+0x42>
 800e614:	2316      	movs	r3, #22
 800e616:	6003      	str	r3, [r0, #0]
 800e618:	2001      	movs	r0, #1
 800e61a:	e7e7      	b.n	800e5ec <_raise_r+0x12>
 800e61c:	2400      	movs	r4, #0
 800e61e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e622:	4628      	mov	r0, r5
 800e624:	4798      	blx	r3
 800e626:	2000      	movs	r0, #0
 800e628:	e7e0      	b.n	800e5ec <_raise_r+0x12>
	...

0800e62c <raise>:
 800e62c:	4b02      	ldr	r3, [pc, #8]	; (800e638 <raise+0xc>)
 800e62e:	4601      	mov	r1, r0
 800e630:	6818      	ldr	r0, [r3, #0]
 800e632:	f7ff bfd2 	b.w	800e5da <_raise_r>
 800e636:	bf00      	nop
 800e638:	20000064 	.word	0x20000064

0800e63c <_kill_r>:
 800e63c:	b538      	push	{r3, r4, r5, lr}
 800e63e:	4d07      	ldr	r5, [pc, #28]	; (800e65c <_kill_r+0x20>)
 800e640:	2300      	movs	r3, #0
 800e642:	4604      	mov	r4, r0
 800e644:	4608      	mov	r0, r1
 800e646:	4611      	mov	r1, r2
 800e648:	602b      	str	r3, [r5, #0]
 800e64a:	f000 fce1 	bl	800f010 <_kill>
 800e64e:	1c43      	adds	r3, r0, #1
 800e650:	d102      	bne.n	800e658 <_kill_r+0x1c>
 800e652:	682b      	ldr	r3, [r5, #0]
 800e654:	b103      	cbz	r3, 800e658 <_kill_r+0x1c>
 800e656:	6023      	str	r3, [r4, #0]
 800e658:	bd38      	pop	{r3, r4, r5, pc}
 800e65a:	bf00      	nop
 800e65c:	200032c8 	.word	0x200032c8

0800e660 <_getpid_r>:
 800e660:	f000 bcce 	b.w	800f000 <_getpid>
 800e664:	0000      	movs	r0, r0
	...

0800e668 <sqrt>:
 800e668:	b508      	push	{r3, lr}
 800e66a:	ed2d 8b04 	vpush	{d8-d9}
 800e66e:	eeb0 8b40 	vmov.f64	d8, d0
 800e672:	f000 fc05 	bl	800ee80 <__ieee754_sqrt>
 800e676:	eeb4 8b48 	vcmp.f64	d8, d8
 800e67a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e67e:	d60c      	bvs.n	800e69a <sqrt+0x32>
 800e680:	ed9f 9b07 	vldr	d9, [pc, #28]	; 800e6a0 <sqrt+0x38>
 800e684:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800e688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e68c:	d505      	bpl.n	800e69a <sqrt+0x32>
 800e68e:	f7fc feb3 	bl	800b3f8 <__errno>
 800e692:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800e696:	2321      	movs	r3, #33	; 0x21
 800e698:	6003      	str	r3, [r0, #0]
 800e69a:	ecbd 8b04 	vpop	{d8-d9}
 800e69e:	bd08      	pop	{r3, pc}
	...

0800e6a8 <with_errno>:
 800e6a8:	b513      	push	{r0, r1, r4, lr}
 800e6aa:	4604      	mov	r4, r0
 800e6ac:	ed8d 0b00 	vstr	d0, [sp]
 800e6b0:	f7fc fea2 	bl	800b3f8 <__errno>
 800e6b4:	ed9d 0b00 	vldr	d0, [sp]
 800e6b8:	6004      	str	r4, [r0, #0]
 800e6ba:	b002      	add	sp, #8
 800e6bc:	bd10      	pop	{r4, pc}

0800e6be <xflow>:
 800e6be:	b082      	sub	sp, #8
 800e6c0:	b158      	cbz	r0, 800e6da <xflow+0x1c>
 800e6c2:	eeb1 7b40 	vneg.f64	d7, d0
 800e6c6:	ed8d 7b00 	vstr	d7, [sp]
 800e6ca:	ed9d 7b00 	vldr	d7, [sp]
 800e6ce:	2022      	movs	r0, #34	; 0x22
 800e6d0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e6d4:	b002      	add	sp, #8
 800e6d6:	f7ff bfe7 	b.w	800e6a8 <with_errno>
 800e6da:	eeb0 7b40 	vmov.f64	d7, d0
 800e6de:	e7f2      	b.n	800e6c6 <xflow+0x8>

0800e6e0 <__math_uflow>:
 800e6e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e6e8 <__math_uflow+0x8>
 800e6e4:	f7ff bfeb 	b.w	800e6be <xflow>
 800e6e8:	00000000 	.word	0x00000000
 800e6ec:	10000000 	.word	0x10000000

0800e6f0 <__math_oflow>:
 800e6f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e6f8 <__math_oflow+0x8>
 800e6f4:	f7ff bfe3 	b.w	800e6be <xflow>
 800e6f8:	00000000 	.word	0x00000000
 800e6fc:	70000000 	.word	0x70000000

0800e700 <__math_divzero>:
 800e700:	b082      	sub	sp, #8
 800e702:	2800      	cmp	r0, #0
 800e704:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e708:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800e70c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800e710:	ed8d 7b00 	vstr	d7, [sp]
 800e714:	ed9d 0b00 	vldr	d0, [sp]
 800e718:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800e728 <__math_divzero+0x28>
 800e71c:	2022      	movs	r0, #34	; 0x22
 800e71e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800e722:	b002      	add	sp, #8
 800e724:	f7ff bfc0 	b.w	800e6a8 <with_errno>
	...

0800e730 <__math_invalid>:
 800e730:	eeb0 7b40 	vmov.f64	d7, d0
 800e734:	eeb4 7b47 	vcmp.f64	d7, d7
 800e738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e73c:	ee30 6b40 	vsub.f64	d6, d0, d0
 800e740:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800e744:	d602      	bvs.n	800e74c <__math_invalid+0x1c>
 800e746:	2021      	movs	r0, #33	; 0x21
 800e748:	f7ff bfae 	b.w	800e6a8 <with_errno>
 800e74c:	4770      	bx	lr

0800e74e <__math_check_uflow>:
 800e74e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800e752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e756:	d102      	bne.n	800e75e <__math_check_uflow+0x10>
 800e758:	2022      	movs	r0, #34	; 0x22
 800e75a:	f7ff bfa5 	b.w	800e6a8 <with_errno>
 800e75e:	4770      	bx	lr

0800e760 <__math_check_oflow>:
 800e760:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800e780 <__math_check_oflow+0x20>
 800e764:	eeb0 7bc0 	vabs.f64	d7, d0
 800e768:	eeb4 7b46 	vcmp.f64	d7, d6
 800e76c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e770:	dd02      	ble.n	800e778 <__math_check_oflow+0x18>
 800e772:	2022      	movs	r0, #34	; 0x22
 800e774:	f7ff bf98 	b.w	800e6a8 <with_errno>
 800e778:	4770      	bx	lr
 800e77a:	bf00      	nop
 800e77c:	f3af 8000 	nop.w
 800e780:	ffffffff 	.word	0xffffffff
 800e784:	7fefffff 	.word	0x7fefffff

0800e788 <log>:
 800e788:	b470      	push	{r4, r5, r6}
 800e78a:	ee10 1a90 	vmov	r1, s1
 800e78e:	ee10 3a10 	vmov	r3, s0
 800e792:	f04f 34ff 	mov.w	r4, #4294967295
 800e796:	429c      	cmp	r4, r3
 800e798:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 800e79c:	4c72      	ldr	r4, [pc, #456]	; (800e968 <log+0x1e0>)
 800e79e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 800e7a2:	4184      	sbcs	r4, r0
 800e7a4:	ed2d 8b02 	vpush	{d8}
 800e7a8:	ea4f 4211 	mov.w	r2, r1, lsr #16
 800e7ac:	d35a      	bcc.n	800e864 <log+0xdc>
 800e7ae:	4a6f      	ldr	r2, [pc, #444]	; (800e96c <log+0x1e4>)
 800e7b0:	4291      	cmp	r1, r2
 800e7b2:	bf08      	it	eq
 800e7b4:	2b00      	cmpeq	r3, #0
 800e7b6:	f000 80c5 	beq.w	800e944 <log+0x1bc>
 800e7ba:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800e7be:	ee30 0b47 	vsub.f64	d0, d0, d7
 800e7c2:	4b6b      	ldr	r3, [pc, #428]	; (800e970 <log+0x1e8>)
 800e7c4:	ee20 2b00 	vmul.f64	d2, d0, d0
 800e7c8:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 800e7cc:	ee20 4b02 	vmul.f64	d4, d0, d2
 800e7d0:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 800e7d4:	eea6 7b00 	vfma.f64	d7, d6, d0
 800e7d8:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 800e7dc:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 800e7e0:	eea6 7b02 	vfma.f64	d7, d6, d2
 800e7e4:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 800e7e8:	eea5 6b00 	vfma.f64	d6, d5, d0
 800e7ec:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 800e7f0:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 800e7f4:	eea5 6b02 	vfma.f64	d6, d5, d2
 800e7f8:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 800e7fc:	eea3 5b00 	vfma.f64	d5, d3, d0
 800e800:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 800e804:	eea3 5b02 	vfma.f64	d5, d3, d2
 800e808:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 800e80c:	eea3 5b04 	vfma.f64	d5, d3, d4
 800e810:	eea5 6b04 	vfma.f64	d6, d5, d4
 800e814:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 800e818:	eea6 7b04 	vfma.f64	d7, d6, d4
 800e81c:	eeb0 2b47 	vmov.f64	d2, d7
 800e820:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800e950 <log+0x1c8>
 800e824:	eeb0 6b40 	vmov.f64	d6, d0
 800e828:	eeb0 3b40 	vmov.f64	d3, d0
 800e82c:	eea0 6b07 	vfma.f64	d6, d0, d7
 800e830:	eea0 6b47 	vfms.f64	d6, d0, d7
 800e834:	ee30 8b46 	vsub.f64	d8, d0, d6
 800e838:	ee26 1b06 	vmul.f64	d1, d6, d6
 800e83c:	eea1 3b05 	vfma.f64	d3, d1, d5
 800e840:	ee30 7b43 	vsub.f64	d7, d0, d3
 800e844:	ee30 0b06 	vadd.f64	d0, d0, d6
 800e848:	eea1 7b05 	vfma.f64	d7, d1, d5
 800e84c:	ee25 5b08 	vmul.f64	d5, d5, d8
 800e850:	eea5 7b00 	vfma.f64	d7, d5, d0
 800e854:	eea2 7b04 	vfma.f64	d7, d2, d4
 800e858:	ee33 0b07 	vadd.f64	d0, d3, d7
 800e85c:	ecbd 8b02 	vpop	{d8}
 800e860:	bc70      	pop	{r4, r5, r6}
 800e862:	4770      	bx	lr
 800e864:	f1a2 0410 	sub.w	r4, r2, #16
 800e868:	f647 70df 	movw	r0, #32735	; 0x7fdf
 800e86c:	4284      	cmp	r4, r0
 800e86e:	d924      	bls.n	800e8ba <log+0x132>
 800e870:	18d8      	adds	r0, r3, r3
 800e872:	eb41 0401 	adc.w	r4, r1, r1
 800e876:	4320      	orrs	r0, r4
 800e878:	d105      	bne.n	800e886 <log+0xfe>
 800e87a:	ecbd 8b02 	vpop	{d8}
 800e87e:	2001      	movs	r0, #1
 800e880:	bc70      	pop	{r4, r5, r6}
 800e882:	f7ff bf3d 	b.w	800e700 <__math_divzero>
 800e886:	483b      	ldr	r0, [pc, #236]	; (800e974 <log+0x1ec>)
 800e888:	4281      	cmp	r1, r0
 800e88a:	bf08      	it	eq
 800e88c:	2b00      	cmpeq	r3, #0
 800e88e:	d0e5      	beq.n	800e85c <log+0xd4>
 800e890:	0413      	lsls	r3, r2, #16
 800e892:	d403      	bmi.n	800e89c <log+0x114>
 800e894:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e898:	4393      	bics	r3, r2
 800e89a:	d104      	bne.n	800e8a6 <log+0x11e>
 800e89c:	ecbd 8b02 	vpop	{d8}
 800e8a0:	bc70      	pop	{r4, r5, r6}
 800e8a2:	f7ff bf45 	b.w	800e730 <__math_invalid>
 800e8a6:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 800e958 <log+0x1d0>
 800e8aa:	ee20 7b07 	vmul.f64	d7, d0, d7
 800e8ae:	ec53 2b17 	vmov	r2, r3, d7
 800e8b2:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 800e8b6:	ee17 3a10 	vmov	r3, s14
 800e8ba:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 800e8be:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800e8c2:	f502 12d0 	add.w	r2, r2, #1703936	; 0x1a0000
 800e8c6:	0d16      	lsrs	r6, r2, #20
 800e8c8:	1e1c      	subs	r4, r3, #0
 800e8ca:	4b29      	ldr	r3, [pc, #164]	; (800e970 <log+0x1e8>)
 800e8cc:	f3c2 3046 	ubfx	r0, r2, #13, #7
 800e8d0:	0536      	lsls	r6, r6, #20
 800e8d2:	1b8d      	subs	r5, r1, r6
 800e8d4:	eb03 1100 	add.w	r1, r3, r0, lsl #4
 800e8d8:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 800e8dc:	ec45 4b16 	vmov	d6, r4, r5
 800e8e0:	1512      	asrs	r2, r2, #20
 800e8e2:	eea6 5b07 	vfma.f64	d5, d6, d7
 800e8e6:	ee07 2a90 	vmov	s15, r2
 800e8ea:	ee25 2b05 	vmul.f64	d2, d5, d5
 800e8ee:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800e8f2:	ed93 4b00 	vldr	d4, [r3]
 800e8f6:	ee25 1b02 	vmul.f64	d1, d5, d2
 800e8fa:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 800e8fe:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e902:	ee35 4b07 	vadd.f64	d4, d5, d7
 800e906:	ee37 0b44 	vsub.f64	d0, d7, d4
 800e90a:	ed93 7b02 	vldr	d7, [r3, #8]
 800e90e:	ee30 0b05 	vadd.f64	d0, d0, d5
 800e912:	eea7 0b06 	vfma.f64	d0, d7, d6
 800e916:	ed93 7b04 	vldr	d7, [r3, #16]
 800e91a:	ed93 6b08 	vldr	d6, [r3, #32]
 800e91e:	eea7 0b02 	vfma.f64	d0, d7, d2
 800e922:	ed93 7b06 	vldr	d7, [r3, #24]
 800e926:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800e92a:	eea6 7b05 	vfma.f64	d7, d6, d5
 800e92e:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 800e932:	eea3 6b05 	vfma.f64	d6, d3, d5
 800e936:	eea6 7b02 	vfma.f64	d7, d6, d2
 800e93a:	eea1 0b07 	vfma.f64	d0, d1, d7
 800e93e:	ee30 0b04 	vadd.f64	d0, d0, d4
 800e942:	e78b      	b.n	800e85c <log+0xd4>
 800e944:	ed9f 0b06 	vldr	d0, [pc, #24]	; 800e960 <log+0x1d8>
 800e948:	e788      	b.n	800e85c <log+0xd4>
 800e94a:	bf00      	nop
 800e94c:	f3af 8000 	nop.w
 800e950:	00000000 	.word	0x00000000
 800e954:	41a00000 	.word	0x41a00000
 800e958:	00000000 	.word	0x00000000
 800e95c:	43300000 	.word	0x43300000
	...
 800e968:	000308ff 	.word	0x000308ff
 800e96c:	3ff00000 	.word	0x3ff00000
 800e970:	08017240 	.word	0x08017240
 800e974:	7ff00000 	.word	0x7ff00000

0800e978 <checkint>:
 800e978:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e97c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800e980:	429a      	cmp	r2, r3
 800e982:	b570      	push	{r4, r5, r6, lr}
 800e984:	dd2a      	ble.n	800e9dc <checkint+0x64>
 800e986:	f240 4333 	movw	r3, #1075	; 0x433
 800e98a:	429a      	cmp	r2, r3
 800e98c:	dc24      	bgt.n	800e9d8 <checkint+0x60>
 800e98e:	1a9b      	subs	r3, r3, r2
 800e990:	f1a3 0620 	sub.w	r6, r3, #32
 800e994:	f04f 32ff 	mov.w	r2, #4294967295
 800e998:	fa02 f403 	lsl.w	r4, r2, r3
 800e99c:	fa02 f606 	lsl.w	r6, r2, r6
 800e9a0:	f1c3 0520 	rsb	r5, r3, #32
 800e9a4:	fa22 f505 	lsr.w	r5, r2, r5
 800e9a8:	4334      	orrs	r4, r6
 800e9aa:	432c      	orrs	r4, r5
 800e9ac:	409a      	lsls	r2, r3
 800e9ae:	ea20 0202 	bic.w	r2, r0, r2
 800e9b2:	ea21 0404 	bic.w	r4, r1, r4
 800e9b6:	4322      	orrs	r2, r4
 800e9b8:	f1a3 0420 	sub.w	r4, r3, #32
 800e9bc:	f1c3 0220 	rsb	r2, r3, #32
 800e9c0:	d10c      	bne.n	800e9dc <checkint+0x64>
 800e9c2:	40d8      	lsrs	r0, r3
 800e9c4:	fa01 f302 	lsl.w	r3, r1, r2
 800e9c8:	4318      	orrs	r0, r3
 800e9ca:	40e1      	lsrs	r1, r4
 800e9cc:	4308      	orrs	r0, r1
 800e9ce:	f000 0001 	and.w	r0, r0, #1
 800e9d2:	f1d0 0002 	rsbs	r0, r0, #2
 800e9d6:	bd70      	pop	{r4, r5, r6, pc}
 800e9d8:	2002      	movs	r0, #2
 800e9da:	e7fc      	b.n	800e9d6 <checkint+0x5e>
 800e9dc:	2000      	movs	r0, #0
 800e9de:	e7fa      	b.n	800e9d6 <checkint+0x5e>

0800e9e0 <pow>:
 800e9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e4:	ee10 4a90 	vmov	r4, s1
 800e9e8:	ed2d 8b0a 	vpush	{d8-d12}
 800e9ec:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800e9f0:	ee11 aa90 	vmov	sl, s3
 800e9f4:	f108 32ff 	add.w	r2, r8, #4294967295
 800e9f8:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800e9fc:	429a      	cmp	r2, r3
 800e9fe:	ee10 5a10 	vmov	r5, s0
 800ea02:	ee11 0a10 	vmov	r0, s2
 800ea06:	b087      	sub	sp, #28
 800ea08:	46c4      	mov	ip, r8
 800ea0a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800ea0e:	d806      	bhi.n	800ea1e <pow+0x3e>
 800ea10:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800ea14:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800ea18:	2b7f      	cmp	r3, #127	; 0x7f
 800ea1a:	f240 8156 	bls.w	800ecca <pow+0x2ea>
 800ea1e:	1802      	adds	r2, r0, r0
 800ea20:	eb4a 010a 	adc.w	r1, sl, sl
 800ea24:	f06f 0b01 	mvn.w	fp, #1
 800ea28:	1e57      	subs	r7, r2, #1
 800ea2a:	f141 33ff 	adc.w	r3, r1, #4294967295
 800ea2e:	f46f 1e00 	mvn.w	lr, #2097152	; 0x200000
 800ea32:	45bb      	cmp	fp, r7
 800ea34:	eb7e 0303 	sbcs.w	r3, lr, r3
 800ea38:	d242      	bcs.n	800eac0 <pow+0xe0>
 800ea3a:	ea52 0301 	orrs.w	r3, r2, r1
 800ea3e:	f04f 0300 	mov.w	r3, #0
 800ea42:	d10c      	bne.n	800ea5e <pow+0x7e>
 800ea44:	196d      	adds	r5, r5, r5
 800ea46:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800ea4a:	4164      	adcs	r4, r4
 800ea4c:	42ab      	cmp	r3, r5
 800ea4e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ea52:	41a3      	sbcs	r3, r4
 800ea54:	f0c0 808f 	bcc.w	800eb76 <pow+0x196>
 800ea58:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ea5c:	e02b      	b.n	800eab6 <pow+0xd6>
 800ea5e:	4ed4      	ldr	r6, [pc, #848]	; (800edb0 <pow+0x3d0>)
 800ea60:	42b4      	cmp	r4, r6
 800ea62:	bf08      	it	eq
 800ea64:	429d      	cmpeq	r5, r3
 800ea66:	d109      	bne.n	800ea7c <pow+0x9c>
 800ea68:	1800      	adds	r0, r0, r0
 800ea6a:	f48a 2a00 	eor.w	sl, sl, #524288	; 0x80000
 800ea6e:	eb4a 0a0a 	adc.w	sl, sl, sl
 800ea72:	4283      	cmp	r3, r0
 800ea74:	4bcf      	ldr	r3, [pc, #828]	; (800edb4 <pow+0x3d4>)
 800ea76:	eb73 030a 	sbcs.w	r3, r3, sl
 800ea7a:	e7eb      	b.n	800ea54 <pow+0x74>
 800ea7c:	196d      	adds	r5, r5, r5
 800ea7e:	48ce      	ldr	r0, [pc, #824]	; (800edb8 <pow+0x3d8>)
 800ea80:	4164      	adcs	r4, r4
 800ea82:	42ab      	cmp	r3, r5
 800ea84:	eb70 0604 	sbcs.w	r6, r0, r4
 800ea88:	d375      	bcc.n	800eb76 <pow+0x196>
 800ea8a:	4281      	cmp	r1, r0
 800ea8c:	bf08      	it	eq
 800ea8e:	429a      	cmpeq	r2, r3
 800ea90:	d171      	bne.n	800eb76 <pow+0x196>
 800ea92:	4aca      	ldr	r2, [pc, #808]	; (800edbc <pow+0x3dc>)
 800ea94:	4294      	cmp	r4, r2
 800ea96:	bf08      	it	eq
 800ea98:	429d      	cmpeq	r5, r3
 800ea9a:	d0dd      	beq.n	800ea58 <pow+0x78>
 800ea9c:	4294      	cmp	r4, r2
 800ea9e:	ea6f 0a0a 	mvn.w	sl, sl
 800eaa2:	bf34      	ite	cc
 800eaa4:	2400      	movcc	r4, #0
 800eaa6:	2401      	movcs	r4, #1
 800eaa8:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800eaac:	4554      	cmp	r4, sl
 800eaae:	f040 81dc 	bne.w	800ee6a <pow+0x48a>
 800eab2:	ee21 0b01 	vmul.f64	d0, d1, d1
 800eab6:	b007      	add	sp, #28
 800eab8:	ecbd 8b0a 	vpop	{d8-d12}
 800eabc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eac0:	196f      	adds	r7, r5, r5
 800eac2:	eb44 0904 	adc.w	r9, r4, r4
 800eac6:	1e7a      	subs	r2, r7, #1
 800eac8:	f169 0300 	sbc.w	r3, r9, #0
 800eacc:	4593      	cmp	fp, r2
 800eace:	eb7e 0303 	sbcs.w	r3, lr, r3
 800ead2:	d225      	bcs.n	800eb20 <pow+0x140>
 800ead4:	ee20 0b00 	vmul.f64	d0, d0, d0
 800ead8:	2c00      	cmp	r4, #0
 800eada:	da13      	bge.n	800eb04 <pow+0x124>
 800eadc:	4651      	mov	r1, sl
 800eade:	f7ff ff4b 	bl	800e978 <checkint>
 800eae2:	2801      	cmp	r0, #1
 800eae4:	d10e      	bne.n	800eb04 <pow+0x124>
 800eae6:	eeb1 0b40 	vneg.f64	d0, d0
 800eaea:	ea57 0909 	orrs.w	r9, r7, r9
 800eaee:	d10b      	bne.n	800eb08 <pow+0x128>
 800eaf0:	f1ba 0f00 	cmp.w	sl, #0
 800eaf4:	dadf      	bge.n	800eab6 <pow+0xd6>
 800eaf6:	b007      	add	sp, #28
 800eaf8:	ecbd 8b0a 	vpop	{d8-d12}
 800eafc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb00:	f7ff bdfe 	b.w	800e700 <__math_divzero>
 800eb04:	2000      	movs	r0, #0
 800eb06:	e7f0      	b.n	800eaea <pow+0x10a>
 800eb08:	f1ba 0f00 	cmp.w	sl, #0
 800eb0c:	dad3      	bge.n	800eab6 <pow+0xd6>
 800eb0e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800eb12:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800eb16:	ed8d 7b00 	vstr	d7, [sp]
 800eb1a:	ed9d 0b00 	vldr	d0, [sp]
 800eb1e:	e7ca      	b.n	800eab6 <pow+0xd6>
 800eb20:	2c00      	cmp	r4, #0
 800eb22:	da2b      	bge.n	800eb7c <pow+0x19c>
 800eb24:	4651      	mov	r1, sl
 800eb26:	f7ff ff27 	bl	800e978 <checkint>
 800eb2a:	b930      	cbnz	r0, 800eb3a <pow+0x15a>
 800eb2c:	b007      	add	sp, #28
 800eb2e:	ecbd 8b0a 	vpop	{d8-d12}
 800eb32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb36:	f7ff bdfb 	b.w	800e730 <__math_invalid>
 800eb3a:	1e41      	subs	r1, r0, #1
 800eb3c:	4248      	negs	r0, r1
 800eb3e:	4148      	adcs	r0, r1
 800eb40:	0480      	lsls	r0, r0, #18
 800eb42:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800eb46:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800eb4a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800eb4e:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800eb52:	2b7f      	cmp	r3, #127	; 0x7f
 800eb54:	d92d      	bls.n	800ebb2 <pow+0x1d2>
 800eb56:	4b96      	ldr	r3, [pc, #600]	; (800edb0 <pow+0x3d0>)
 800eb58:	2000      	movs	r0, #0
 800eb5a:	429c      	cmp	r4, r3
 800eb5c:	bf08      	it	eq
 800eb5e:	4285      	cmpeq	r5, r0
 800eb60:	f43f af7a 	beq.w	800ea58 <pow+0x78>
 800eb64:	f240 31bd 	movw	r1, #957	; 0x3bd
 800eb68:	428a      	cmp	r2, r1
 800eb6a:	d80c      	bhi.n	800eb86 <pow+0x1a6>
 800eb6c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800eb70:	42a8      	cmp	r0, r5
 800eb72:	41a3      	sbcs	r3, r4
 800eb74:	d204      	bcs.n	800eb80 <pow+0x1a0>
 800eb76:	ee31 0b00 	vadd.f64	d0, d1, d0
 800eb7a:	e79c      	b.n	800eab6 <pow+0xd6>
 800eb7c:	2000      	movs	r0, #0
 800eb7e:	e7e4      	b.n	800eb4a <pow+0x16a>
 800eb80:	ee30 0b41 	vsub.f64	d0, d0, d1
 800eb84:	e797      	b.n	800eab6 <pow+0xd6>
 800eb86:	2d01      	cmp	r5, #1
 800eb88:	eb74 0303 	sbcs.w	r3, r4, r3
 800eb8c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800eb90:	bf34      	ite	cc
 800eb92:	2301      	movcc	r3, #1
 800eb94:	2300      	movcs	r3, #0
 800eb96:	4296      	cmp	r6, r2
 800eb98:	bf8c      	ite	hi
 800eb9a:	2600      	movhi	r6, #0
 800eb9c:	2601      	movls	r6, #1
 800eb9e:	42b3      	cmp	r3, r6
 800eba0:	f000 809b 	beq.w	800ecda <pow+0x2fa>
 800eba4:	b007      	add	sp, #28
 800eba6:	ecbd 8b0a 	vpop	{d8-d12}
 800ebaa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebae:	f7ff bd9f 	b.w	800e6f0 <__math_oflow>
 800ebb2:	f1bc 0f00 	cmp.w	ip, #0
 800ebb6:	d10b      	bne.n	800ebd0 <pow+0x1f0>
 800ebb8:	ed9f 7b79 	vldr	d7, [pc, #484]	; 800eda0 <pow+0x3c0>
 800ebbc:	ee20 7b07 	vmul.f64	d7, d0, d7
 800ebc0:	ec53 2b17 	vmov	r2, r3, d7
 800ebc4:	ee17 5a10 	vmov	r5, s14
 800ebc8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800ebcc:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800ebd0:	4b7b      	ldr	r3, [pc, #492]	; (800edc0 <pow+0x3e0>)
 800ebd2:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800ebd6:	4423      	add	r3, r4
 800ebd8:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800ebdc:	1519      	asrs	r1, r3, #20
 800ebde:	0d1b      	lsrs	r3, r3, #20
 800ebe0:	051b      	lsls	r3, r3, #20
 800ebe2:	1ae7      	subs	r7, r4, r3
 800ebe4:	4b77      	ldr	r3, [pc, #476]	; (800edc4 <pow+0x3e4>)
 800ebe6:	ee03 1a10 	vmov	s6, r1
 800ebea:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800ebee:	1e2e      	subs	r6, r5, #0
 800ebf0:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800ebf4:	ec47 6b15 	vmov	d5, r6, r7
 800ebf8:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800ebfc:	eea5 6b07 	vfma.f64	d6, d5, d7
 800ec00:	ed93 7b00 	vldr	d7, [r3]
 800ec04:	ed93 5b02 	vldr	d5, [r3, #8]
 800ec08:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800ec0c:	eea3 2b07 	vfma.f64	d2, d3, d7
 800ec10:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800ec14:	ee36 4b02 	vadd.f64	d4, d6, d2
 800ec18:	ee32 2b44 	vsub.f64	d2, d2, d4
 800ec1c:	eea3 7b05 	vfma.f64	d7, d3, d5
 800ec20:	ed93 5b04 	vldr	d5, [r3, #16]
 800ec24:	ee32 2b06 	vadd.f64	d2, d2, d6
 800ec28:	ee37 7b02 	vadd.f64	d7, d7, d2
 800ec2c:	ee26 5b05 	vmul.f64	d5, d6, d5
 800ec30:	ee26 0b05 	vmul.f64	d0, d6, d5
 800ec34:	ee34 8b00 	vadd.f64	d8, d4, d0
 800ec38:	eeb0 9b40 	vmov.f64	d9, d0
 800ec3c:	ee34 4b48 	vsub.f64	d4, d4, d8
 800ec40:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800ec44:	ee34 ab00 	vadd.f64	d10, d4, d0
 800ec48:	ed93 5b06 	vldr	d5, [r3, #24]
 800ec4c:	ee26 bb00 	vmul.f64	d11, d6, d0
 800ec50:	ee37 7b09 	vadd.f64	d7, d7, d9
 800ec54:	ed93 4b08 	vldr	d4, [r3, #32]
 800ec58:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800ec5c:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800ec60:	eea6 5b04 	vfma.f64	d5, d6, d4
 800ec64:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800ec68:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800ec6c:	eea6 4b03 	vfma.f64	d4, d6, d3
 800ec70:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800ec74:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800ec78:	eea0 4b03 	vfma.f64	d4, d0, d3
 800ec7c:	eea0 5b04 	vfma.f64	d5, d0, d4
 800ec80:	eeab 7b05 	vfma.f64	d7, d11, d5
 800ec84:	ee38 4b07 	vadd.f64	d4, d8, d7
 800ec88:	ee21 6b04 	vmul.f64	d6, d1, d4
 800ec8c:	ee16 3a90 	vmov	r3, s13
 800ec90:	eeb0 5b46 	vmov.f64	d5, d6
 800ec94:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800ec98:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800ec9c:	18b2      	adds	r2, r6, r2
 800ec9e:	2a3e      	cmp	r2, #62	; 0x3e
 800eca0:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800eca4:	ee38 8b44 	vsub.f64	d8, d8, d4
 800eca8:	ee38 8b07 	vadd.f64	d8, d8, d7
 800ecac:	eea1 5b08 	vfma.f64	d5, d1, d8
 800ecb0:	d91b      	bls.n	800ecea <pow+0x30a>
 800ecb2:	2a00      	cmp	r2, #0
 800ecb4:	da0b      	bge.n	800ecce <pow+0x2ee>
 800ecb6:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800ecba:	ee36 0b00 	vadd.f64	d0, d6, d0
 800ecbe:	2800      	cmp	r0, #0
 800ecc0:	f43f aef9 	beq.w	800eab6 <pow+0xd6>
 800ecc4:	eeb1 0b40 	vneg.f64	d0, d0
 800ecc8:	e6f5      	b.n	800eab6 <pow+0xd6>
 800ecca:	2000      	movs	r0, #0
 800eccc:	e780      	b.n	800ebd0 <pow+0x1f0>
 800ecce:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800ecd2:	d909      	bls.n	800ece8 <pow+0x308>
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	f6bf af65 	bge.w	800eba4 <pow+0x1c4>
 800ecda:	b007      	add	sp, #28
 800ecdc:	ecbd 8b0a 	vpop	{d8-d12}
 800ece0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ece4:	f7ff bcfc 	b.w	800e6e0 <__math_uflow>
 800ece8:	2600      	movs	r6, #0
 800ecea:	4937      	ldr	r1, [pc, #220]	; (800edc8 <pow+0x3e8>)
 800ecec:	ed91 4b02 	vldr	d4, [r1, #8]
 800ecf0:	ed91 3b00 	vldr	d3, [r1]
 800ecf4:	eeb0 7b44 	vmov.f64	d7, d4
 800ecf8:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ecfc:	ee17 5a10 	vmov	r5, s14
 800ed00:	ee37 7b44 	vsub.f64	d7, d7, d4
 800ed04:	ed91 4b04 	vldr	d4, [r1, #16]
 800ed08:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800ed0c:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ed10:	ed91 4b06 	vldr	d4, [r1, #24]
 800ed14:	18dc      	adds	r4, r3, r3
 800ed16:	f104 030f 	add.w	r3, r4, #15
 800ed1a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800ed1e:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ed22:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800ed26:	ee35 5b06 	vadd.f64	d5, d5, d6
 800ed2a:	ee25 6b05 	vmul.f64	d6, d5, d5
 800ed2e:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800ed32:	ed91 4b08 	vldr	d4, [r1, #32]
 800ed36:	ee35 7b07 	vadd.f64	d7, d5, d7
 800ed3a:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800ed3e:	eea5 4b03 	vfma.f64	d4, d5, d3
 800ed42:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800ed46:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ed4a:	ee26 6b06 	vmul.f64	d6, d6, d6
 800ed4e:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800ed52:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800ed56:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800ed5a:	eea5 4b03 	vfma.f64	d4, d5, d3
 800ed5e:	1940      	adds	r0, r0, r5
 800ed60:	2700      	movs	r7, #0
 800ed62:	eb17 020c 	adds.w	r2, r7, ip
 800ed66:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800ed6a:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ed6e:	2e00      	cmp	r6, #0
 800ed70:	d176      	bne.n	800ee60 <pow+0x480>
 800ed72:	42bd      	cmp	r5, r7
 800ed74:	db2a      	blt.n	800edcc <pow+0x3ec>
 800ed76:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800ed7a:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800ed7e:	4610      	mov	r0, r2
 800ed80:	ec41 0b10 	vmov	d0, r0, r1
 800ed84:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ed88:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800eda8 <pow+0x3c8>
 800ed8c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ed90:	b007      	add	sp, #28
 800ed92:	ecbd 8b0a 	vpop	{d8-d12}
 800ed96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed9a:	f7ff bce1 	b.w	800e760 <__math_check_oflow>
 800ed9e:	bf00      	nop
 800eda0:	00000000 	.word	0x00000000
 800eda4:	43300000 	.word	0x43300000
 800eda8:	00000000 	.word	0x00000000
 800edac:	7f000000 	.word	0x7f000000
 800edb0:	3ff00000 	.word	0x3ff00000
 800edb4:	fff00000 	.word	0xfff00000
 800edb8:	ffe00000 	.word	0xffe00000
 800edbc:	7fe00000 	.word	0x7fe00000
 800edc0:	c0196aab 	.word	0xc0196aab
 800edc4:	08017ad0 	.word	0x08017ad0
 800edc8:	080169d0 	.word	0x080169d0
 800edcc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800edd0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800edd4:	4610      	mov	r0, r2
 800edd6:	ec41 0b15 	vmov	d5, r0, r1
 800edda:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 800edde:	ee27 6b05 	vmul.f64	d6, d7, d5
 800ede2:	ee35 7b06 	vadd.f64	d7, d5, d6
 800ede6:	eeb0 4bc7 	vabs.f64	d4, d7
 800edea:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800edee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edf2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 800ee70 <pow+0x490>
 800edf6:	d52a      	bpl.n	800ee4e <pow+0x46e>
 800edf8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800edfc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ee00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee04:	ee35 5b06 	vadd.f64	d5, d5, d6
 800ee08:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 800ee0c:	bf58      	it	pl
 800ee0e:	eeb0 4b43 	vmovpl.f64	d4, d3
 800ee12:	ee37 3b04 	vadd.f64	d3, d7, d4
 800ee16:	ee34 6b43 	vsub.f64	d6, d4, d3
 800ee1a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800ee1e:	ee36 6b05 	vadd.f64	d6, d6, d5
 800ee22:	ee36 6b03 	vadd.f64	d6, d6, d3
 800ee26:	ee36 7b44 	vsub.f64	d7, d6, d4
 800ee2a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ee2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee32:	d104      	bne.n	800ee3e <pow+0x45e>
 800ee34:	4632      	mov	r2, r6
 800ee36:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ee3a:	ec43 2b17 	vmov	d7, r2, r3
 800ee3e:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ee42:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ee46:	ee26 6b00 	vmul.f64	d6, d6, d0
 800ee4a:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ee4e:	ee27 0b00 	vmul.f64	d0, d7, d0
 800ee52:	b007      	add	sp, #28
 800ee54:	ecbd 8b0a 	vpop	{d8-d12}
 800ee58:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee5c:	f7ff bc77 	b.w	800e74e <__math_check_uflow>
 800ee60:	ec43 2b10 	vmov	d0, r2, r3
 800ee64:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ee68:	e625      	b.n	800eab6 <pow+0xd6>
 800ee6a:	ed9f 0b03 	vldr	d0, [pc, #12]	; 800ee78 <pow+0x498>
 800ee6e:	e622      	b.n	800eab6 <pow+0xd6>
 800ee70:	00000000 	.word	0x00000000
 800ee74:	00100000 	.word	0x00100000
	...

0800ee80 <__ieee754_sqrt>:
 800ee80:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800ee84:	4770      	bx	lr
	...

0800ee88 <ceil>:
 800ee88:	ee10 1a90 	vmov	r1, s1
 800ee8c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ee90:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800ee94:	2b13      	cmp	r3, #19
 800ee96:	b530      	push	{r4, r5, lr}
 800ee98:	ee10 0a10 	vmov	r0, s0
 800ee9c:	ee10 5a10 	vmov	r5, s0
 800eea0:	dc2f      	bgt.n	800ef02 <ceil+0x7a>
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	da13      	bge.n	800eece <ceil+0x46>
 800eea6:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800ef68 <ceil+0xe0>
 800eeaa:	ee30 0b07 	vadd.f64	d0, d0, d7
 800eeae:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800eeb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eeb6:	dd05      	ble.n	800eec4 <ceil+0x3c>
 800eeb8:	2900      	cmp	r1, #0
 800eeba:	db4c      	blt.n	800ef56 <ceil+0xce>
 800eebc:	4301      	orrs	r1, r0
 800eebe:	d04e      	beq.n	800ef5e <ceil+0xd6>
 800eec0:	492b      	ldr	r1, [pc, #172]	; (800ef70 <ceil+0xe8>)
 800eec2:	2000      	movs	r0, #0
 800eec4:	460b      	mov	r3, r1
 800eec6:	4602      	mov	r2, r0
 800eec8:	ec43 2b10 	vmov	d0, r2, r3
 800eecc:	e020      	b.n	800ef10 <ceil+0x88>
 800eece:	4a29      	ldr	r2, [pc, #164]	; (800ef74 <ceil+0xec>)
 800eed0:	411a      	asrs	r2, r3
 800eed2:	ea01 0402 	and.w	r4, r1, r2
 800eed6:	4304      	orrs	r4, r0
 800eed8:	d01a      	beq.n	800ef10 <ceil+0x88>
 800eeda:	ed9f 7b23 	vldr	d7, [pc, #140]	; 800ef68 <ceil+0xe0>
 800eede:	ee30 0b07 	vadd.f64	d0, d0, d7
 800eee2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800eee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eeea:	ddeb      	ble.n	800eec4 <ceil+0x3c>
 800eeec:	2900      	cmp	r1, #0
 800eeee:	bfc2      	ittt	gt
 800eef0:	f44f 1080 	movgt.w	r0, #1048576	; 0x100000
 800eef4:	fa40 f303 	asrgt.w	r3, r0, r3
 800eef8:	18c9      	addgt	r1, r1, r3
 800eefa:	ea21 0102 	bic.w	r1, r1, r2
 800eefe:	2000      	movs	r0, #0
 800ef00:	e7e0      	b.n	800eec4 <ceil+0x3c>
 800ef02:	2b33      	cmp	r3, #51	; 0x33
 800ef04:	dd05      	ble.n	800ef12 <ceil+0x8a>
 800ef06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ef0a:	d101      	bne.n	800ef10 <ceil+0x88>
 800ef0c:	ee30 0b00 	vadd.f64	d0, d0, d0
 800ef10:	bd30      	pop	{r4, r5, pc}
 800ef12:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800ef16:	f04f 32ff 	mov.w	r2, #4294967295
 800ef1a:	40e2      	lsrs	r2, r4
 800ef1c:	4210      	tst	r0, r2
 800ef1e:	d0f7      	beq.n	800ef10 <ceil+0x88>
 800ef20:	ed9f 7b11 	vldr	d7, [pc, #68]	; 800ef68 <ceil+0xe0>
 800ef24:	ee30 0b07 	vadd.f64	d0, d0, d7
 800ef28:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ef2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef30:	ddc8      	ble.n	800eec4 <ceil+0x3c>
 800ef32:	2900      	cmp	r1, #0
 800ef34:	dd02      	ble.n	800ef3c <ceil+0xb4>
 800ef36:	2b14      	cmp	r3, #20
 800ef38:	d103      	bne.n	800ef42 <ceil+0xba>
 800ef3a:	3101      	adds	r1, #1
 800ef3c:	ea20 0002 	bic.w	r0, r0, r2
 800ef40:	e7c0      	b.n	800eec4 <ceil+0x3c>
 800ef42:	2401      	movs	r4, #1
 800ef44:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ef48:	fa04 f303 	lsl.w	r3, r4, r3
 800ef4c:	4418      	add	r0, r3
 800ef4e:	4285      	cmp	r5, r0
 800ef50:	bf88      	it	hi
 800ef52:	1909      	addhi	r1, r1, r4
 800ef54:	e7f2      	b.n	800ef3c <ceil+0xb4>
 800ef56:	2000      	movs	r0, #0
 800ef58:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800ef5c:	e7b2      	b.n	800eec4 <ceil+0x3c>
 800ef5e:	4608      	mov	r0, r1
 800ef60:	e7b0      	b.n	800eec4 <ceil+0x3c>
 800ef62:	bf00      	nop
 800ef64:	f3af 8000 	nop.w
 800ef68:	8800759c 	.word	0x8800759c
 800ef6c:	7e37e43c 	.word	0x7e37e43c
 800ef70:	3ff00000 	.word	0x3ff00000
 800ef74:	000fffff 	.word	0x000fffff

0800ef78 <round>:
 800ef78:	ee10 1a90 	vmov	r1, s1
 800ef7c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ef80:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800ef84:	2b13      	cmp	r3, #19
 800ef86:	b510      	push	{r4, lr}
 800ef88:	ee10 4a10 	vmov	r4, s0
 800ef8c:	dc19      	bgt.n	800efc2 <round+0x4a>
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	da09      	bge.n	800efa6 <round+0x2e>
 800ef92:	3301      	adds	r3, #1
 800ef94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ef98:	d103      	bne.n	800efa2 <round+0x2a>
 800ef9a:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800ef9e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800efa2:	2000      	movs	r0, #0
 800efa4:	e025      	b.n	800eff2 <round+0x7a>
 800efa6:	4815      	ldr	r0, [pc, #84]	; (800effc <round+0x84>)
 800efa8:	4118      	asrs	r0, r3
 800efaa:	ea01 0200 	and.w	r2, r1, r0
 800efae:	4322      	orrs	r2, r4
 800efb0:	d00e      	beq.n	800efd0 <round+0x58>
 800efb2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800efb6:	fa42 f303 	asr.w	r3, r2, r3
 800efba:	440b      	add	r3, r1
 800efbc:	ea23 0100 	bic.w	r1, r3, r0
 800efc0:	e7ef      	b.n	800efa2 <round+0x2a>
 800efc2:	2b33      	cmp	r3, #51	; 0x33
 800efc4:	dd05      	ble.n	800efd2 <round+0x5a>
 800efc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800efca:	d101      	bne.n	800efd0 <round+0x58>
 800efcc:	ee30 0b00 	vadd.f64	d0, d0, d0
 800efd0:	bd10      	pop	{r4, pc}
 800efd2:	f2a2 4013 	subw	r0, r2, #1043	; 0x413
 800efd6:	f04f 32ff 	mov.w	r2, #4294967295
 800efda:	40c2      	lsrs	r2, r0
 800efdc:	4222      	tst	r2, r4
 800efde:	d0f7      	beq.n	800efd0 <round+0x58>
 800efe0:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 800efe4:	2001      	movs	r0, #1
 800efe6:	4098      	lsls	r0, r3
 800efe8:	1900      	adds	r0, r0, r4
 800efea:	bf28      	it	cs
 800efec:	3101      	addcs	r1, #1
 800efee:	ea20 0002 	bic.w	r0, r0, r2
 800eff2:	460b      	mov	r3, r1
 800eff4:	4602      	mov	r2, r0
 800eff6:	ec43 2b10 	vmov	d0, r2, r3
 800effa:	e7e9      	b.n	800efd0 <round+0x58>
 800effc:	000fffff 	.word	0x000fffff

0800f000 <_getpid>:
 800f000:	4b02      	ldr	r3, [pc, #8]	; (800f00c <_getpid+0xc>)
 800f002:	2258      	movs	r2, #88	; 0x58
 800f004:	601a      	str	r2, [r3, #0]
 800f006:	f04f 30ff 	mov.w	r0, #4294967295
 800f00a:	4770      	bx	lr
 800f00c:	200032c8 	.word	0x200032c8

0800f010 <_kill>:
 800f010:	4b02      	ldr	r3, [pc, #8]	; (800f01c <_kill+0xc>)
 800f012:	2258      	movs	r2, #88	; 0x58
 800f014:	601a      	str	r2, [r3, #0]
 800f016:	f04f 30ff 	mov.w	r0, #4294967295
 800f01a:	4770      	bx	lr
 800f01c:	200032c8 	.word	0x200032c8

0800f020 <_exit>:
 800f020:	e7fe      	b.n	800f020 <_exit>
	...

0800f024 <_init>:
 800f024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f026:	bf00      	nop
 800f028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f02a:	bc08      	pop	{r3}
 800f02c:	469e      	mov	lr, r3
 800f02e:	4770      	bx	lr

0800f030 <_fini>:
 800f030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f032:	bf00      	nop
 800f034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f036:	bc08      	pop	{r3}
 800f038:	469e      	mov	lr, r3
 800f03a:	4770      	bx	lr
