Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'

Lint-[IWU] Implicit wire is used
/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv, 52
  No type is specified for wire 's3_alu'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv", 
  111: token is '1'b1'
  	assign haz11 = (haz10 && haz9) 1'b1 : 1'b0 
                                             ^

1 warning
1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'

Lint-[IWU] Implicit wire is used
/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv, 52
  No type is specified for wire 's3_alu'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'

Lint-[IWU] Implicit wire is used
/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv, 52
  No type is specified for wire 's3_alu'. Default wire type is being applied 
  according to the IEEE spec.
  See the Verilog LRM(1364-2005), section 4.5.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv, 37
  Identifier 'clkg' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv", 46: 
  token is 'end'
  	end
             ^

1 warning
2 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv, 37
  Identifier 'clkg' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
1 warning
1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.


Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 151
  Second declaration for identifier 'control' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'

Warning-[IPDW] Identifier previously declared
/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv, 42
  Second declaration for identifier 's3_alu' ignored

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'

Error-[USL] Unterminated string literal
/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv, 29
mem_register
  A string literal must be contained within double quotes in a single line 
  unless the end of the line is terminated by a \(back slash).
  Check for either the missing terminating double quotes or the continuation 
  back slash.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv", 5: token is
  's2_instruction'
          input wmire [15:0]   s2_instruction,
                                             ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'

Lint-[MSIVD] Missing static keyword
/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv, 50
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 150: token 
  is 'bcd'
          if (dut.st3.main_memory.memory[0] == 2bcd) $display("check passed");
                                                   ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 152: token 
  is 'if'
          if ( != 'h2bcd) $display("check FAILED! memory[0] value = %h", 
  memcheck);
            ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 152: token 
  is 'if'
          if (memcheck != 'h2bcd) $display("check FAILED! memory[0] value = 
  %h", memcheck);
            ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 18
  Source info: 	word memcheck;


Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck2' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 19
  Source info: 	word memcheck2;


Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 151
  Identifier 'memcheck' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
3 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[UTOPN] Unknown type or port name
  The type name 'uword' is unknown, or the identifier 'memcheck' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 18
  Source info: 	uword memcheck;


Error-[UTOPN] Unknown type or port name
  The type name 'uword' is unknown, or the identifier 'memcheck2' has not been
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 19
  Source info: 	uword memcheck2;


Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 151
  Identifier 'memcheck' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
3 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 18
  Source info: 	word memcheck;


Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck2' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 19
  Source info: 	word memcheck2;


Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 151
  Identifier 'memcheck' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
3 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 19
  Source info: 	word memcheck;


Error-[UTOPN] Unknown type or port name
  The type name 'word' is unknown, or the identifier 'memcheck2' has not been 
  listed as a port, or the declaration might represent an instance missing 
  parentheses.
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 20
  Source info: 	word memcheck2;


Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 152
  Identifier 'memcheck' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
3 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 59
  Net type cannot be used on the left side of this assignment.
  The offending expression is : clk
  Source info: clk = #(1) (~clk);


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 61: token 
  is 'begin'
  	sinitial begin
                        ^

2 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 59
  Net type cannot be used on the left side of this assignment.
  The offending expression is : clk
  Source info: clk = #(1) (!clk);


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 64
  Net type cannot be used on the left side of this assignment.
  The offending expression is : test_reg
  Source info: test_reg = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 65
  Net type cannot be used on the left side of this assignment.
  The offending expression is : rst
  Source info: rst = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 66
  Net type cannot be used on the left side of this assignment.
  The offending expression is : clk
  Source info: clk = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 67
  Net type cannot be used on the left side of this assignment.
  The offending expression is : halt_sys
  Source info: halt_sys = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 68
  Net type cannot be used on the left side of this assignment.
  The offending expression is : R0_read
  Source info: R0_read = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 69
  Net type cannot be used on the left side of this assignment.
  The offending expression is : ra1
  Source info: ra1 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 70
  Net type cannot be used on the left side of this assignment.
  The offending expression is : ra2
  Source info: ra2 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 71
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_en
  Source info: write_en = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 72
  Net type cannot be used on the left side of this assignment.
  The offending expression is : R0_en
  Source info: R0_en = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 73
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_address
  Source info: write_address = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 74
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_data
  Source info: write_data = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 80
  Net type cannot be used on the left side of this assignment.
  The offending expression is : rst
  Source info: rst = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 81
  Net type cannot be used on the left side of this assignment.
  The offending expression is : rst
  Source info: rst = 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 82
  Net type cannot be used on the left side of this assignment.
  The offending expression is : rst
  Source info: rst = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 84
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_en
  Source info: write_en = 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 88
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_data
  Source info: write_data = test_data[i];


Error-[IBLHS-NT] Illegal behavioral left hand side
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 90
  Net type cannot be used on the left side of this assignment.
  The offending expression is : write_en
  Source info: write_en = 0;

18 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 54: token 
  is 'reg_stim'
          reg_stim as = new;
                  ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 54: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 54: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 54: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 69: token 
  is '$vcdpluson'
          # $vcdpluson
                      ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 29: token 
  is '('
  	fucntion get_address();
                               ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 67: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 68: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 67: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 67: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 66: token 
  is 'as'
          reg_stim as = new;
                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 64: token 
  is 'forever'
   forever clk = #1 !clk;
          ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 64: token 
  is 'forever'
   forever begin clk = #1 !clk;end
          ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 95: token 
  is '='
          	   if(test_data[i] = dut.registers[i]) $display("writefail);
                                      ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[USL] Unterminated string literal
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 95
register_tb
  A string literal must be contained within double quotes in a single line 
  unless the end of the line is terminated by a \(back slash).
  Check for either the missing terminating double quotes or the continuation 
  back slash.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 93: token 
  is 'end'
          end
             ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv", 99: token 
  is ']'
          	   if(test_data[i] != dut.registers[]) 
                                                       ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[ITSFM] Illegal `timescale for module
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 29
  Module "register_tb" has `timescale but previous module(s)/package(s) do 
  not.
  Please refer LRM 1364-2001 section 19.8.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 127
  Identifier 'r0_en' has not been declared yet. If this error is not expected,
  please check if you have set `default_nettype to none.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_class_def.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'

Error-[SFCOR] Source file cannot be opened
  Source file 
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/tb_utils_pkg.sv" cannot be 
  opened for reading due to 'No such file or directory'.
  Please fix above issue and compile again.
  
  

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'

Error-[SFCOR] Source file cannot be opened
  Source file "s" cannot be opened for reading due to 'No such file or 
  directory'.
  Please fix above issue and compile again.
  
  

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 171: token 
  is 'always'
      always @ (negedge clk) begin
            ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 170
  Identifier 'clk' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 174: token 
  is '$display'
              $display("\nCurrent CPU State 
  =================================================");
                      ^

2 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 170
  Identifier 'clk' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 170
  Identifier 'clk' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 212: token 
  is '_data'
              $display("\nr2_data - %b"         , r2) _data );
                                                           ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 180: token 
  is ''('
              $display("\nout_memc     :%h"     , '(dut.st1.out_memc));
                                                    ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 182: token 
  is '['
              $display("\nout_alu      :%b"     , 
  logic[32:0]'(dut.st1.out_alu));
                                                        ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 182: token 
  is '['
              $display("\nout_alu      :%b"     , reg[32]'(dut.st1.out_alu));
                                                      ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 182: token 
  is '''
              $display("\nout_alu      :%b"     , reg'32(dut.st1.out_alu));
                                                      ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 182: token 
  is '''
              $display("\nout_alu      :%b"     , 32'reg'(dut.st1.out_alu));
                                                     ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 182: token 
  is ';'
              $display("\nout_alu      :%b"     , integer'(dut.st1.out_alu);
                                                                            ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 180: token 
  is ''
              $display("\nout_memc     :%b"     , dut.st1.2'(out_memc));
                                                           ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 180: token 
  is ')'
              $display("\nout_memc     :%b"     , $cast(dut.st1.out_memc));
                                                                         ^

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 180: token 
  is 'logic'
              $display("\nout_memc     :%b"     , $cast(logic, 
  dut.st1.out_memc));
                                                             ^
  System verilog  keyword 'logic' is not expected to be used in this context.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 180
  Identifier 'derp' has not been declared yet. If this error is not expected, 
  please check if you have set `default_nettype to none.

Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

1 error
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'

Error-[IND] Identifier not declared
/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv, 219
  Identifier 'alustat' has not been declared yet. If this error is not 
  expected, please check if you have set `default_nettype to none.


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv", 219: token 
  is '$display'
              $display("in_memc - %b "        , dut.st2.out_memc.mem2r);
                      ^

2 errors
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 1
$unit
  Package 'alu_pkg' already wildcard imported. 
  Ignoring alu_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 2
$unit
  Package 'types_pkg' already wildcard imported. 
  Ignoring types_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Design/types_pkg.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/system_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/alu_tb.sv'
Parsing design file '/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv'

Warning-[SV-IIS] Illegal import statement.
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 4
_vcs_unit__1, "reg_stim"
  There is an import statement directly within the class reg_stim. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the System Verilog LRM and can result in unexpected behavior.  It will not 
  be supported in future VCS releases.


Warning-[SV-IIS] Illegal import statement.
/gaia/class/cs1421/cs142130/cpe142/source/Verif/register_tb.sv, 5
_vcs_unit__1, "reg_stim"
  There is an import statement directly within the class reg_stim. 
  Although this is allowed in this version of VCS, it is illegal according to 
  the System Verilog LRM and can result in unexpected behavior.  It will not 
  be supported in future VCS releases.

Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_register.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/top.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_three.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/stage_two.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/adder.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/comparator.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_alu.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_hazard_unit.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_jump.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/control_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_main.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mem_program.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/mux.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/reg_program_counter.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/shift_one.sv'
Parsing library directory file '/gaia/class/cs1421/cs142130/cpe142/source/Design/sign_extender.sv'
