18:03:35 **** Incremental Build of configuration Debug for project design_1app_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62385 C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/design_1.xpfm standalone_domain C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/Debug/system.bif
sdcard_gen --xpfm C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/design_1.xpfm --sys_config design_1 --bif C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/Debug/system.bif --bitstream C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit --elf C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/Debug/design_1app.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1app_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

18:03:43 Build Finished (took 7s.554ms)

