{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 13:55:14 2011 " "Info: Processing started: Thu Feb 24 13:55:14 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "part5.v 3 3 " "Warning: Using design file part5.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info: Found entity 1: part5" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 posEdge " "Info: Found entity 2: posEdge" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Info: Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posEdge posEdge:m0 " "Info: Elaborating entity \"posEdge\" for hierarchy \"posEdge:m0\"" {  } { { "part5.v" "m0" { Text "H:/eeLab2/lab3/part5/part5.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:h0 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:h0\"" {  } { { "part5.v" "h0" { Text "H:/eeLab2/lab3/part5/part5.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b0 part5.v(64) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(64): variable \"b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part5.v(65) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(65): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 part5.v(66) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(66): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 part5.v(67) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(67): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 part5.v(68) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(68): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 part5.v(69) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(69): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 part5.v(70) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(70): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b7 part5.v(71) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(71): variable \"b7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b8 part5.v(72) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(72): variable \"b8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b9 part5.v(73) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(73): variable \"b9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part5.v(74) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(74): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 7 part5.v(76) " "Warning (10230): Verilog HDL assignment warning at part5.v(76): truncated value with size 14 to match size of target (7)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab3/part5/part5.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Info: Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Info: Implemented 88 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 13:55:17 2011 " "Info: Processing ended: Thu Feb 24 13:55:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
