Command: vcs -sverilog -ntb_opts uvm-ieee ../src/do_print_example2.sv +incdir+../src \
-R -l do_print_example2.log -q

4 modules and 0 UDP read.
ld -shared -m elf_i386  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o \

rm -f _csrc0.so
../simv up to date
Command: /SCRATCH/srivats/vs/new_book_examples/IEEE_version/UVM_Building_Blocks/Uvm_Core_Utils/run/./simv -a do_print_example2.log -q
UVM_INFO /global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh(460) @ 0: reporter [UVM/RELNOTES] 
  ***********       IMPORTANT RELEASE NOTES         ************

  This implementation of the UVM Library deviates from the 1800.2-2017
  standard.  See the DEVIATIONS.md file contained in the release
  for more details.

----------------------------------------------------------------
Accellera:1800.2-2017:UVM:1.0.Synopsys

All copyright owners for this kit are listed in NOTICE.txt
All Rights Reserved Worldwide
----------------------------------------------------------------

      (Specify +UVM_NO_RELNOTES to turn off this notice)

---------------------------------
Name           Size  Value       
---------------------------------
class_C_inst   -     @113        
  cl_int       32    'h8         
  cl_string    12    class_C_inst
  cl_int_arr   0     -           
  cl_int_sarr  40    -           
    [0]        32    'h0         
    [1]        32    'h2         
    [2]        32    'h4         
    [3]        32    'h6         
    [4]        32    'h8         
    [5]        32    'ha         
    [6]        32    'hc         
    ...        ...   ...         
    [37]       32    'h4a        
    [38]       32    'h4c        
    [39]       32    'h4e        
---------------------------------
