{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "from subprocess import run\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "\n",
    "@si.coroutine\n",
    "def Counter(width, init=0, incr=1):\n",
    "    value = bits(init, width)\n",
    "    while True:\n",
    "        O = value\n",
    "        value, cout = add(value, bits(incr, width), cout=True)\n",
    "        yield O, cout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling Register2CE_0001\n",
      "compiling Or2\n",
      "compiling Or2x2\n",
      "compiling __silica_BufferCounter\n",
      "compiling And2\n",
      "compiling And2x2\n",
      "compiling Register4CE\n",
      "compiling Or2x4\n",
      "compiling And2x4\n",
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Counter\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "counter = si.compile(Counter(4))()\n",
    "m.wire(counter.O, main.J1[:4])\n",
    "wire(bits(0, 4), main.J1[4:])\n",
    "\n",
    "m.compile(\"build/silica_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        lc40_8_13_7 (LogicCell40) [clk] -> lcout: 0.640 ns\n",
      "     0.640 ns net_15968 (inst0.inst0.inst0_Q)\n",
      "        t47 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_8_13_18126_18168 (InMux) I -> O: 0.260 ns\n",
      "        lc40_8_13_4 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     1.678 ns net_15965 (inst0.inst0.inst2_O)\n",
      "        odrv_8_13_15965_15986 (Odrv4) I -> O: 0.372 ns\n",
      "        t53 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t52 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_16_16392_16434 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_16_5 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     3.459 ns net_14226 (inst0.inst13.inst0.inst0_O)\n",
      "        t37 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_7_16_16384_16440 (InMux) I -> O: 0.260 ns\n",
      "        lc40_7_16_6 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     4.497 ns net_14227 (inst0.inst12.inst0.inst0_O)\n",
      "        odrv_7_16_14227_16482 (Odrv4) I -> O: 0.372 ns\n",
      "        t40 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t39 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t38 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_17_27199_27192 (IoInMux) I -> O: 0.260 ns\n",
      "     6.146 ns net_27192 (inst0.inst12.inst0.inst0_O)\n",
      "        pre_io_12_17_1 (PRE_IO) DOUT0 [setup]: 0.070 ns\n",
      "     6.216 ns io_pad_12_17_1_din\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.640 ns ..  1.229 ns inst0.inst0.inst0_Q\n",
      "     1.678 ns ..  3.011 ns inst0.inst0.inst2_O\n",
      "     3.459 ns ..  4.049 ns inst0.inst13.inst0.inst0_O\n",
      "     4.497 ns ..  6.146 ns inst0.inst12.inst0.inst0_O\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 6.22 ns (160.88 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_counter.blif...\n",
      "prune...\n",
      "read_pcf build/silica_counter.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          40 / 1280\n",
      "  DFF        6\n",
      "  CARRY      3\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 3\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 6 / 6\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 255\n",
      "  at iteration #50: temp = 3.63713, wire length = 237\n",
      "  at iteration #100: temp = 1.52076, wire length = 118\n",
      "  at iteration #150: temp = 0.399702, wire length = 55\n",
      "  at iteration #200: temp = 0.000773137, wire length = 40\n",
      "  final wire length = 40\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       10 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.05s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     20 / 6944\n",
      "span_12    0 / 1440\n",
      "\n",
      "  route time 0.02s\n",
      "write_txt build/silica_counter.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -q -p 'synth_ice40 -top main -blif build/silica_counter.blif' build/silica_counter.v\n",
    "arachne-pnr -d 1k -o build/silica_counter.txt -p build/silica_counter.pcf build/silica_counter.blif\n",
    "icepack build/silica_counter.txt build/silica_counter.bin\n",
    "icetime -tmd hx1k build/silica_counter.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from mantle import Counter\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "counter = Counter(4)\n",
    "m.wire(counter.O, main.J1[:4])\n",
    "wire(bits(0, 4), main.J1[4:])\n",
    "\n",
    "m.compile(\"build/mantle_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        pre_io_0_8_1 (PRE_IO) [clk] -> DIN0: 0.240 ns\n",
      "     0.240 ns net_836 (CLKIN$2)\n",
      "        odrv_0_8_836_886 (Odrv12) I -> O: 0.540 ns\n",
      "        t8 (Sp12to4) I -> O: 0.449 ns\n",
      "        t7 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t6 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t11 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t10 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t9 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_16_27022_27102 (ClkMux) I -> O: 0.309 ns\n",
      "     3.242 ns net_27102 (CLKIN$2)\n",
      "        lc40_12_16_7 (LogicCell40) clk [setup]: 0.000 ns\n",
      "     3.242 ns net_24435 (inst0.inst0.inst1.I0)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.240 ns ..  3.242 ns CLKIN$2\n",
      "                  lcout -> inst0.inst0.inst1.I0\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 3.24 ns (308.45 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/mantle_counter.blif...\n",
      "prune...\n",
      "read_pcf build/mantle_counter.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          8 / 1280\n",
      "  DFF        4\n",
      "  CARRY      3\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 3\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 184\n",
      "  at iteration #50: temp = 8.56195, wire length = 77\n",
      "  at iteration #100: temp = 2.75475, wire length = 62\n",
      "  at iteration #150: temp = 0.229476, wire length = 37\n",
      "  final wire length = 27\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       3 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     5 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/mantle_counter.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -q -p 'synth_ice40 -top main -blif build/mantle_counter.blif' build/mantle_counter.v\n",
    "arachne-pnr -d 1k -o build/mantle_counter.txt -p build/mantle_counter.pcf build/mantle_counter.blif\n",
    "icepack build/mantle_counter.txt build/mantle_counter.bin\n",
    "icetime -tmd hx1k build/mantle_counter.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
