LaNae J. Avra, Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.463-472, October 26-30, 1991
Reinaldo A. Bergamaschi , Raul Camposano , Michael Payer, Data-path synthesis using path analysis, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.591-596, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127738]
Subhrajit Bhattacharya, Hardware synthesis and analysis of control-intensive  designs from high level specifications, Duke University, Durham, NC, 1996
BHATTACHARYA, S., BRGLEZ, F., AND DEY, S. 1993. Transformations and resynthesis for testability of RT-level control-data path specifications. IEEE Trans. Very Large Scale Integr. Syst. 1, 3 (Sept.), 304-318.
S. Bhattacharya , S. Dey , F. Brglez, Fast true delay estimation during high level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.9, p.1088-1105, November 2006[doi>10.1109/43.536715]
Subhrajit Bhattacharya , Sujit Dey , Franc Brglez, Clock period optimization during resource sharing and assignment, Proceedings of the 31st annual Design Automation Conference, p.195-200, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196346]
Subhrajit Bhattacharya , Sujit Dey , Franc Brglez, Performance analysis and optimization of schedules for conditional and loop-intensive specifications, Proceedings of the 31st annual Design Automation Conference, p.491-496, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196477]
CLSI USERS GUIDE 1991.
DEY, S., RAGHUNATHAN, A., JHA, N. K., AND WAKABAYASHI, K. 1996. Controller re-specification to minimize switching activity in controller/data path circuits. Tech. Rep. 96-C007-4-5016-1. NEC C&C Research Labs, Princeton, NJ.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
B. Gregory , D. MacMillen , D. Fogg, ISIS: a system for performance driven resource sharing, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.285-290, June 08-12, 1992, Anaheim, California, USA
Kenneth Hintz , Daniel Tabak, Microcontrollers: architecture, implementation, and programming, McGraw-Hill, Inc., New York, NY, 1992
Steve C.-Y. Huang , Wayne H. Wolf, How datapath allocation affects controller delay, Proceedings of the 7th international symposium on High-level synthesis, p.158-163, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
HUANG, S. C.-Y. AND WOLF, W. H. 1994. Performance-driven synthesis in controller-datapath systems. IEEE Trans. Very Large Scale Integr. Syst. 2, 1 (Mar.), 68-80.
JAIN, R., MLINAR, M., AND PARKER, A. 1988. Area-time model for synthesis of non-pipelined designs. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '88, Santa Clara, CA, Nov.). 48-51.
KIM, T., LIU, J., AND LIU, C. 1991. A scheduling algorithm for conditional resource sharing. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA.
KOZMINSKI, K., Ed. 1992. OASIS Users Guide. MCNC, Research Triangle Park, NC.
PAULIN, P. G. AND KNIGHT, J. P. 1989. Force-directed scheduling for the beavioral synthesis of ASICs. IEEE Trans. CAD 8, 6 (June), 661-679.
PERRY, D. 1989. VHDL. McGraw-Hill, Inc., New York, NY.
C. Ramachandran , F. J. Kurdahi , D. D. Gajski , A. C.-H. Wu , V. Chaiyakul, Accurate layout area and delay modeling for system level design, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.355-361, November 1992, Santa Clara, California, USA
RAMACHANDRAN, L. AND GAJSKI, D. 1991. An algorithm for component selection in performance optimized scheduling. In Proceedings of the IEEE International Conference on Computer- Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA, 92-95.
Elke A. Rundensteiner , D. D. Gajski, Functional synthesis using area and delay optimization, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.291-296, June 08-12, 1992, Anaheim, California, USA
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
Leon Stok, False loops through resource sharing, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.345-348, November 1992, Santa Clara, California, USA
A. S. Tanenbaum, Computer networks, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
TSENG, C. AND SIEWIOREK, D 1986. Automated synthesis of data paths on digital systems. IEEE Trans. CAD 5, 3 (July), 379-395.
WAKABAYASHI, K. AND YOSHIMURA, T. 1989. A resource sharing and control synthesis method for conditional branches. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). 62-65.
Nam-Sung Woo, A global, dynamic register allocation and binding for a data path synthesis system, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.505-510, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123384]
YANG, S. 1991. Logic synthesis and optimization benchmarks, user guide version 3.0. In Proceedings of the International Workshop on Logic Synthesis. MCNC, Research Triangle Park, NC.
