{"metadata":{"externalID":"s:11VHDLParsing10VectorSizeO8RawValuea","roleHeading":"Type Alias","role":"symbol","fragments":[{"text":"typealias","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RawValue","kind":"identifier"}],"modules":[{"name":"VHDLParsing"}],"title":"VectorSize.RawValue","symbolKind":"typealias","navigatorTitle":[{"text":"RawValue","kind":"identifier"}]},"variants":[{"paths":["\/documentation\/vhdlparsing\/vectorsize\/rawvalue-swift.typealias"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize"]]},"abstract":[{"text":"The raw value is a string.","type":"text"}],"schemaVersion":{"minor":3,"patch":0,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"RawValue"},{"kind":"text","text":" = "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"}],"platforms":["Linux"]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize\/RawValue-swift.typealias"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorSize/RawValue-swift.typealias":{"abstract":[{"type":"text","text":"The raw value is a string."}],"title":"VectorSize.RawValue","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"RawValue"}],"url":"\/documentation\/vhdlparsing\/vectorsize\/rawvalue-swift.typealias","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"RawValue"}],"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize\/RawValue-swift.typealias"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"}}}