{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683949991539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683949991539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 06:53:11 2023 " "Processing started: Sat May 13 06:53:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683949991539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949991539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_olimp -c ALU_olimp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_olimp -c ALU_olimp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683949991540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683949991959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683949991959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683950000778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950000778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/clk_div.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683950000781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950000781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "src/seven_seg.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683950000783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950000783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_seg_disp.v(13) " "Verilog HDL information at seven_seg_disp.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "src/seven_seg_disp.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/seven_seg_disp.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683950000785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seven_seg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seven_seg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_disp " "Found entity 1: seven_seg_disp" {  } { { "src/seven_seg_disp.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/seven_seg_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683950000786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950000786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(12) " "Verilog HDL information at ALU.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683950000787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683950000788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 top_module.v(25) " "Verilog HDL Implicit Net warning at top_module.v(25): created implicit net for \"S1\"" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 top_module.v(25) " "Verilog HDL Implicit Net warning at top_module.v(25): created implicit net for \"S2\"" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 top_module.v(25) " "Verilog HDL Implicit Net warning at top_module.v(25): created implicit net for \"S3\"" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 top_module.v(25) " "Verilog HDL Implicit Net warning at top_module.v(25): created implicit net for \"S4\"" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 top_module.v(37) " "Verilog HDL Implicit Net warning at top_module.v(37): created implicit net for \"clk2\"" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683950000949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1 top_module.v(25) " "Verilog HDL or VHDL warning at top_module.v(25): object \"S1\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683950000962 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2 top_module.v(25) " "Verilog HDL or VHDL warning at top_module.v(25): object \"S2\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3 top_module.v(25) " "Verilog HDL or VHDL warning at top_module.v(25): object \"S3\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S4 top_module.v(25) " "Verilog HDL or VHDL warning at top_module.v(25): object \"S4\" assigned a value but never read" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(14) " "Verilog HDL assignment warning at top_module.v(14): truncated value with size 32 to match size of target (1)" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(16) " "Verilog HDL assignment warning at top_module.v(16): truncated value with size 32 to match size of target (1)" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(18) " "Verilog HDL assignment warning at top_module.v(18): truncated value with size 32 to match size of target (1)" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_module.v(20) " "Verilog HDL assignment warning at top_module.v(20): truncated value with size 32 to match size of target (1)" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950000963 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "src/top_module.v" "clk_div" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_disp seven_seg_disp:seven_seg_disp " "Elaborating entity \"seven_seg_disp\" for hierarchy \"seven_seg_disp:seven_seg_disp\"" {  } { { "src/top_module.v" "seven_seg_disp" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg_disp:seven_seg_disp\|seven_seg:seven_seg " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg_disp:seven_seg_disp\|seven_seg:seven_seg\"" {  } { { "src/seven_seg_disp.v" "seven_seg" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/seven_seg_disp.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950000990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "src/top_module.v" "ALU" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950001001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(30) " "Verilog HDL assignment warning at ALU.v(30): truncated value with size 32 to match size of target (4)" {  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950001012 "|top_module|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU.v(31) " "Verilog HDL assignment warning at ALU.v(31): truncated value with size 32 to match size of target (4)" {  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683950001012 "|top_module|ALU:ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "src/ALU.v" "Mult0" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683950001304 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683950001304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950001466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683950001467 ""}  } { { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683950001467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950001505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:ALU\|lpm_mult:Mult0\|altshift:external_latency_ffs ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "src/ALU.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/ALU.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950001531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1 VCC " "Pin \"SEG1\" is stuck at VCC" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683950001731 "|top_module|SEG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG2 VCC " "Pin \"SEG2\" is stuck at VCC" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683950001731 "|top_module|SEG2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG6 GND " "Pin \"SEG6\" is stuck at GND" {  } { { "src/top_module.v" "" { Text "D:/intelFPGA_lite/Project/ALU_olimp/src/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683950001731 "|top_module|SEG6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683950001731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683950001800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Project/ALU_olimp/output_files/ALU_olimp.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Project/ALU_olimp/output_files/ALU_olimp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950002290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683950002488 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683950002488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683950002661 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683950002661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683950002661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683950002661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683950002688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 13 06:53:22 2023 " "Processing ended: Sat May 13 06:53:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683950002688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683950002688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683950002688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683950002688 ""}
