WARNING: Default location for XILINX_VIVADO_HLS not found: 
WARNING: [Common 17-306] Update version (2017.2.1_AR70173) does not match product version (2017.2.1).
WARNING: [Common 17-306] Update version (2017.2.1_AR70069) does not match product version (2017.2.1).
WARNING: [Common 17-306] Update version (2017.2.1_AR69663) does not match product version (2017.2.1).

****** Vivado v2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

# package require struct::list
# package require struct::set
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter max_loop_limit 1000000"
# ::struct::set add vhd_files [glob *.\[vV\]\[hH\]\[dD\]]
# ::struct::set subtract vhd_files {"Fifo_1x1025_3.vhd" "Fifo_32x1025_2.vhd" "Fifo_32x16385_1.vhd" "Fifo_64x1025_0.vhd" "Memory_18x1024_2.vhd" "Memory_8x500_0.vhd"}
# read_vhdl $vhd_files
# if {[llength [glob -nocomplain *.\[xX\]\[dD\]\[cC\]]] > 0} {
#     set CoreXDCFilesFH [open CoreXDCList.txt r]
#     set xdc_files_xci [split [read $CoreXDCFilesFH] "\n"]
#     close $CoreXDCFilesFH
#     set xdc_files_all [glob *.\[xX\]\[dD\]\[cC\]]
#     set xdc_files_source [::struct::set difference $xdc_files_all $xdc_files_xci]
#     set xdc_files [read_xdc $xdc_files_source]
#     foreach xdc_file $xdc_files_xci {
#         if {[file exists $xdc_file]} {
#             lappend xdc_files [read_xdc -ref [file rootname $xdc_file] $xdc_file]
#         }
#     }
#     set_property PROCESSING_ORDER {LATE} [get_files $xdc_files]
# }
# read_edif [glob *.\[eE\]\[dD\]\[fFnN\]]
# read_checkpoint "Fifo_1x1025_3.dcp"
Command: read_checkpoint Fifo_1x1025_3.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# read_checkpoint "Fifo_32x1025_2.dcp"
Command: read_checkpoint Fifo_32x1025_2.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# read_checkpoint "Fifo_32x16385_1.dcp"
Command: read_checkpoint Fifo_32x16385_1.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# read_checkpoint "Fifo_64x1025_0.dcp"
Command: read_checkpoint Fifo_64x1025_0.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# read_checkpoint "Memory_18x1024_2.dcp"
Command: read_checkpoint Memory_18x1024_2.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# read_checkpoint "Memory_8x500_0.dcp"
Command: read_checkpoint Memory_8x500_0.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7k410tffg900-2' does not match the current project part 'xc7vx485tffg1157-1'.
# set_msg_config -id "Synth 8-3431" -suppress
# synth_design -keep_equivalent_registers -top "UsrpRioTop" -part "xc7k410tffg900-2" -flatten_hierarchy "full"
Command: synth_design -keep_equivalent_registers -top UsrpRioTop -part xc7k410tffg900-2 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 319.148 ; gain = 85.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UsrpRioTop' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:359]
	Parameter kSkipTrainingForSim bound to: 0 - type: bool 
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-3491] module 'IBUFDS_GTE2' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14622' bound to instance 'Eth1GClkBuf' of component 'IBUFDS_GTE2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:988]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14622]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14622]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-3491] module 'IBUFDS_GTE2' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14622' bound to instance 'Eth10GClkBuf' of component 'IBUFDS_GTE2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1009]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'CPRIObuf' to cell 'OBUFDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1036]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-3491] module 'IBUFDS_GTE2' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:14622' bound to instance 'CpriRefClkBuf' of component 'IBUFDS_GTE2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'IrqOutTristate' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IrqOutTristate.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IrqOutTristate.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IrqOutTristate.vhd:69]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22488' bound to instance 'IrqOutBuf' of component 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IrqOutTristate.vhd:106]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (2#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:22488]
INFO: [Synth 8-256] done synthesizing module 'IrqOutTristate' (3#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IrqOutTristate.vhd:53]
INFO: [Synth 8-638] synthesizing module 'B250StartupFsm' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:93]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUPE2x' to cell 'STARTUPE2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'B250StartupFsm' (4#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/B250StartupFsm.vhd:74]
	Parameter kSkipTrainingForSim bound to: 0 - type: bool 
	Parameter kEnableTest bound to: 0 - type: bool 
INFO: [Synth 8-637] synthesizing blackbox instance 'IoPort2Wrapperx' of component 'IoPort2Wrapper' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1236]
INFO: [Synth 8-638] synthesizing module 'ShimSwitchedLinkDmaPortIfc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:153]
	Parameter kEndpointNumber bound to: 3 - type: integer 
	Parameter kBusClkRegsBaseAddress bound to: 0 - type: integer 
	Parameter kBusClkRegsWindowSizeInBytes bound to: 393216 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShimIoPort2LvFpga' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimIoPort2LvFpga.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ShimIoPort2LvFpga' (5#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimIoPort2LvFpga.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ShimSwitchedLinkDmaPortHighSpeedSinkIfc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortHighSpeedSinkIfc.vhd:69]
	Parameter kEndpointNumber bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShimSwitchedLinkDmaPortHighSpeedSinkIfc' (6#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortHighSpeedSinkIfc.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ShimSwitchedLinkDmaPortInputIfc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortInputIfc.vhd:106]
	Parameter kEndpointNumber bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShimHandleDmaPortInputRequestAndData' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:81]
	Parameter kEndpointNumber bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShimNiDmaDataAligner' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiDmaDataAligner.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ShimNiDmaDataAligner' (7#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiDmaDataAligner.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element dStoredInputRequestToDma_reg[Request] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element dStoredInputRequestToDma_reg[Baggage] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element dStoredInputRequestToDma_reg[ByteSwap] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Request] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Space] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Channel] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Address] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Baggage] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[ByteSwap] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[Done] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element dCrntInputRequestToDma_reg[EndOfRecord] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:364]
WARNING: [Synth 8-6014] Unused sequential element FifoDecrement_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:409]
WARNING: [Synth 8-6014] Unused sequential element dInputRequestToDmaInfoForPipeline_reg[Request] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element dInputRequestToDmaInfoForPipeline_reg[Baggage] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element dInputRequestToDmaInfoForPipeline_reg[ByteSwap] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:622]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[6][DirectAccess] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[7][RequestByteLane] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[7][DirectAccess] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[8][ExtHeaderWord] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[8][RequestByteLane] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
WARNING: [Synth 8-6014] Unused sequential element dShifter_reg[8][DirectAccess] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'ShimHandleDmaPortInputRequestAndData' (8#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimHandleDmaPortInputRequestAndData.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ShimGenSwLinkPacketsAndDmaPortStatus' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimGenSwLinkPacketsAndDmaPortStatus.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element dData_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimGenSwLinkPacketsAndDmaPortStatus.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element dInputRxLcl_reg[ReadyForRead] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimGenSwLinkPacketsAndDmaPortStatus.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'ShimGenSwLinkPacketsAndDmaPortStatus' (18#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimGenSwLinkPacketsAndDmaPortStatus.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'ShimSwitchedLinkDmaPortInputIfc' (19#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortInputIfc.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ShimSwitchedLinkDmaPortOutputIfc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortOutputIfc.vhd:97]
	Parameter kEndpointNumber bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShimConvertDmaPortOutputRequestsToPackets' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimConvertDmaPortOutputRequestsToPackets.vhd:89]
	Parameter kEndpointNumber bound to: 3 - type: integer 
	Parameter kFifoDepth bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimConvertDmaPortOutputRequestsToPackets.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'ShimConvertDmaPortOutputRequestsToPackets' (20#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimConvertDmaPortOutputRequestsToPackets.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ShimNiFpgaDistributedRamFifo' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRamFifo.vhd:68]
	Parameter kWidth bound to: 8 - type: integer 
	Parameter kDepth bound to: 128 - type: integer 
	Parameter kPushThreshold bound to: 128 - type: integer 
	Parameter kPopThreshold bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShimNiFpgaDistributedRam' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRam.vhd:40]
	Parameter kDataWidth bound to: 8 - type: integer 
	Parameter kBlockSize bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRam.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ShimNiFpgaDistributedRam' (21#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRam.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ShimNiFpgaDistributedRamFifo' (22#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRamFifo.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ShimConvertResponsePacketsToDmaPortOutput' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimConvertResponsePacketsToDmaPortOutput.vhd:80]
	Parameter kEndpointNumber bound to: 3 - type: integer 
	Parameter kFifoDepth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShimConvertResponsePacketsToDmaPortOutput' (23#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimConvertResponsePacketsToDmaPortOutput.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'ShimSwitchedLinkDmaPortOutputIfc' (24#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortOutputIfc.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ShimPacketSink' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:92]
	Parameter kEndpointNumber bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element bMemorySpacePacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element bStreamSpacePacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element bReadRequestPacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element bReadResponsePacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element bWriteRequestPacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element bLinkConfigPacket_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element bOtherShimComponentsDecodes_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'ShimPacketSink' (25#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimPacketSink.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ShimChinchRegisterAccess' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchRegisterAccess.vhd:178]
	Parameter kEndpointNumber bound to: 3 - type: integer 
	Parameter kTimeout bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchRegisterAccess.vhd:437]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchRegisterAccess.vhd:675]
WARNING: [Synth 8-6014] Unused sequential element bLoadReadCompleterRegs_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchRegisterAccess.vhd:435]
INFO: [Synth 8-256] done synthesizing module 'ShimChinchRegisterAccess' (26#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchRegisterAccess.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ShimLvFpgaRegPortClockCrossing' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimLvFpgaRegPortClockCrossing.vhd:53]
	Parameter kBaseAddress bound to: 0 - type: integer 
	Parameter kWindowSizeInBytes bound to: 393216 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShimLvFpgaRegPortClockCrossing' (31#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimLvFpgaRegPortClockCrossing.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ShimChinchCommIfcArbiterBase' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchCommIfcArbiterBase.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'ShimChinchCommIfcArbiterBase' (32#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimChinchCommIfcArbiterBase.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element dReadyVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:654]
WARNING: [Synth 8-6014] Unused sequential element dLastWordVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:655]
WARNING: [Synth 8-6014] Unused sequential element dHeaderWordVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:656]
WARNING: [Synth 8-6014] Unused sequential element dDataVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:657]
WARNING: [Synth 8-6014] Unused sequential element dAcceptVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element dReadyForReadVar_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:689]
INFO: [Synth 8-256] done synthesizing module 'ShimSwitchedLinkDmaPortIfc' (33#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimSwitchedLinkDmaPortIfc.vhd:153]
WARNING: [Synth 8-5640] Port 'rderivedclkstartuperr' is missing in component declaration [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:402]
WARNING: [Synth 8-5640] Port 'rsafetoenablegatedclks' is missing in component declaration [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:402]
WARNING: [Synth 8-5640] Port 'rderivedclksvalid' is missing in component declaration [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:402]
INFO: [Synth 8-3491] module 'TheWindow' declared at 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:33' bound to instance 'TheWindowx' of component 'TheWindow' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'TheWindow' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:242]
INFO: [Synth 8-3491] module 'Fifo_32x16385_1' declared at 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x16385_1_stub.v:6' bound to instance 'FifoCommonClock1880' of component 'Fifo_32x16385_1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:2838]
INFO: [Synth 8-638] synthesizing module 'Fifo_32x16385_1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x16385_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Fifo_32x16385_1' (100#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x16385_1_stub.v:6]
INFO: [Synth 8-3491] module 'Fifo_32x1025_2' declared at 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x1025_2_stub.v:6' bound to instance 'FifoCommonClock1903' of component 'Fifo_32x1025_2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:2857]
INFO: [Synth 8-638] synthesizing module 'Fifo_32x1025_2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x1025_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Fifo_32x1025_2' (101#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x1025_2_stub.v:6]
INFO: [Synth 8-3491] module 'Fifo_32x1025_2' declared at 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x1025_2_stub.v:6' bound to instance 'FifoCommonClock1928' of component 'Fifo_32x1025_2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:2876]
INFO: [Synth 8-3491] module 'Fifo_32x1025_2' declared at 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_32x1025_2_stub.v:6' bound to instance 'FifoCommonClock1953' of component 'Fifo_32x1025_2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:2895]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (116#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'mainFPGA_VI_194' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_194.vhd:834]
INFO: [Synth 8-638] synthesizing module 'mainFPGA_VI_EdClump0CDL305162195' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump0CDL305162195.vhd:242]
INFO: [Synth 8-638] synthesizing module 'I16ToIQ_019624c' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/I16ToIQ_019624c.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'I16ToIQ_019624c' (138#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/I16ToIQ_019624c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'DetectRisingEdge_197' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectRisingEdge_197.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DetectRisingEdge_197' (139#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectRisingEdge_197.vhd:43]
INFO: [Synth 8-638] synthesizing module 'IQImpairmentsSub1Spc_219824d2ad' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQImpairmentsSub1Spc_219824d2ad.vhd:87]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_419924e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_419924e.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_419924e' (140#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_419924e.vhd:55]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_319a24f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_319a24f.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_319a24f' (141#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_319a24f.vhd:55]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_519b250' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_519b250.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_519b250' (144#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_519b250.vhd:55]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_619c251' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_619c251.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_619c251' (145#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_619c251.vhd:55]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_719d252' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_719d252.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_719d252' (148#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_719d252.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'IQImpairmentsSub1Spc_219824d2ad' (149#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQImpairmentsSub1Spc_219824d2ad.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DigitalGainSub1Spc_2f19e2532ae' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DigitalGainSub1Spc_2f19e2532ae.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DigitalGainBase_3019f2542af' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DigitalGainBase_3019f2542af.vhd:85]
INFO: [Synth 8-638] synthesizing module 'BooleanFF_311a0255' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_311a0255.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'BooleanFF_311a0255' (154#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BooleanFF_311a0255.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'DigitalGainBase_3019f2542af' (155#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DigitalGainBase_3019f2542af.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DigitalGainSub1Spc_2f19e2532ae' (156#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DigitalGainSub1Spc_2f19e2532ae.vhd:81]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorAdjustDelayRange_331a3258' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorAdjustDelayRange_331a3258.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorAdjustDelayRange_331a3258' (159#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorAdjustDelayRange_331a3258.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorResetControl_341a2257' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResetControl_341a2257.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorResetControl_341a2257' (162#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResetControl_341a2257.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a4259' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a4259.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a4259' (168#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a4259.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c2321087385' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c2321087385.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c2321087385' (171#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c2321087385.vhd:90]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorOverflowDelaySub1Spc_371a825b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorOverflowDelaySub1Spc_371a825b.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorOverflowDelaySub1Spc_371a825b' (172#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorOverflowDelaySub1Spc_371a825b.vhd:48]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorDataMemoryResetSub1Spc_1a6' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorDataMemoryResetSub1Spc_1a6.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorDataMemoryResetSub1Spc_1a6' (173#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorDataMemoryResetSub1Spc_1a6.vhd:69]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FIPB1spc2x' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FIPB1spc2x.vhd:29]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpProcBlockTopSLV' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTopSLV.vhd:62]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpProcBlockTop' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:101]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "9" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:144]
INFO: [Synth 8-638] synthesizing module 'OverclockingSyncCounter' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/OverclockingSyncCounter.vhd:92]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kCountMaxFanout bound to: 30 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/OverclockingSyncCounter.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'OverclockingSyncCounter' (174#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/OverclockingSyncCounter.vhd:92]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcBlock' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:88]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kNumProcessingUnits bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "9" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "9" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:180]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (175#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:126]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-3491] module 'DSP48E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311' bound to instance 'dsp48e_x' of component 'dsp48e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:312]
INFO: [Synth 8-638] synthesizing module 'DSP48E' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (176#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311]
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc' (177#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FractResamplerMac' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:72]
	Parameter kFirstInChain bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:85]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-3491] module 'DSP48E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311' bound to instance 'dsp48e_x' of component 'dsp48e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:230]
INFO: [Synth 8-638] synthesizing module 'DSP48E__parameterized0' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E__parameterized0' (177#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311]
INFO: [Synth 8-256] done synthesizing module 'FractResamplerMac' (178#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 1 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-3491] module 'DSP48E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311' bound to instance 'dsp48e_x' of component 'dsp48e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized0' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FractResamplerMac__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:72]
	Parameter kFirstInChain bound to: 0 - type: bool 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-3491] module 'DSP48E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:3311' bound to instance 'dsp48e_x' of component 'dsp48e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'FractResamplerMac__parameterized0' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractResamplerMac.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized0' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EQ' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:359]
INFO: [Synth 8-3491] module 'SRLC32E' declared at 'C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:43823' bound to instance 'SRLC32EI' of component 'SRLC32E' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:343]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 2 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized1' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized1' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 3 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized2' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized2' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized3' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized3' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 4 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized3' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized3' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 5 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized4' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized4' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized5' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized5' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 6 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized5' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized5' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized6' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized6' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 7 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized6' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized6' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized7' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized7' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 8 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized7' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized7' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized8' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized8' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 9 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized8' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized8' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized9' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized9' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 10 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized9' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized9' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized10' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized10' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 11 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized10' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized10' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized11' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized11' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 12 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized11' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized11' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized12' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized12' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 13 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized12' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized12' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
INFO: [Synth 8-638] synthesizing module 'FractInterpProcUnit__parameterized13' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
	Parameter kSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractInterpCoeffCalc__parameterized13' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kMacInstance bound to: 14 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sRestartCalcPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'FractInterpCoeffCalc__parameterized13' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpCoeffCalc.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcUnit__parameterized13' (179#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element GenerateProcUnitRows[0].sDraoPipe_reg[0][4] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element GenerateProcUnitRows[0].sDraoPipe_reg[0][3] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element GenerateProcUnitRows[0].sDraoPipe_reg[0][2] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element GenerateProcUnitRows[0].sDraoPipe_reg[0][1] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element GenerateProcUnitRows[0].sDraoPipe_reg[0][0] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcBlock' (180#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlock.vhd:88]
INFO: [Synth 8-638] synthesizing module 'DFlopDsp' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DFlopDsp.vhd:42]
	Parameter kResetVal bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDCPEx' to cell 'FDCPE' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DFlopDsp.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DFlopDsp' (181#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DFlopDsp.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element oDataInIndex_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcBlockTop' (182#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTop.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FractInterpProcBlockTopSLV' (183#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcBlockTopSLV.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FIPB1spc2x' (184#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FIPB1spc2x.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7' (185#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorResizeAndCalculateOverflowSub1Spc_1a9' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResizeAndCalculateOverflowSub1Spc_1a9.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorResizeAndCalculateOverflowSub1Spc_1a9' (186#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResizeAndCalculateOverflowSub1Spc_1a9.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256' (187#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IQDelay_3b8ea4bacf1ac22225d29c' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDelay_3b8ea4bacf1ac22225d29c.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'IQDelay_3b8ea4bacf1ac22225d29c' (192#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDelay_3b8ea4bacf1ac22225d29c.vhd:58]
INFO: [Synth 8-638] synthesizing module 'NCO_3a1ab25e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/NCO_3a1ab25e.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Memory_18x1024_2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Memory_18x1024_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Memory_18x1024_2' (195#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Memory_18x1024_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'NCO_3a1ab25e' (197#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/NCO_3a1ab25e.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ComplexMultiply_3c1ad25f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ComplexMultiply_3c1ad25f.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ComplexMultiply_3c1ad25f' (198#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ComplexMultiply_3c1ad25f.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1' (199#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292' (200#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292.vhd:87]
INFO: [Synth 8-638] synthesizing module 'CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293.vhd:149]
INFO: [Synth 8-638] synthesizing module 'IQDataToU32_3f1af225262' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDataToU32_3f1af225262.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'IQDataToU32_3f1af225262' (203#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDataToU32_3f1af225262.vhd:52]
INFO: [Synth 8-638] synthesizing module 'DetectRisingEdge_1b0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectRisingEdge_1b0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DetectRisingEdge_1b0' (204#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectRisingEdge_1b0.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorCalculateProcessingParameters_421b2264' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculateProcessingParameters_421b2264.vhd:73]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorCalculationCyclesPerMAC_431b3265' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculationCyclesPerMAC_431b3265.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorCalculationCyclesPerMAC_431b3265' (210#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculationCyclesPerMAC_431b3265.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorCalculateProcessingParameters_421b2264' (222#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculateProcessingParameters_421b2264.vhd:73]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorResetControl_411b4266' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorResetControl_411b4266.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorResetControl_411b4266' (223#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorResetControl_411b4266.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorSelectableDataDelaySub1Spc_45941b526e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSelectableDataDelaySub1Spc_45941b526e.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorSelectableDataDelaySub1Spc_45941b526e' (224#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSelectableDataDelaySub1Spc_45941b526e.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e813134242857' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e813134242857.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13322353266' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13322353266.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13322353266' (225#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13322353266.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubPara694787866' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara694787866.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubPara694787866' (226#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara694787866.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093' (227#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e813134242857' (228#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e813134242857.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.vhd:92]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorDistributerSub1Spc_4b1bc26d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDistributerSub1Spc_4b1bc26d.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorDistributerSub1Spc_4b1bc26d' (230#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDistributerSub1Spc_4b1bc26d.vhd:61]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorDistributerSub1Spc_4c1bb26c' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDistributerSub1Spc_4c1bb26c.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorDistributerSub1Spc_4c1bb26c' (231#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDistributerSub1Spc_4c1bb26c.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b' (232#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.vhd:92]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397.vhd:121]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FDPB1spc2x2pb' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FDPB1spc2x2pb.vhd:41]
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kNumProcBlocks bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlockTopSLV' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:91]
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kNumProcBlocks bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlockTop' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:88]
	Parameter kNumProcBlocks bound to: 2 - type: integer 
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:131]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "6" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:153]
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlock' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:79]
	Parameter kNumProcBlocks bound to: 2 - type: integer 
	Parameter kDataInArySize bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "8" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:106]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FractDecDataDelay' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:81]
	Parameter kNumDataBuffers bound to: 2 - type: integer 
	Parameter kDataArySize bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecSrl256Bool' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecSrl256Bool.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecSrl256Bool.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecSrl256Bool.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'FractDecSrl256Bool' (233#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecSrl256Bool.vhd:47]
INFO: [Synth 8-638] synthesizing module 'FractDecDataMemory' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:85]
	Parameter kIncrementWrAddPointer bound to: 0 - type: bool 
	Parameter kDataInArySize bound to: 1 - type: integer 
	Parameter kDataOutArySize bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FractDecBramSdp' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecBramSdp.vhd:64]
	Parameter kDataArySize bound to: 1 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'RAMB18SDP' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:42167]
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAMB18SDP' (234#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:42167]
INFO: [Synth 8-256] done synthesizing module 'FractDecBramSdp' (235#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecBramSdp.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element sMemOffset_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element sMemOffsetPipe0_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element sMemOffsetPipe1_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'FractDecDataMemory' (236#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element GenDataBuffRd[1].sReadEnable_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element GenDataBuffRd[1].sReadEnLatch_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element GenDataBuffRd[0].sReadEnable_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element GenDataBuffRd[0].sReadEnLatch_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'FractDecDataDelay' (237#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataDelay.vhd:81]
INFO: [Synth 8-638] synthesizing module 'FractDecProcUnit' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
	Parameter kDataInArySize bound to: 1 - type: integer 
	Parameter kFirstInChain bound to: 1 - type: bool 
	Parameter kCoeffMemInstance bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:110]
INFO: [Synth 8-638] synthesizing module 'FractDecProcUnitControl' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcUnitControl' (238#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:80]
INFO: [Synth 8-638] synthesizing module 'FractDecCoeffCalc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
	Parameter kCoeffMemInstance bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:101]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'FractDecCoeffCalc' (239#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FractDecDataMemory__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:85]
	Parameter kIncrementWrAddPointer bound to: 1 - type: bool 
	Parameter kDataInArySize bound to: 1 - type: integer 
	Parameter kDataOutArySize bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sMemOffset_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element sMemOffsetPipe0_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:261]
WARNING: [Synth 8-6014] Unused sequential element sMemOffsetPipe1_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'FractDecDataMemory__parameterized0' (239#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecDataMemory.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcUnit' (240#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FractDecProcUnit__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
	Parameter kDataInArySize bound to: 1 - type: integer 
	Parameter kFirstInChain bound to: 0 - type: bool 
	Parameter kCoeffMemInstance bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecCoeffCalc__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
	Parameter kCoeffMemInstance bound to: 1 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'FractDecCoeffCalc__parameterized0' (240#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcUnit__parameterized0' (240#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FractDecProcUnit__parameterized1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
	Parameter kDataInArySize bound to: 1 - type: integer 
	Parameter kFirstInChain bound to: 0 - type: bool 
	Parameter kCoeffMemInstance bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecCoeffCalc__parameterized1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
	Parameter kCoeffMemInstance bound to: 2 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: 0 - type: bool 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'FractDecCoeffCalc__parameterized1' (240#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecCoeffCalc.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcUnit__parameterized1' (240#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnit.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlock' (241#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element GenOverclkDataOut[1].oAccumOutValidPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element GenOverclkDataOut[0].oAccumOutValidPipe_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:433]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlockTop' (242#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:88]
WARNING: [Synth 8-3848] Net sAccumOutISigned[2] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[2] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[3] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[3] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[4] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[4] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[5] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[5] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[6] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[6] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[7] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[7] in module/entity FractDecProcBlockTopSLV does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlockTopSLV' (243#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'FDPB1spc2x2pb' (244#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FDPB1spc2x2pb.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495' (245#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorOverflowDelaySub1Spc_1c0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorOverflowDelaySub1Spc_1c0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorOverflowDelaySub1Spc_1c0' (246#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorOverflowDelaySub1Spc_1c0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorOutputScaleSub1Spc_1c1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorOutputScaleSub1Spc_1c1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorOutputScaleSub1Spc_1c1' (247#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorOutputScaleSub1Spc_1c1.vhd:71]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274' (248#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699' (249#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606' (250#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589' (251#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4150524210' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4150524210.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FDPB1spc2x1p' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FDPB1spc2x1p.vhd:36]
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kNumProcBlocks bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlockTopSLV__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:91]
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
	Parameter kNumProcBlocks bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlockTop__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:88]
	Parameter kNumProcBlocks bound to: 1 - type: integer 
	Parameter kInputSamplesPerCycle bound to: 1 - type: integer 
	Parameter kOverclockFactor bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FractDecProcBlock__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:79]
	Parameter kNumProcBlocks bound to: 1 - type: integer 
	Parameter kDataInArySize bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlock__parameterized0' (251#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlock.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlockTop__parameterized0' (251#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTop.vhd:88]
WARNING: [Synth 8-3848] Net sAccumOutISigned[1] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[1] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[2] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[2] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[3] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[3] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[4] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[4] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[5] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[5] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[6] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[6] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
WARNING: [Synth 8-3848] Net sAccumOutISigned[7] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:100]
WARNING: [Synth 8-3848] Net sAccumOutQSigned[7] in module/entity FractDecProcBlockTopSLV__parameterized0 does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'FractDecProcBlockTopSLV__parameterized0' (251#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcBlockTopSLV.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'FDPB1spc2x1p' (252#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FDPB1spc2x1p.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4150524210' (253#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4150524210.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726' (254#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu1490623776' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu1490623776.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu1490623776' (255#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu1490623776.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008' (256#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348' (257#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348.vhd:55]
INFO: [Synth 8-638] synthesizing module 'SynchronousLatch_1cd' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_1cd.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'SynchronousLatch_1cd' (258#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_1cd.vhd:47]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorDataRegisterSubIQData_5b1ce27d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDataRegisterSubIQData_5b1ce27d.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorDataRegisterSubIQData_5b1ce27d' (259#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDataRegisterSubIQData_5b1ce27d.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Fifo_1x1025_3' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_1x1025_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Fifo_1x1025_3' (260#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_1x1025_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b' (261#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e' (262#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397' (263#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263' (264#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263.vhd:95]
INFO: [Synth 8-638] synthesizing module 'DelayLineOp511Cp_1d0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DelayLineOp511Cp_1d0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'DelayLineOp511Cp_1d0' (265#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DelayLineOp511Cp_1d0.vhd:55]
INFO: [Synth 8-638] synthesizing module 'U32ToIQData_5d1d127f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/U32ToIQData_5d1d127f.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'U32ToIQData_5d1d127f' (266#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/U32ToIQData_5d1d127f.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorResetControl_1d4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResetControl_1d4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorResetControl_1d4' (267#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorResetControl_1d4.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorAdjustDelayRange_5f1d3281' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorAdjustDelayRange_5f1d3281.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorAdjustDelayRange_5f1d3281' (268#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorAdjustDelayRange_5f1d3281.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf' (269#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd348700566' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd348700566.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd348700566' (270#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd348700566.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be' (271#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293' (272#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293.vhd:149]
INFO: [Synth 8-638] synthesizing module 'FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IQDelay_3b1d9229285' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDelay_3b1d9229285.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'IQDelay_3b1d9229285' (274#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQDelay_3b1d9229285.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0' (275#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'IQToI16_661e328f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQToI16_661e328f.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'IQToI16_661e328f' (276#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQToI16_661e328f.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorAdjustDelay_651db289' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAdjustDelay_651db289.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorAdjustDelay_651db289' (277#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAdjustDelay_651db289.vhd:47]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorCalculateProcessingParameters_641dc288' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculateProcessingParameters_641dc288.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorCalculateProcessingParameters_641dc288' (278#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorCalculateProcessingParameters_641dc288.vhd:73]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorResetControl_631dd287' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorResetControl_631dd287.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorResetControl_631dd287' (279#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorResetControl_631dd287.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorSelectableDataDelaySub1Spc_451de22b28d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSelectableDataDelaySub1Spc_451de22b28d.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorSelectableDataDelaySub1Spc_451de22b28d' (280#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSelectableDataDelaySub1Spc_451de22b28d.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb1588160910' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb1588160910.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13658396785' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13658396785.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13658396785' (281#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13658396785.vhd:60]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubPara1912124843' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara1912124843.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorFractionalAccumulatorSub1SpcSubPara1912124843' (282#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara1912124843.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb1588160910' (283#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb1588160910.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610' (284#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547' (285#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547.vhd:95]
INFO: [Synth 8-638] synthesizing module 'IQToI16_661e322e290' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQToI16_661e322e290.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'IQToI16_661e322e290' (287#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IQToI16_661e322e290.vhd:56]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mainFPGA_VI_EdClump0CDL305162195' (294#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump0CDL305162195.vhd:242]
INFO: [Synth 8-638] synthesizing module 'mainFPGA_VI_EdClump1CDL55716121d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump1CDL55716121d.vhd:92]
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element Ref_I_fix_1d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element Ref_Q_fix_1d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element Ref_I_fix_2d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element Ref_Q_fix_2d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element Ref_I_fix_3d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element Ref_Q_fix_3d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element Ref_I_fix_4d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element Ref_Q_fix_4d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element Ref_I_fix_last_d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element Ref_Q_fix_last_d_reg was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element UU_I_reg[0] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element UU_Q_reg[0] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[0] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[1] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[2] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[3] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[4] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[5] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[6] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[7] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[8] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[9] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[10] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element I_Temp_reg[11] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[0] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[1] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[2] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[3] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[4] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element Q_Temp_reg[5] was removed.  [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:321]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'TOP' (295#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TOP.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mainFPGA_VI_EdClump1CDL55716121d' (296#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump1CDL55716121d.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mainFPGA_VI_EdClump2CDL69819321e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump2CDL69819321e.vhd:319]
INFO: [Synth 8-638] synthesizing module 'DetectFallingEdge_21f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectFallingEdge_21f.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DetectFallingEdge_21f' (297#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectFallingEdge_21f.vhd:43]
INFO: [Synth 8-638] synthesizing module 'SynchronousLatch_220' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_220.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'SynchronousLatch_220' (298#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_220.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mainFPGA_VI_EdClump2CDL69819321e' (299#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump2CDL69819321e.vhd:319]
INFO: [Synth 8-638] synthesizing module 'mainFPGA_VI_EdClump3CDL8881741e4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump3CDL8881741e4.vhd:915]
INFO: [Synth 8-638] synthesizing module 'Process_86789e110011f1751e522f231' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Process_86789e110011f1751e522f231.vhd:90]
INFO: [Synth 8-638] synthesizing module 'RetrieveInstructionFromHost_91011e6' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RetrieveInstructionFromHost_91011e6.vhd:61]
INFO: [Synth 8-638] synthesizing module 'DecodeInstruction_1e7' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DecodeInstruction_1e7.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DecodeInstruction_1e7' (301#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DecodeInstruction_1e7.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'RetrieveInstructionFromHost_91011e6' (302#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RetrieveInstructionFromHost_91011e6.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ProcessInstruction_A688ae21201431e823023224724824a' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ProcessInstruction_A688ae21201431e823023224724824a.vhd:98]
INFO: [Synth 8-638] synthesizing module 'WriteNotifyHostCmd_1ec' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteNotifyHostCmd_1ec.vhd:55]
INFO: [Synth 8-638] synthesizing module 'WriteHandshake_1ea' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteHandshake_1ea.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'WriteHandshake_1ea' (303#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteHandshake_1ea.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'WriteNotifyHostCmd_1ec' (304#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteNotifyHostCmd_1ec.vhd:55]
INFO: [Synth 8-638] synthesizing module 'SynchronousLatch_1eb' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_1eb.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'SynchronousLatch_1eb' (305#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SynchronousLatch_1eb.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteHostRegisterReadCmd_1e9' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteHostRegisterReadCmd_1e9.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'WriteHostRegisterReadCmd_1e9' (306#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteHostRegisterReadCmd_1e9.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'ProcessInstruction_A688ae21201431e823023224724824a' (307#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ProcessInstruction_A688ae21201431e823023224724824a.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'Process_86789e110011f1751e522f231' (308#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Process_86789e110011f1751e522f231.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Registers_B691021441761ed233' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_B691021441761ed233.vhd:795]
INFO: [Synth 8-638] synthesizing module 'Registers_C6a1031451771ee236' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_C6a1031451771ee236.vhd:458]
INFO: [Synth 8-638] synthesizing module 'GlobalRegisters_111041461781f1237' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GlobalRegisters_111041461781f1237.vhd:122]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GlobalRegisters_111041461781f1237.vhd:342]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GlobalRegisters_111041461781f1237.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'GlobalRegisters_111041461781f1237' (310#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GlobalRegisters_111041461781f1237.vhd:122]
INFO: [Synth 8-638] synthesizing module 'IdentificationRegisters_121ef238' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IdentificationRegisters_121ef238.vhd:58]
INFO: [Synth 8-638] synthesizing module 'RegisterAddressToIdentificationRegister_1f0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToIdentificationRegister_1f0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RegisterAddressToIdentificationRegister_1f0' (311#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToIdentificationRegister_1f0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'IdentificationRegisters_121ef238' (312#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IdentificationRegisters_121ef238.vhd:58]
INFO: [Synth 8-638] synthesizing module 'BoardRegisters2_106b1051471791f2239' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BoardRegisters2_106b1051471791f2239.vhd:282]
INFO: [Synth 8-638] synthesizing module 'RegisterAddressToBoardRegister_1f3' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToBoardRegister_1f3.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'RegisterAddressToBoardRegister_1f3' (313#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToBoardRegister_1f3.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DetectFallingEdge_1f4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectFallingEdge_1f4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DetectFallingEdge_1f4' (314#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DetectFallingEdge_1f4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'BoardRegisters2_106b1051471791f2239' (315#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/BoardRegisters2_106b1051471791f2239.vhd:282]
INFO: [Synth 8-638] synthesizing module 'RadioRegisters_F10614817a1f523a' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_F10614817a1f523a.vhd:129]
INFO: [Synth 8-638] synthesizing module 'RegisterAddressToRadioRegister_1f6' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToRadioRegister_1f6.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RegisterAddressToRadioRegister_1f6' (316#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToRadioRegister_1f6.vhd:53]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_F10614817a1f523a.vhd:824]
INFO: [Synth 8-638] synthesizing module 'CountDownU8_E1f723b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountDownU8_E1f723b.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CountDownU8_E1f723b' (317#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountDownU8_E1f723b.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_F10614817a1f523a.vhd:1478]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_F10614817a1f523a.vhd:1509]
INFO: [Synth 8-256] done synthesizing module 'RadioRegisters_F10614817a1f523a' (318#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_F10614817a1f523a.vhd:129]
INFO: [Synth 8-638] synthesizing module 'RadioRegisters_D10714917b1f823c' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_D10714917b1f823c.vhd:129]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_D10714917b1f823c.vhd:824]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_D10714917b1f823c.vhd:1478]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_D10714917b1f823c.vhd:1509]
INFO: [Synth 8-256] done synthesizing module 'RadioRegisters_D10714917b1f823c' (319#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RadioRegisters_D10714917b1f823c.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ReadCompletionMuxOp5InputsCp_131f923d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp5InputsCp_131f923d.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ReadCompletionMuxOp5InputsCp_131f923d' (320#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp5InputsCp_131f923d.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Registers_C6a1031451771ee236' (321#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_C6a1031451771ee236.vhd:458]
INFO: [Synth 8-638] synthesizing module 'GPSRegisters_1410814a17c1fa23e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSRegisters_1410814a17c1fa23e.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RegisterAddressToGPSRegister_1ff' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToGPSRegister_1ff.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'RegisterAddressToGPSRegister_1ff' (322#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToGPSRegister_1ff.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ReadCompletionMuxOp2InputsCp_19204243' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp2InputsCp_19204243.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ReadCompletionMuxOp2InputsCp_19204243' (323#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp2InputsCp_19204243.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Memory_8x500_0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Memory_8x500_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Memory_8x500_0' (324#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Memory_8x500_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DLatchU16_17201241' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DLatchU16_17201241.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'DLatchU16_17201241' (325#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DLatchU16_17201241.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b.vhd:636]
INFO: [Synth 8-638] synthesizing module 'CountUpU16_200' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountUpU16_200.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CountUpU16_200' (326#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountUpU16_200.vhd:47]
INFO: [Synth 8-638] synthesizing module 'DLatchU16_18202242' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DLatchU16_18202242.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'DLatchU16_18202242' (327#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DLatchU16_18202242.vhd:51]
INFO: [Synth 8-638] synthesizing module 'GPSPackData_1fe' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSPackData_1fe.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'GPSPackData_1fe' (328#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSPackData_1fe.vhd:59]
INFO: [Synth 8-638] synthesizing module 'CountDownU16_203' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountDownU16_203.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CountDownU16_203' (329#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountDownU16_203.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b' (330#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b.vhd:87]
INFO: [Synth 8-638] synthesizing module 'GPSSerialDataCapture_156c10914b17d1fb23f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSSerialDataCapture_156c10914b17d1fb23f.vhd:92]
INFO: [Synth 8-638] synthesizing module 'CountUpU32_1fc' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountUpU32_1fc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CountUpU32_1fc' (331#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/CountUpU32_1fc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'GPSSerialDataCapture_156c10914b17d1fb23f' (332#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSSerialDataCapture_156c10914b17d1fb23f.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'GPSRegisters_1410814a17c1fa23e' (334#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/GPSRegisters_1410814a17c1fa23e.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Registers_1a6e10b14d17f205244' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_1a6e10b14d17f205244.vhd:186]
INFO: [Synth 8-638] synthesizing module 'RegisterAddressToSynchronizationRegister_206' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToSynchronizationRegister_206.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'RegisterAddressToSynchronizationRegister_206' (335#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/RegisterAddressToSynchronizationRegister_206.vhd:60]
INFO: [Synth 8-638] synthesizing module 'WriteMaster_256f10c14e180211' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMaster_256f10c14e180211.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteMaster_256f10c14e180211' (336#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMaster_256f10c14e180211.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMaster_1b7010d14f181207' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMaster_1b7010d14f181207.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMaster_1b7010d14f181207' (337#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMaster_1b7010d14f181207.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteMeasDotEnable_267110e150182212' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotEnable_267110e150182212.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteMeasDotEnable_267110e150182212' (338#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotEnable_267110e150182212.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotEnable_1c7210f151183208' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotEnable_1c7210f151183208.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotEnable_1c7210f151183208' (339#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotEnable_1c7210f151183208.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotReady_1d73110152184209' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotReady_1d73110152184209.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotReady_1d73110152184209' (340#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotReady_1d73110152184209.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteMeasDotReset_2774111153185213' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotReset_2774111153185213.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteMeasDotReset_2774111153185213' (341#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotReset_2774111153185213.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotReset_1e7511215418620a' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotReset_1e7511215418620a.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotReset_1e7511215418620a' (342#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotReset_1e7511215418620a.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteMeasDotArm_2876113155187214' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotArm_2876113155187214.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteMeasDotArm_2876113155187214' (343#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteMeasDotArm_2876113155187214.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotArm_1f7711415618820b' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotArm_1f7711415618820b.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotArm_1f7711415618820b' (344#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotArm_1f7711415618820b.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotValid_207811515718920c' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotValid_207811515718920c.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotValid_207811515718920c' (345#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotValid_207811515718920c.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotValue_217911615818a20d' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotValue_217911615818a20d.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotValue_217911615818a20d' (346#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotValue_217911615818a20d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadMeasDotOversampleFactor_227a11715918b20e' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotOversampleFactor_227a11715918b20e.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadMeasDotOversampleFactor_227a11715918b20e' (347#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadMeasDotOversampleFactor_227a11715918b20e.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteCptrDotAdjust_297b11815a18c215' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteCptrDotAdjust_297b11815a18c215.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteCptrDotAdjust_297b11815a18c215' (348#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteCptrDotAdjust_297b11815a18c215.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadCptrDotAdjust_237c11915b18d20f' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCptrDotAdjust_237c11915b18d20f.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadCptrDotAdjust_237c11915b18d20f' (349#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCptrDotAdjust_237c11915b18d20f.vhd:47]
INFO: [Synth 8-638] synthesizing module 'WriteCptrDotPeriod_2a7d11a15c18e216' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteCptrDotPeriod_2a7d11a15c18e216.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WriteCptrDotPeriod_2a7d11a15c18e216' (350#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WriteCptrDotPeriod_2a7d11a15c18e216.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ReadCptrDotPeriod_247e11b15d18f210' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCptrDotPeriod_247e11b15d18f210.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ReadCptrDotPeriod_247e11b15d18f210' (351#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCptrDotPeriod_247e11b15d18f210.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Registers_1a6e10b14d17f205244' (352#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_1a6e10b14d17f205244.vhd:186]
INFO: [Synth 8-638] synthesizing module 'TimeRegisterBus_2b7f11c15e190217245' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TimeRegisterBus_2b7f11c15e190217245.vhd:138]
INFO: [Synth 8-638] synthesizing module 'AddressToTimeRegister_218' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/AddressToTimeRegister_218.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'AddressToTimeRegister_218' (353#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/AddressToTimeRegister_218.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'TimeRegisterBus_2b7f11c15e190217245' (354#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TimeRegisterBus_2b7f11c15e190217245.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FutureEventRegisterBus_2c8111d15f191219235' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FutureEventRegisterBus_2c8111d15f191219235.vhd:110]
INFO: [Synth 8-638] synthesizing module 'AddressToFutureEventRegister_21a' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/AddressToFutureEventRegister_21a.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'AddressToFutureEventRegister_21a' (355#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/AddressToFutureEventRegister_21a.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FutureEventRegisterBus_2c8111d15f191219235' (356#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FutureEventRegisterBus_2c8111d15f191219235.vhd:110]
INFO: [Synth 8-638] synthesizing module 'FutureEventRegisterBus_2d8011e16019221b234' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FutureEventRegisterBus_2d8011e16019221b234.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'FutureEventRegisterBus_2d8011e16019221b234' (357#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FutureEventRegisterBus_2d8011e16019221b234.vhd:110]
INFO: [Synth 8-638] synthesizing module 'ReadCompletionMuxOp6InputsCp_2e21c246' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp6InputsCp_2e21c246.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ReadCompletionMuxOp6InputsCp_2e21c246' (358#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ReadCompletionMuxOp6InputsCp_2e21c246.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'Registers_B691021441761ed233' (359#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Registers_B691021441761ed233.vhd:795]
INFO: [Synth 8-256] done synthesizing module 'mainFPGA_VI_EdClump3CDL8881741e4' (360#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_EdClump3CDL8881741e4.vhd:915]
INFO: [Synth 8-256] done synthesizing module 'mainFPGA_VI_194' (361#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/mainFPGA_VI_194.vhd:834]
INFO: [Synth 8-638] synthesizing module 'Fifo_64x1025_0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_64x1025_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Fifo_64x1025_0' (362#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/realtime/Fifo_64x1025_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TheWindow' (365#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/TheWindow.vhd:242]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IoReadyOutBuf' to cell 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'IoPort2Restart' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:99]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IoPort2RestartIoBuf' to cell 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'IoPort2Restart' (366#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoPort2Restart.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Clocking' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:164]
	Parameter kClksToWaitPipeEmpty bound to: 6 - type: integer 
	Parameter kClksToWaitBeforeAsyncReset bound to: 6 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'RefClkIBufg' to cell 'IBUFGDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:228]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IoRefClkIbufg' to cell 'IBUFG' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:240]
INFO: [Synth 8-113] binding component instance 'BusClkBufg' to cell 'BUFG' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:246]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'Clk40Mmcm' to cell 'MMCME2_ADV' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:269]
INFO: [Synth 8-638] synthesizing module 'FilterPllLocked' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FilterPllLocked.vhd:67]
	Parameter kPllLockTimeNs bound to: 100000.000000 - type: float 
	Parameter kClkPeriodNs bound to: 8.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SafeStart' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SafeStart.vhd:58]
	Parameter kResetVal bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SafeStart' (367#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/SafeStart.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FilterPllLocked' (368#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FilterPllLocked.vhd:67]
INFO: [Synth 8-638] synthesizing module 'WrapBufg' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WrapBufg.vhd:54]
	Parameter kEnableByDefault bound to: 0 - type: bool 
	Parameter kIgnore bound to: 0 - type: bool 
	Parameter kEnableIsAsync bound to: 1 - type: bool 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:661]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: 0 - type: bool 
	Parameter PRESELECT_I1 bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (369#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'WrapBufg' (370#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/WrapBufg.vhd:54]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'FpgaClkIbufg' to cell 'IBUFGDS_DIFF_OUT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:520]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'RadioClockDdr' to cell 'IDDR' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:533]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.333000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 97.500000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 1 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'RadioClkMmcm' to cell 'MMCME2_ADV' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:662]
INFO: [Synth 8-113] binding component instance 'RadioClkMmcmFeedbackBufg' to cell 'BUFG' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'Clocking' (371#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Clocking.vhd:164]
INFO: [Synth 8-638] synthesizing module 'UsrpIoDelays' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpIoDelays.vhd:61]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 1 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X1Y0 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 0 - type: bool 
	Parameter kUseExternalResetOnly bound to: 1 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:16506]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (372#1) [C:/NIFPGA/programs/Vivado2017_2/scripts/rt/data/unisim_comp.v:16506]
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper__parameterized0' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 0 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X1Y2 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 1 - type: bool 
	Parameter kUseExternalResetOnly bound to: 0 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper__parameterized0' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper__parameterized1' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 0 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X0Y3 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 1 - type: bool 
	Parameter kUseExternalResetOnly bound to: 0 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper__parameterized1' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper__parameterized2' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 0 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X0Y4 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 1 - type: bool 
	Parameter kUseExternalResetOnly bound to: 0 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper__parameterized2' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper__parameterized3' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 0 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X0Y5 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 1 - type: bool 
	Parameter kUseExternalResetOnly bound to: 0 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper__parameterized3' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-638] synthesizing module 'IoDelayControlWrapper__parameterized4' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
	Parameter kInsertControl bound to: 0 - type: bool 
	Parameter kLocationConstraint bound to: IDELAYCTRL_X0Y6 - type: string 
	Parameter kUsePllLockToResetCtrl bound to: 1 - type: bool 
	Parameter kUseExternalResetOnly bound to: 0 - type: bool 
	Parameter kCounterWidth bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IoDelayControlWrapper__parameterized4' (373#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/IoDelayControlWrapper.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'UsrpIoDelays' (374#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpIoDelays.vhd:61]
INFO: [Synth 8-638] synthesizing module 'EttusAfeWrapper' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/EttusAfeWrapper.vhd:172]
	Parameter kSimulating bound to: 0 - type: bool 
INFO: [Synth 8-637] synthesizing blackbox instance 'B250Afe_x' of component 'B250Afe' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/EttusAfeWrapper.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'EttusAfeWrapper' (375#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/EttusAfeWrapper.vhd:172]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DbDacIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:1997]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2044]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db0RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2051]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1TxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2058]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'Db1RxIoBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2065]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'FrontPanelGpioBuf' to cell 'IOBUF' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2083]
INFO: [Synth 8-637] synthesizing blackbox instance 'AdcDacInterfacesx' of component 'AdcDacInterfaces' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2160]
INFO: [Synth 8-637] synthesizing blackbox instance 'FixedLogicx' of component 'FixedLogic' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:2227]
INFO: [Synth 8-638] synthesizing module 'DramBank' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:115]
	Parameter kBankNumber bound to: 0 - type: integer 
	Parameter kInsertBank bound to: 0 - type: bool 
	Parameter kSimulating bound to: 0 - type: bool 
	Parameter kSimulating bound to: 0 - type: bool 
INFO: [Synth 8-637] synthesizing blackbox instance 'DramClocking' of component 'Infrastructure' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:252]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DQSBuf' to cell 'IOBUFDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:584]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DMBuf' to cell 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:596]
INFO: [Synth 8-113] binding component instance 'DmPulldown' to cell 'PULLDOWN' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:603]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DQSBuf' to cell 'IOBUFDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:584]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DMBuf' to cell 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:596]
INFO: [Synth 8-113] binding component instance 'DmPulldown' to cell 'PULLDOWN' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:603]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DQSBuf' to cell 'IOBUFDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:584]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DMBuf' to cell 'OBUFT' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:596]
INFO: [Synth 8-113] binding component instance 'DmPulldown' to cell 'PULLDOWN' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:603]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'DQSBuf' to cell 'IOBUFDS' [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:584]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'DramBank' (376#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/DramBank.vhd:115]
WARNING: [Synth 8-3848] Net aSfp1Tx_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:304]
WARNING: [Synth 8-3848] Net aSfp1Tx_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:305]
WARNING: [Synth 8-3848] Net aSfp2Tx_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:317]
WARNING: [Synth 8-3848] Net aSfp2Tx_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:318]
WARNING: [Synth 8-3848] Net aLvSfp1Rx_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:730]
WARNING: [Synth 8-3848] Net aLvSfp1Rx_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:729]
WARNING: [Synth 8-3848] Net aLvSfp2Rx_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:740]
WARNING: [Synth 8-3848] Net aLvSfp2Rx_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:739]
WARNING: [Synth 8-3848] Net aLvSfp1TxFault in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:735]
WARNING: [Synth 8-3848] Net aLvSfp1Present_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:726]
WARNING: [Synth 8-3848] Net aLvSfp1RxLOS in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:731]
WARNING: [Synth 8-3848] Net aLvSfp2TxFault in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:745]
WARNING: [Synth 8-3848] Net aLvSfp2Present_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:736]
WARNING: [Synth 8-3848] Net aLvSfp2RxLOS in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:741]
WARNING: [Synth 8-3848] Net LvEth10GRefClk_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:826]
WARNING: [Synth 8-3848] Net LvEth10GRefClk_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:825]
WARNING: [Synth 8-3848] Net LvEth1GRefClk_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:828]
WARNING: [Synth 8-3848] Net LvEth1GRefClk_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:827]
WARNING: [Synth 8-3848] Net LvCpriRefClk_p in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:824]
WARNING: [Synth 8-3848] Net LvCpriRefClk_n in module/entity UsrpRioTop does not have driver. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:823]
INFO: [Synth 8-256] done synthesizing module 'UsrpRioTop' (377#1) [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.vhd:359]
WARNING: [Synth 8-3917] design UsrpRioTop has port aClockDistrSync driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedAct_n[2] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedAct_n[1] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedLink_n[2] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedLink_n[1] driven by constant 1
WARNING: [Synth 8-3331] design DramBank has unconnected port bDiagramReset
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[11]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[10]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[9]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[8]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[7]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[6]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[5]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[4]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[3]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[2]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[1]
WARNING: [Synth 8-3331] design DramBank has unconnected port bTemperature[0]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoWrEn
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[255]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[254]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[253]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[252]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[251]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[250]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[249]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[248]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[247]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[246]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[245]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[244]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[243]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[242]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[241]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[240]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[239]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[238]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[237]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[236]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[235]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[234]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[233]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[232]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[231]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[230]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[229]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[228]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[227]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[226]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[225]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[224]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[223]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[222]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[221]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[220]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[219]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[218]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[217]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[216]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[215]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[214]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[213]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[212]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[211]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[210]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[209]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[208]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[207]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[206]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[205]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[204]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[203]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[202]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[201]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[200]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[199]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[198]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[197]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[196]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[195]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[194]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[193]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[192]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[191]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[190]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[189]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[188]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[187]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[186]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[185]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[184]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[183]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[182]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[181]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[180]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[179]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[178]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[177]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[176]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[175]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[174]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[173]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[172]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[171]
WARNING: [Synth 8-3331] design DramBank has unconnected port dDramWrFifoDataIn[170]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 982.934 ; gain = 748.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 982.934 ; gain = 748.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 17679 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop128/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop129/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop142/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop143/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop96/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop97/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c232108738593/NiFpgaFxpDsp48eTop57/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop153/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop155/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop250/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop252/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop254/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FractionalDecimatorCalculationCyclesPerMAC_431b3265683/NiFpgaFxpDsp48eTop56/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFxpDsp48eTop677/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/NiFpgaFxpDsp48eTop76/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop153/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop155/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FractionalDecimatorCalculationCyclesPerMAC_431b3265694/NiFpgaFxpDsp48eTop56/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/NiFpgaFxpDsp48eTop688/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiFpgaFxpDsp48eTop257/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara191212484395/NiFpgaFxpDsp48eTop237/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909396/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909397/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'CEMULTCARRYIN' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp49/Fifo_1x1025_3_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp49/Fifo_1x1025_3_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp49/Fifo_1x1025_3_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp49/Fifo_1x1025_3_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1903'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1903'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1928'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1928'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1953'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp51/Fifo_32x1025_2_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1953'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp53/Fifo_32x16385_1_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1880'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp53/Fifo_32x16385_1_in_context.xdc] for cell 'TheWindowx/FifoCommonClock1880'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp55/Fifo_64x1025_0_in_context.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp55/Fifo_64x1025_0_in_context.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp55/Fifo_64x1025_0_in_context.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp55/Fifo_64x1025_0_in_context.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp57/Memory_18x1024_2_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp57/Memory_18x1024_2_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp57/Memory_18x1024_2_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/MemoryRom527'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp57/Memory_18x1024_2_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/MemoryRom527'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp59/Memory_8x500_0_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/GPSRegisters_1410814a17c1fa23e678/MemoryRam406'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp59/Memory_8x500_0_in_context.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/GPSRegisters_1410814a17c1fa23e678/MemoryRam406'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:137]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:180]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ *IoPort2Wrapperx/TxClockGenx/TxUseMmcm.TxMmcm/CLKOUT0}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
WARNING: [Vivado 12-646] clock 'IoPort2TxClock' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:399]
WARNING: [Vivado 12-646] clock 'IoPort2TxClock' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:400]
WARNING: [Vivado 12-646] clock 'IoPort2TxClock' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:401]
WARNING: [Vivado 12-646] clock 'IoPort2TxClock' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:402]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Adc0Interface/ClockGenBlock.AdcClkMmcm/CLKOUT1'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:471]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Adc0Interface/ClockGenBlock.AdcClkMmcm/CLKOUT2'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:472]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Adc1Interface/ClockGenBlock.AdcClkMmcm/CLKOUT1'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:473]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Adc1Interface/ClockGenBlock.AdcClkMmcm/CLKOUT2'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:474]
WARNING: [Vivado 12-2489] -period contains time 4.166500 which will be rounded to 4.167 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Dac0Interface/DciDdrGen.DacDciDdr/Q'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:713]
WARNING: [Vivado 12-508] No pins matched 'AdcDacInterfacesx/Dac1Interface/DciDdrGen.DacDciDdr/Q'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:718]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:758]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:759]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:760]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:761]
WARNING: [Vivado 12-646] clock 'Dac0DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:782]
WARNING: [Vivado 12-646] clock 'Dac0DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:783]
WARNING: [Vivado 12-646] clock 'Dac0DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:784]
WARNING: [Vivado 12-646] clock 'Dac0DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:785]
WARNING: [Vivado 12-646] clock 'Dac1DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:787]
WARNING: [Vivado 12-646] clock 'Dac1DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:788]
WARNING: [Vivado 12-646] clock 'Dac1DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:789]
WARNING: [Vivado 12-646] clock 'Dac1DciClk' not found. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:790]
WARNING: [Vivado 12-508] No pins matched '*/RadioLvFpgaDb0/radio_spi/sclk_reg_reg/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:932]
WARNING: [Vivado 12-508] No pins matched '*/GlobalSettings_x/GlobalSettingsCtrl_x/i2c0/byte_controller/bit_controller/scl_oen_reg/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:936]
can't read "SpiMaxDelay": no such variable
can't read "SpiMaxDelay": no such variable
can't read "I2cMaxDelay": no such variable
can't read "SpiMaxDelay": no such variable
can't read "I2cMaxDelay": no such variable
WARNING: [Vivado 12-508] No pins matched '*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1060]
WARNING: [Vivado 12-508] No pins matched '*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1061]
can't read "DbGpioOutputTime": no such variable
can't read "DbGpioOutputTime": no such variable
WARNING: [Vivado 12-508] No pins matched '*/GlobalSettings_x/misc_spi/sclk_reg_reg/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1200]
WARNING: [Vivado 12-627] No clocks matched 'LmkSpiClk'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1214]
WARNING: [Vivado 12-627] No clocks matched 'LmkSpiClk'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1215]
WARNING: [Vivado 12-627] No clocks matched 'LmkSpiClk'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1216]
WARNING: [Vivado 12-627] No clocks matched 'LmkSpiClk'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1217]
WARNING: [Vivado 12-627] No clocks matched 'LmkSpiClk'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1220]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1221]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 143221. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
WARNING: [Constraints 18-401] set_max_delay: 'TheWindowx/DmaPortCommIfcOutputFifoInterfaceWrapper540/DmaPortCommIfcOutputFifoInterfacex/DmaPortOutStrmFifox/DmaPortOutStrmDPRAMx/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg' is not a valid endpoint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'TheWindowx/DmaPortCommIfcOutputFifoInterfaceWrapper530/DmaPortCommIfcOutputFifoInterfacex/DmaPortOutStrmFifox/DmaPortOutStrmDPRAMx/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg' is not a valid endpoint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'TheWindowx/DmaPortCommIfcInputFifoInterfaceWrapper517/DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmDPRAM_inferred/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg' is not a valid endpoint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'TheWindowx/DmaPortCommIfcInputFifoInterfaceWrapper549/DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmDPRAM_inferred/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg' is not a valid endpoint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/BlkOut.oPushToggle0_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1778]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/BlkOut.oPushToggle1*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1778]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/*iRdyPushToggle_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1787]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/*ControlIoDelayClockCrossx/*/HBx/*iRdyPushToggle*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1787]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/BlkOut.oPushToggle0_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1802]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/BlkOut.oPushToggle1*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1802]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/*iRdyPushToggle_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1810]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/ClockSamplerBlock.Sampler*Handshake/HBx/*iRdyPushToggle*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1810]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/oHoldSigIn_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1819]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/oLocalSigOutCEx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1819]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/iSigOut_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1827]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPortClkDelayTrainerx/TrainerBlock.PhyResetSync/PulseSyncBasex/iSigOutx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1827]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/PacketReceivedDoublesync*DoubleSyncAsyncInBasex/oSig_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1842]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/PacketReceivedDoublesync*DoubleSyncAsyncInBasex/oSigx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1842]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/BlkOut.oPushToggle0_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1858]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/BlkOut.oPushToggle1*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1858]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/*iRdyPushToggle_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1868]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/CreditManager*/HBx/*iRdyPushToggle*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1868]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oInputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1879]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oInputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1879]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFullyReceived/oInputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1889]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/PacketFullyReceived/oInputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1889]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/oInputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1927]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/oInputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1927]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/iOutputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1935]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.PacketFullyReceived/iOutputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1935]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oInputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1943]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oInputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1943]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/iOutputCountGray_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1951]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/iOutputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1951]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo.InputFifo.FifoFlags/oeOutputCountGrayx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1955]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/TransmitFifo*DualPortRAMx*oDlyAddr*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1955]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/BlkOut.oPushToggle0_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1968]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/BlkOut.oPushToggle1*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1968]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/*iRdyPushToggle_ms*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1976]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/TransmitSide.IoTransmitFifox/CreditManager.HandshakeCredits/HBx/*iRdyPushToggle*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1976]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/Startup.DoubleSyncEnableTransmit/*DoubleSyncAsyncInBasex/oSig_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1987]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2x/IoPort2Basex/Startup.DoubleSyncEnableTransmit/*DoubleSyncAsyncInBasex/oSigx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1987]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/DoubleSyncWidePortMode.DoubleSync*WidePortMode/DoubleSyncAsyncInBasex/oSig_msx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2001]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {NAME =~ *IoPort2Basex/DoubleSyncWidePortMode.DoubleSync*WidePortMode/DoubleSyncAsyncInBasex/oSigx*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2001]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*D}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -segments -of_objects [get_pins -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*D}]'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [get_nets -segments -of_objects [get_pins -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*D}]] -filter {PRIMITIVE_GROUP == FLOP_LATCH || PRIMITIVE_GROUP == IO}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2074]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*iLclStoredData*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2085]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*ODataFlop*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2086]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*iPushToggle*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2088]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*oPushToggle0_ms*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2089]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*oPushToggleToReady*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2091]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper405/HSx/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2092]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2094]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2095]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*oSigReturn*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2097]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2098]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2100]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper445/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2101]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2103]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2104]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*oSigReturn*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2106]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2107]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2109]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper132/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2110]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2112]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2113]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*oSigReturn*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2115]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2116]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2118]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper163/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2119]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*iLclStoredData*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2121]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*ODataFlop*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2122]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*iPushToggle*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2124]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*oPushToggle0_ms*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2125]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*oPushToggleToReady*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2127]
WARNING: [Vivado 12-180] No cells matched '*HandshakeSLVWrapper357/HSx/*iRdyPushToggle_ms*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2128]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*iHoldSigInx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2130]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*oHoldSigIn_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2131]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*oSigReturn*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2133]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2134]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*oLocalSigOutCEx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2136]
WARNING: [Vivado 12-180] No cells matched '*PulseSyncSLWrapper397/PulseSyncSLx/*iSigOut_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2137]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1579*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2139]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1579*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2140]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1588*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2142]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1588*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2143]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1597*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2145]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1597*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2146]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1606*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2148]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1606*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2149]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1615*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2151]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1615*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2152]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1624*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2154]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1624*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2155]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1633*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2157]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1633*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2158]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1642*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2160]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1642*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2161]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1651*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2163]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1651*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2164]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1660*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2166]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1660*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2167]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1669*DoubleSyncRead*iDlySigx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2169]
WARNING: [Vivado 12-180] No cells matched '*NiFpgaResourceAccessorClockCrossing1669*DoubleSyncRead*DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2170]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2170]
WARNING: [Vivado 12-507] No nets matched '*DiagramReset445*aDiagramResetLoc*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:3351]
WARNING: [Vivado 12-507] No nets matched '*DiagramReset445*aSafeToEnableGatedClks*'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:3352]
WARNING: [Vivado 12-507] No nets matched '*NiFpgaClockManagerControlx/aBufgEnLoc'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:3779]
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UsrpRioTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UsrpRioTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UsrpRioTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7091 instances were transformed.
  DSP48E => DSP48E1: 258 instances
  FDCE_1 => FDCE (inverted pins: C): 92 instances
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 1278 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 109 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS, OBUFTDS, INV): 4 instances
  MMCM_ADV => MMCME2_ADV: 1 instances
  MULT_AND => LUT2: 5292 instances
  OBUFDS => OBUFDS: 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (OBUFTDS, OBUFTDS, INV): 1 instances
  RAMB18SDP => RAMB18E1: 52 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2197.418 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoCommonClock1880' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoCommonClock1903' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoCommonClock1928' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoCommonClock1953' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoIndependentClocks1826' at clock pin 'rd_clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/FifoIndependentClocks1853' at clock pin 'rd_clk' is different from the actual clock period '9.990', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105' at clock pin 'clk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/MemoryRom527' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:23 ; elapsed = 00:04:17 . Memory (MB): peak = 2197.418 ; gain = 1963.313
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
INFO: [Synth 8-5544] ROM "dInStrmsAccReq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dInStrmsAccDoneStrbLcl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dSpace" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dPacketSpace" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRamFifo.vhd:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/ShimNiFpgaDistributedRamFifo.vhd:125]
INFO: [Synth 8-5544] ROM "dStoredResponseHeader" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dNextTargetLane" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dOutputDataFromDma[TransferStart]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dRequestInfoFifoRead" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dSpace" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bRegAccessState_reg' in module 'ShimChinchRegisterAccess'
INFO: [Synth 8-5544] ROM "bOutputRx[Accept]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bNxRegPortInWt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bAddressRegNx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRegAccessStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRegAccessStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SmLogicAndFFs.sMainArbSt_reg' in module 'ShimChinchCommIfcArbiterBase'
INFO: [Synth 8-5544] ROM "sNextLastAccessOutput" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sOutStrmsAccGntLoc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sInStrmsAccGntLoc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextLastAccessOutput" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sOutStrmsAccGntLoc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sInStrmsAccGntLoc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sNextMainArbSt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bReadTimedOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bReadyTimedOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController'
INFO: [Synth 8-5544] ROM "bDisabled" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRsrvReadSpacesNx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearEnableIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearFlushingIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bDmaOutputRequestState_reg' in module 'DmaPortCommIfcOutputController'
INFO: [Synth 8-5544] ROM "bByteLaneNx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaOutputRequestStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaOutputRequestStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearEnableIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearDisableIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bDmaOutputRequestState_reg' in module 'DmaPortCommIfcOutputController__parameterized0'
INFO: [Synth 8-5544] ROM "bByteLaneNx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaOutputRequestStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaOutputRequestStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bDmaInputState_reg' in module 'DmaPortCommIfcInputController__parameterized0'
INFO: [Synth 8-5544] ROM "bDisabled" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRsrvReadSpacesNx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bDmaInputStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearEnableIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bClearFlushingIrq" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "gTimerExpired" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCmState_reg' in module 'NiFpgaClockManagerControl'
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rCmStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rCmStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rCmStateNx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing'
INFO: [Synth 8-802] inferred FSM for state register 'EnableInBlk.rEnableInState_reg' in module 'ViControl'
INFO: [Synth 8-5544] ROM "rTimerExpired" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rEnableDeassertionErrNx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ClockDomainCrossing.bPushEnState_reg' in module 'SafeBusCrossing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'DiagramResetFSM.rDiagramResetState_reg' in module 'DiagramReset'
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rAssumeExternalClkInvalidNx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel187Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel186Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel169Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel173Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel176Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel170Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel174Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel178Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cTunnel205Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cTunnel205Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:185]
INFO: [Synth 8-5547] Trying to map ROM "sMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sAltMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sAltMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sAltMemory" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5544] ROM "cTunnel196Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel195Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel178Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel182Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel185Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel179Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel183Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel187Out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cTunnel206Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1978]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'm_STATE_reg' in module 'TOP'
INFO: [Synth 8-5546] ROM "cTunnel25Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cTunnel355Out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel353Out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel77Out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel76Out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cTunnel75Out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gTimerExpired" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cTunnel1425Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1521Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1660Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1326Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'bRestartState_reg' in module 'IoPort2Restart'
INFO: [Synth 8-5544] ROM "bIoPort2EnFlagValid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRestartState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bRestartState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cPllLockedFilteredLcl" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            storerequest |                              001 |                              001
          storeextheader |                              010 |                              010
               storedata |                              011 |                              011
waitforadditionalalignwrite |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dDmaPortReqDataState_reg' using encoding 'sequential' in module 'ShimHandleDmaPortInputRequestAndData'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            getwritedata |                              001 |                              001
          writereadywait |                              010 |                              010
             strobewrite |                              011 |                              011
          strobereadwait |                              100 |                              100
              stroberead |                              101 |                              101
         getreadresponse |                              110 |                              110
     triggerreadresponse |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bRegAccessState_reg' using encoding 'sequential' in module 'ShimChinchRegisterAccess'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          instrmsnormacc |                              001 |                              100
         outstrmsnormacc |                              010 |                              101
                  msiacc |                              011 |                              011
           statuspushacc |                              100 |                              010
               memspcacc |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SmLogicAndFFs.sMainArbSt_reg' using encoding 'sequential' in module 'ShimChinchCommIfcArbiterBase'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 enabled |                              001 |                              001
               disabling |                              010 |                              100
         senddatarequest |                              011 |                              010
                    hold |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaOutputRequestState_reg' using encoding 'sequential' in module 'DmaPortCommIfcOutputController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 enabled |                              001 |                              001
               disabling |                              010 |                              100
         senddatarequest |                              011 |                              010
                    hold |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaOutputRequestState_reg' using encoding 'sequential' in module 'DmaPortCommIfcOutputController__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                             0000 |                             0011
                    idle |                             0001 |                             0100
          waitforarbiter |                             0010 |                             0110
          disablerequest |                             0011 |                             0000
         senddonerequest |                             0100 |                             0001
             waitfordata |                             0101 |                             0010
               fifoclear |                             0110 |                             0101
             packetsetup |                             0111 |                             0111
       sendpacketrequest |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bDmaInputState_reg' using encoding 'sequential' in module 'DmaPortCommIfcInputController__parameterized0'
reason is address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
Block RAM iRAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
waitforclkintobecomevalid |                              000 |                              000
   waitforcmtoinitialize |                              001 |                              001
         waitforcmtolock |                              010 |                              010
               cmrunning |                              011 |                              101
                  iSTATE |                              100 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCmState_reg' using encoding 'sequential' in module 'NiFpgaClockManagerControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
      enableindeasserted |                           000010 |                              001
waituntilinternalclocksbecomevalid |                           000100 |                              010
 waituntilcomponentsinit |                           001000 |                              011
        enableinasserted |                           010000 |                              100
enableindeassertionnotsupportederr |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableInBlk.rEnableInState_reg' using encoding 'one-hot' in module 'ViControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 assert1 |                               01 |                               01
                 assert2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ClockDomainCrossing.bPushEnState_reg' using encoding 'sequential' in module 'SafeBusCrossing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
waitforexternalcircuittoinit |                             0001 |                             0001
waitforbaseclkstobecomevalid |                             0010 |                             0010
waitformmcmstobecomevalid |                             0011 |                             0011
waitforresetassertionduration |                             0100 |                             0100
waitfordiagrstdeasrtpropdly |                             0101 |                             0101
 waitforclkenablerequest |                             0110 |                             0110
waitforgatedclkstobecomevalid |                             0111 |                             0111
waitforhosttoassertdiagrst |                             1000 |                             1000
diagrstassertionnotsupportederr |                             1001 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DiagramResetFSM.rDiagramResetState_reg' using encoding 'sequential' in module 'DiagramReset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            comput_eu_ab |                            00001 |                              000
               comput_eu |                            00010 |                              001
             comput_eumu |                            00100 |                              010
              comput_add |                            01000 |                              011
                update_w |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_STATE_reg' using encoding 'one-hot' in module 'TOP'
reason is address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
Block RAM iRAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            waitforvalid |                               00 |                               00
   waitformasterteardown |                               01 |                               01
            waitforreset |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bRestartState_reg' using encoding 'sequential' in module 'IoPort2Restart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:49 ; elapsed = 00:05:49 . Memory (MB): peak = 2197.418 ; gain = 1963.313
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2579' (NiLvHlsAggregateValids) to 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2586'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2579' (NiLvHlsAggregateValids) to 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2592'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2579' (NiLvHlsAggregateValids) to 'TheWindowx/mainFPGA_VI_1942122/NiLvHlsAggregateValids2598'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint97' (NiLvHlsFxpToFixedPoint__parameterized0) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint98'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint99' (NiLvHlsFxpToFixedPoint__parameterized0) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint100'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint108' (NiLvHlsFxpToFixedPoint__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint109'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint110' (NiLvHlsFxpToFixedPoint__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpToFixedPoint111'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpCoerce118' (NiLvHlsFxpCoerce__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpCoerce119'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpCoerce120' (NiLvHlsFxpCoerce__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiLvHlsFxpCoerce121'
INFO: [Synth 8-223] decloning instance 'NCO_3a1ab25e:/NiLvHlsFxpToFixedPoint479' (NiLvHlsFxpToFixedPoint__parameterized18) to 'NCO_3a1ab25e:/NiLvHlsFxpToFixedPoint481'
INFO: [Synth 8-223] decloning instance 'NCO_3a1ab25e:/NiLvHlsFxpToFixedPoint493' (NiLvHlsFxpToFixedPoint__parameterized19) to 'NCO_3a1ab25e:/NiLvHlsFxpToFixedPoint495'
INFO: [Synth 8-223] decloning instance 'NCO_3a1ab25e:/NiLvHlsFxpCoerce497' (NiLvHlsFxpCoerce__parameterized8) to 'NCO_3a1ab25e:/NiLvHlsFxpCoerce499'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint226' (NiLvHlsFxpToFixedPoint__parameterized0) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint228'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint230' (NiLvHlsFxpToFixedPoint__parameterized0) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint232'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint234' (NiLvHlsFxpToFixedPoint__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint236'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint238' (NiLvHlsFxpToFixedPoint__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpToFixedPoint240'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpCoerce242' (NiLvHlsFxpCoerce__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpCoerce244'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpCoerce246' (NiLvHlsFxpCoerce__parameterized1) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiLvHlsFxpCoerce248'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode684' (NiFpgaFeedbackNode) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode691'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode684' (NiFpgaFeedbackNode) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode698'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode684' (NiFpgaFeedbackNode) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFeedbackNode705'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiLvHlsFxpCoerce60' (NiLvHlsFxpCoerce__parameterized13) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiLvHlsFxpCoerce61'
INFO: [Synth 8-223] decloning instance 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093:/NiLvHlsFxpCoerce60' (NiLvHlsFxpCoerce__parameterized13) to 'FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093:/NiLvHlsFxpCoerce61'
INFO: [Synth 8-223] decloning instance 'FractionalDecimatorOutputScaleSub1Spc_1c1:/NiLvHlsFxpToFixedPoint120' (NiLvHlsFxpToFixedPoint__parameterized48) to 'FractionalDecimatorOutputScaleSub1Spc_1c1:/NiLvHlsFxpToFixedPoint122'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiLvHlsFxpCoerce60' (NiLvHlsFxpCoerce__parameterized13) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiLvHlsFxpCoerce61'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/Registers_C6a1031451771ee236677/RadioRegisters_F10614817a1f523a408/IsEqualPrimitive49' (NiLvHlsFxpCompare__parameterized13) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/Registers_C6a1031451771ee236677/RadioRegisters_F10614817a1f523a408/IsEqualPrimitive38'
INFO: [Synth 8-223] decloning instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/Registers_C6a1031451771ee236677/RadioRegisters_D10714917b1f823c409/IsEqualPrimitive49' (NiLvHlsFxpCompare__parameterized13) to 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/Registers_C6a1031451771ee236677/RadioRegisters_D10714917b1f823c409/IsEqualPrimitive38'

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |IrqOutTristate__GC0                                                   |           1|         6|
|2     |FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7       |           2|     14958|
|3     |FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256__GC0            |           1|      1845|
|4     |FxpDivInteger__GB0                                                    |           1|      9666|
|5     |FxpDivInteger__GB1                                                    |           1|      9612|
|6     |FxpMultiCycleEnableChainCtrl                                          |           1|      1143|
|7     |FractionalDecimatorCalculateProcessingParameters_421b2264__GC0        |           1|      2044|
|8     |FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b      |           2|     54492|
|9     |FDPB1spc2x2pb                                                         |           2|     10394|
|10    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495__GC0 |           1|        13|
|11    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699__GC0  |           1|      2577|
|12    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606__GC0   |           1|        13|
|13    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589__GC0 |           1|      2577|
|14    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  |           1|     15195|
|15    |FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263__GC0               |           1|      2284|
|16    |FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be__GC0         |           1|      1759|
|17    |CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0          |           1|     17881|
|18    |FractionalDecimatorCalculateProcessingParameters_641dc288__GC0        |           1|      2324|
|19    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 |           1|     15195|
|20    |FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547__GC0 |           1|      2694|
|21    |mainFPGA_VI_EdClump0CDL305162195__GC0                                 |           1|     21400|
|22    |TOP__GB0                                                              |           1|     27432|
|23    |TOP__GB1                                                              |           1|      7687|
|24    |TOP__GB2                                                              |           1|     13914|
|25    |TOP__GB3                                                              |           1|     13209|
|26    |TOP__GB4                                                              |           1|     17023|
|27    |TOP__GB5                                                              |           1|     20670|
|28    |TOP__GB6                                                              |           1|     26485|
|29    |TOP__GB7                                                              |           1|      6949|
|30    |mainFPGA_VI_EdClump1CDL55716121d__GC0                                 |           1|       605|
|31    |Registers_B691021441761ed233__GB0                                     |           1|     43067|
|32    |Registers_B691021441761ed233__GB1                                     |           1|     12768|
|33    |Registers_B691021441761ed233__GB2                                     |           1|     17771|
|34    |mainFPGA_VI_EdClump3CDL8881741e4__GC0                                 |           1|      1037|
|35    |mainFPGA_VI_194__GC0                                                  |           1|      1642|
|36    |TheWindow__GC0                                                        |           1|     26875|
|37    |IoPort2Restart__GC0                                                   |           1|        64|
|38    |Clocking__GC0                                                         |           1|       342|
|39    |DramBank__GC0                                                         |           1|       102|
|40    |UsrpRioTop__GC0                                                       |           1|     28514|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 4     
	   2 Input     49 Bit       Adders := 4     
	   2 Input     45 Bit       Adders := 238   
	   3 Input     36 Bit       Adders := 33    
	   3 Input     33 Bit       Adders := 14    
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 4     
	   2 Input     29 Bit       Adders := 96    
	   2 Input     27 Bit       Adders := 24    
	   2 Input     25 Bit       Adders := 4     
	   3 Input     23 Bit       Adders := 36    
	   2 Input     22 Bit       Adders := 12    
	   2 Input     21 Bit       Adders := 24    
	   3 Input     20 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 18    
	   3 Input     19 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 23    
	   3 Input     17 Bit       Adders := 52    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 211   
	   3 Input      9 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 78    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 7     
	   3 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 26    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 31    
	   3 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 74    
	   2 Input      1 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 334   
+---Registers : 
	              327 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              240 Bit    Registers := 6     
	              103 Bit    Registers := 108   
	               96 Bit    Registers := 1     
	               79 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 77    
	               62 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 3     
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               50 Bit    Registers := 2     
	               49 Bit    Registers := 114   
	               48 Bit    Registers := 7     
	               46 Bit    Registers := 5     
	               45 Bit    Registers := 24    
	               44 Bit    Registers := 127   
	               42 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 27    
	               36 Bit    Registers := 205   
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 37    
	               32 Bit    Registers := 698   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 65    
	               28 Bit    Registers := 291   
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 383   
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 257   
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 211   
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 511   
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 832   
	               15 Bit    Registers := 41    
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 45    
	               12 Bit    Registers := 70    
	               11 Bit    Registers := 112   
	               10 Bit    Registers := 87    
	                9 Bit    Registers := 244   
	                8 Bit    Registers := 186   
	                7 Bit    Registers := 81    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 281   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 239   
	                1 Bit    Registers := 3946  
+---Multipliers : 
	                28x32  Multipliers := 96    
+---RAMs : 
	            2048K Bit         RAMs := 1     
	             512K Bit         RAMs := 1     
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 102   
+---Muxes : 
	   2 Input    327 Bit        Muxes := 4     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 18    
	   2 Input    180 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 123   
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     59 Bit        Muxes := 1     
	   3 Input     54 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 10    
	   2 Input     44 Bit        Muxes := 792   
	   2 Input     38 Bit        Muxes := 24    
	   2 Input     37 Bit        Muxes := 14    
	   2 Input     34 Bit        Muxes := 17    
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 39    
	   5 Input     33 Bit        Muxes := 1     
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 440   
	   3 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	  16 Input     32 Bit        Muxes := 5     
	  12 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 96    
	   4 Input     29 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 288   
	   2 Input     27 Bit        Muxes := 24    
	   2 Input     25 Bit        Muxes := 4     
	   3 Input     25 Bit        Muxes := 24    
	   2 Input     23 Bit        Muxes := 72    
	   2 Input     22 Bit        Muxes := 10    
	   2 Input     21 Bit        Muxes := 24    
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 27    
	   3 Input     18 Bit        Muxes := 46    
	   5 Input     18 Bit        Muxes := 8     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 19    
	   3 Input     16 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 77    
	   4 Input     16 Bit        Muxes := 23    
	   2 Input     15 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 45    
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 46    
	   2 Input     10 Bit        Muxes := 112   
	   9 Input     10 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 67    
	   3 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 126   
	   5 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 26    
	   2 Input      6 Bit        Muxes := 134   
	   3 Input      6 Bit        Muxes := 4     
	  41 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 173   
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 124   
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 177   
	   4 Input      2 Bit        Muxes := 35    
	   6 Input      2 Bit        Muxes := 19    
	   3 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1118  
	   4 Input      1 Bit        Muxes := 130   
	   3 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 56    
	   8 Input      1 Bit        Muxes := 18    
	  41 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 19    
	  16 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 10    
	  33 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UsrpRioTop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module IrqOutTristate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NiFpgaFeedbackNode__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OverclockingSyncCounter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpCoeffCalc__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               21 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module FractResamplerMac__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractInterpProcUnit__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractInterpProcBlock 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module FractInterpProcBlockTop 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module NiLvFxpSubtract 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module NiFpgaFeedbackNode__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module FractionalInterpolatorResetControl_341a2257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiFpgaFeedbackNode__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiFpgaFeedbackNode__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NiLvHlsDualPortRam__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a4259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
Module NiLvFxpAdd__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module DiscreteDelay__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DiscreteDelay__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DiscreteDelay__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 7     
Module NiFpgaFeedbackNode__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module NiFpgaFeedbackNode__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DiscreteDelay__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module FractionalInterpolatorDataMemoryResetSub1Spc_1a6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized20__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module FxpThreeWireToFourWire 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     54 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpHandShaker__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpDivStage 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              103 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FxpDivInteger 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpShiftCore__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     48 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized43__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module NiFpgaFeedbackNode__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FxpShiftCore__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     48 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module FxpShiftCore__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module FractionalDecimatorCalculateProcessingParameters_421b2264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiLvHlsVectorReplaceArraySubset 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 16    
Module NiFpgaFeedbackNode__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              240 Bit    Registers := 1     
Module FractionalDecimatorDistributerSub1Spc_4b1bc26d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    240 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiLvHlsVectorReplaceArraySubset__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 16    
Module NiFpgaFeedbackNode__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	              240 Bit    Registers := 1     
Module FractionalDecimatorDistributerSub1Spc_4c1bb26c__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    240 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiLvHlsVectorReplaceArraySubset__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 16    
Module NiFpgaFeedbackNode__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              240 Bit    Registers := 1     
Module FractionalDecimatorDistributerSub1Spc_4c1bb26c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    240 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
Module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    180 Bit        Muxes := 1     
Module OverclockingSyncCounter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractDecSrl256Bool__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecSrl256Bool__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecDataMemory__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataMemory__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataDelay__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module FractDecProcUnitControl__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcBlock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FractDecProcBlockTop 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 4     
	               23 Bit    Registers := 6     
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
Module NiFpgaFeedbackNode__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized73__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized73__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorValidatedIQDataOrSub1Spc_521c4274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OverclockingSyncCounter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractDecSrl256Bool__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecSrl256Bool__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecDataMemory__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataMemory__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataDelay__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module FractDecProcUnitControl__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcBlock__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FractDecProcBlockTop__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module NiLvFxpAdd__parameterized12__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OverclockingSyncCounter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractDecSrl256Bool__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecSrl256Bool__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecDataMemory__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataMemory__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataDelay__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module FractDecProcUnitControl__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcBlock__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FractDecProcBlockTop__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module NiLvFxpAdd__parameterized12__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiLvFxpSubtract__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized13__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
Module NiFpgaFeedbackNode__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module NiFpgaFeedbackNode__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
Module NiFpgaFeedbackNode__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorDataRegisterSubIQData_5b1ce27d__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module NiFpgaLocalFifoReadPortController__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized12__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module NiFpgaFeedbackNode__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FractionalDecimatorResetControl_411b4266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13322353266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
Module NiFpgaFeedbackNode__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module FractionalDecimatorFractionalAccumulatorSub1SpcSubPara694787866 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e813134242857 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiFpgaFeedbackNode__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module NiFpgaFeedbackNode__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalInterpolatorResetControl_1d4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module NiFpgaFeedbackNode__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiFpgaFeedbackNode__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NiLvHlsDualPortRam 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
Module NiLvFxpAdd__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module DiscreteDelay__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DiscreteDelay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DiscreteDelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 7     
Module NiFpgaFeedbackNode__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module NiFpgaFeedbackNode__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DiscreteDelay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module FractionalInterpolatorDataMemoryResetSub1Spc_1a6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized20__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFifoRead__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__230 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__231 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__233 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__234 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__235 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__236 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__237 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__238 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__239 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__240 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__241 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__242 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__243 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__244 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__245 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__246 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__247 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__248 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__249 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__250 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__251 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__252 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__253 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__254 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__255 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__256 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__257 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__258 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__259 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__260 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__261 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__262 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__263 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__264 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__265 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__266 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__267 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__268 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__269 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__270 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__271 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__272 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__273 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__274 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__275 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__276 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__277 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__278 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__279 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__280 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__281 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__282 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__283 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__284 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__285 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__286 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__287 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__288 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__289 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__290 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__291 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__292 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__293 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__294 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__295 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__296 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__297 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__298 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__299 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__300 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__301 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__302 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__303 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__304 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__305 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__306 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__307 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__308 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__309 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__310 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__311 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__312 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__313 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__314 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__315 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__316 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__317 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__318 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__319 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__320 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__321 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__322 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__323 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__324 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__325 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__326 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__327 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__328 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__329 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__330 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__331 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__332 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__333 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__334 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__335 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__336 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__337 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__338 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__339 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__340 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__341 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__342 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__343 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__344 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__345 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__346 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__347 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__348 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__349 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__350 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__351 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__352 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__353 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__354 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__355 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__356 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__357 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__358 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__359 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__360 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__362 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__363 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__364 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__365 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__366 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__367 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__368 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__369 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__370 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__371 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__372 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__373 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__374 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__375 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__376 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__377 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__378 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__379 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__380 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__381 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__382 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__383 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__384 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__385 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__386 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__387 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__388 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__389 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__390 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__391 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__392 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__393 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__394 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__395 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__396 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__397 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__398 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__399 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__400 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__401 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__402 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__403 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__404 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__405 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__406 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__407 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__408 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__409 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__410 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__411 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__412 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__413 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__414 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__415 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__416 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__417 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__418 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__419 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__420 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__421 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__422 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__423 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__424 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__425 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__426 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__427 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__428 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__429 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__430 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__431 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__432 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__433 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__434 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__435 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__436 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__437 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__438 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__439 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__440 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__441 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__442 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__443 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__444 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__445 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__446 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__447 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__448 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__449 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__450 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__451 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__452 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__453 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__454 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__455 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__456 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__457 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__458 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__459 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__460 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__461 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__462 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__463 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__464 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__465 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__466 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__467 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__468 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__469 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__470 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__471 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__472 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__473 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__474 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__475 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__476 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__477 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__478 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__479 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__480 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__481 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__482 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__483 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__579 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__484 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__580 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__485 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__581 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__486 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__582 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__487 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__583 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__488 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__584 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__489 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__585 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__490 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__586 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__491 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__587 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__492 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__588 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__493 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__589 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__494 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__590 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__495 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__591 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__496 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__592 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__497 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__593 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__498 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__594 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__499 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__595 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__500 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__596 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__501 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__597 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__502 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__598 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__503 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__599 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__504 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__600 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__505 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__601 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__506 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__602 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__507 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__603 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__508 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__604 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__509 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__605 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__510 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__606 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__511 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__607 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__512 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__513 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DelayLineOp511Cp_1d0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 9     
Module NiLvFxpCoerce__parameterized35__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiFpgaFifoWrite__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__609 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__611 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__613 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpShiftCore 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     48 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module NiFpgaFeedbackNode__614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FxpShiftCore__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     48 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module FxpShiftCore__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     29 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module FractionalDecimatorCalculateProcessingParameters_641dc288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__642 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OverclockingSyncCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractDecSrl256Bool__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecSrl256Bool 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecDataMemory__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataDelay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module FractDecProcUnitControl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcBlock__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FractDecProcBlockTop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module NiLvFxpAdd__parameterized12__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__634 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__633 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__632 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__623 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__624 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__625 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__626 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__627 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__628 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OverclockingSyncCounter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FractDecSrl256Bool__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecSrl256Bool__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FractDecDataMemory__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataMemory__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractDecDataDelay__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module FractDecProcUnitControl__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcUnitControl__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module FractDecCoeffCalc__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
	               23 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module FractDecDataMemory__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractResamplerMac__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FractDecProcUnit__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module FractDecProcBlock__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FractDecProcBlockTop__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
Module NiLvFxpAdd__parameterized12__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__631 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__630 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__629 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module NiLvFxpCoerce__parameterized73__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized73__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     25 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__641 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__640 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__639 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__638 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__637 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized79__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized79__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__636 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module NiLvFxpSubtract__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
Module NiFpgaFeedbackNode__620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
Module NiFpgaFeedbackNode__621 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module FractionalDecimatorFractionalAccumulatorSub1SpcSubSeri634735348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
Module NiFpgaFeedbackNode__635 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__619 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorDataRegisterSubIQData_5b1ce27d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module NiFpgaLocalFifoReadPortController__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorDataOutMuxSub1Spc_5c1cf27e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized12__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__615 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__617 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module FractionalDecimatorOverflowDelaySub1Spc_1c0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpNegate__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__652 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FractionalDecimatorAdjustDelay_651db289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__514 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__515 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__648 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__649 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module NiFpgaFeedbackNode__650 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__651 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FractionalDecimatorResetControl_631dd287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__653 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module FractionalDecimatorSelectableDataDelaySub1Spc_451de22b28d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module NiLvFxpAdd__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub13658396785 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
Module NiFpgaFeedbackNode__643 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__644 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__645 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__646 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__647 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
Module FractionalDecimatorFractionalAccumulatorSub1SpcSubPara1912124843 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized7__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FractionalDecimatorPowerOfTwoDecimationAccumulatorSub12504289093 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb1588160910 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__654 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HandshakeBase__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module NiFpgaFeedbackNode__680 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoRead__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__681 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__668 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_419924e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__667 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiLvFxpAdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__677 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_519b250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__712 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__713 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__656 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__655 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__678 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__679 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module IQImpairmentsSub1Spc_219824d2ad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaFifoRead 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__682 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__516 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFifoWrite__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__674 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_311a0255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__689 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__708 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__709 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__710 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__711 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__675 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__676 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DigitalGainBase_3019f2542af 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__683 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__688 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__739 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_311a0255__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DiscreteDelay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module DiscreteDelay__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module DiscreteDelay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module NiFpgaFeedbackNode__662 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__695 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__696 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__697 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__698 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__699 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__700 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__663 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__664 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__665 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__666 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized34__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpNegate__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpNegate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NiFpgaMemoryReadAccessor__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NCO_3a1ab25e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
Module NiFpgaFeedbackNode__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__690 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
Module NiLvFxpAdd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiFpgaFeedbackNode__657 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__691 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__658 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__692 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__659 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__693 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__660 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__694 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__661 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__706 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__707 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__738 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_419924e__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__736 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiLvFxpAdd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__702 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__703 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__669 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__704 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__670 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__705 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__671 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__687 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__672 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__673 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__684 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__737 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_419924e__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__735 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DiscreteDelay__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module DiscreteDelay__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module DiscreteDelay__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module NiFpgaFeedbackNode__734 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__733 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__732 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__731 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__730 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__729 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__728 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module NiFpgaFeedbackNode__727 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__726 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__725 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module NiFpgaFeedbackNode__724 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized29__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpCoerce__parameterized34__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized34__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpNegate__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiLvFxpNegate__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaMemoryReadAccessor__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NiFpgaMemoryReadAccessor__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NCO_3a1ab25e__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
Module NiFpgaFeedbackNode__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__723 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpAdd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
Module NiLvFxpAdd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module NiFpgaFeedbackNode__722 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__721 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__720 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__719 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__718 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__717 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__716 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__715 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module NiFpgaFeedbackNode__714 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__701 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BooleanFF_619c251__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module NiFpgaFeedbackNode__686 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiFpgaIoWriteAccessor__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaIoWriteAccessor__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized35__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpMultCore__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module FxpThreeWireToFourWire__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpMultCore 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module FxpThreeWireToFourWire__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NiFpgaFifoWrite__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFifoWrite__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FxpThreeWireToFourWire__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               62 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               58 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpHandShaker__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FxpSqrtGenStage__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module FxpSqrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFifoWrite__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFifoWrite 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__685 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__740 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvHlsAggregateValids__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mainFPGA_VI_EdClump0CDL305162195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     45 Bit       Adders := 238   
	   2 Input     29 Bit       Adders := 96    
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 126   
	               32 Bit    Registers := 96    
	               28 Bit    Registers := 288   
	               25 Bit    Registers := 382   
	               16 Bit    Registers := 781   
	                4 Bit    Registers := 196   
	                1 Bit    Registers := 2     
+---Multipliers : 
	                28x32  Multipliers := 96    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 792   
	   2 Input     32 Bit        Muxes := 288   
	   2 Input     28 Bit        Muxes := 288   
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module NiFpgaFeedbackNode__741 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__742 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoRead__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpSubtract__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module DiscreteDelay__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
Module DiscreteDelay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
Module NiFpgaFifoWrite__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFifoWrite__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__743 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaIoWriteAccessor__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaIoWriteAccessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaIoWriteAccessor__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__526 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module GlobalRegisters_111041461781f1237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
Module NiLvFxpCompare__parameterized15__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__525 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IdentificationRegisters_121ef238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__754 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__755 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__756 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__747 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCompare__parameterized15__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__751 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__752 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__753 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__746 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__748 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__749 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__750 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__757 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__524 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module BoardRegisters2_106b1051471791f2239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  19 Input     32 Bit        Muxes := 1     
	  41 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
Module NiLvFxpCompare__parameterized15__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__523 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiLvHlsVectorIndexArray__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized16__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CountDownU8_E1f723b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiFpgaIoWriteAccessor__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__745 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RadioRegisters_F10614817a1f523a 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module NiLvFxpCompare__parameterized15__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__522 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiLvHlsVectorIndexArray__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized16__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module CountDownU8_E1f723b__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiFpgaIoWriteAccessor__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__744 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RadioRegisters_D10714917b1f823c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module ReadCompletionMuxOp5InputsCp_131f923d 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module ReadCompletionMuxOp6InputsCp_2e21c246 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpCompare__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__517 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__518 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__519 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__520 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__521 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module TimeRegisterBus_2b7f11c15e190217245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	  16 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 2     
Module NiLvFxpCompare__parameterized15__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__530 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Registers_1a6e10b14d17f205244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized22__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized106__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized22__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized21__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized106__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__527 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__528 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__529 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FutureEventRegisterBus_2c8111d15f191219235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized21__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized22__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized106__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module NiLvFxpCoerce__parameterized106 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NiFpgaRegisterWriteAccessor__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__535 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__536 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2__537 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FutureEventRegisterBus_2d8011e16019221b234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module ReadCompletionMuxOp2InputsCp_19204243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized15__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized14__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized18__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DLatchU16_17201241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized18__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiLvFxpCompare__parameterized14__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpAdd__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized18__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized18__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module CountUpU16_200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__761 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module DLatchU16_18202242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__762 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaMemoryReadAccessor__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NiLvFxpSubtract__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized2__533 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GPSPackData_1fe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__763 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpSubtract__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized18__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module CountDownU16_203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module NiFpgaFeedbackNode__764 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GPSReadMemory_166d8ba1b7cc10a14c17e1fd24024924b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized14__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized15__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
Module NiLvHlsVectorIndexArray__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module NiLvFxpCompare__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiLvFxpCompare__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiLvFxpAdd__parameterized16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized18__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module NiFpgaFeedbackNode__758 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__759 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFxpAdd__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module NiFpgaFeedbackNode__parameterized2__531 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module CountUpU32_1fc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized2__532 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__760 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GPSSerialDataCapture_156c10914b17d1fb23f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module NiFpgaFeedbackNode__parameterized2__534 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module GPSRegisters_1410814a17c1fa23e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module NiLvHlsLoopTunnel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__771 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__772 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoRead__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module RetrieveInstructionFromHost_91011e6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module WriteHandshake_1ea 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module NiFpgaFeedbackNode__766 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized16__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module WriteHandshake_1ea__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module NiFpgaFeedbackNode__765 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NiFpgaFeedbackNode__767 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__768 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__769 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
Module ProcessInstruction_A688ae21201431e823023224724824a 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     59 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__770 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaRegisterWriteAccessor__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module NiFpgaFeedbackNode__773 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module NiLvHlsAggregateValids__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvHlsAggregateValids__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NiFpgaHostAccessibleRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module HandshakeBase__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module NiFpgaFeedbackNode__776 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__777 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__778 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__781 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__775 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__780 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__774 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode__779 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFeedbackNode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvHlsAggregateValids__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalInput__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module NiLvFpgaStockDigitalInput 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcLvFpgaIrq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 78    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 7     
Module NiLvHlsRisingEdgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvHlsAggregateValids 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaPulseSyncBaseWrapper__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaPulseSyncBaseWrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoPortReset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaFifoClearControl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcComponentEnableChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFlipFlopFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module NiFpgaFifoPopBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module DmaPortFifoPtrClockCrossing 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DmaPortOutStrmFifoFlags 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               10 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaSimpleDualPortRAM_ByteEnable 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module DmaPortOutStrmDPRAM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module NiFpgaFifoCountControl 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
Module ResetSync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentOutputStateHolder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResetSync__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module HandshakeBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module DmaPortCommIfcOutputFifoInterface 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module NiFpgaPulseSyncBaseWrapper__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaPulseSyncBaseWrapper__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoPortReset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaFifoClearControl__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcComponentEnableChain__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFlipFlopFifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module NiFpgaFifoPopBuffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module DmaPortFifoPtrClockCrossing__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DmaPortOutStrmFifoFlags__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               14 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaSimpleDualPortRAM_ByteEnable__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module DmaPortOutStrmDPRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module NiFpgaFifoCountControl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
Module ResetSync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentOutputStateHolder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResetSync__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module HandshakeBase__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module DmaPortCommIfcOutputFifoInterface__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module NiFpgaPulseSyncBaseWrapper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaPulseSyncBaseWrapper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoPortReset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaFifoClearControl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcComponentEnableChain__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DmaPortFifoSyncGrayCounters 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ResetSync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortFifoPtrClockCrossing__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DmaPortInStrmFifoFlags 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module NiFpgaSimpleDualPortRAM_ByteEnable__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module DmaPortInStrmDPRAM 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NiFpgaFifoCountControl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
Module ResetSync__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentInputStateHolder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DmaPortCommIfcComponentInputStateHolder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResetSync__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module HandshakeBase__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module DmaPortCommIfcInputFifoInterface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiLvFpgaStockDigitalOutput__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiLvFpgaStockDigitalOutput__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaRegFrameworkShiftReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaRegFrameworkShiftRegWrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaRegFrameworkShiftReg__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    320 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaRegFrameworkShiftRegWrapper__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ResetSync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NiFpgaRegisterFrameworkClockCrossing__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaRegFrameworkShiftReg__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaRegFrameworkShiftRegWrapper__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ResetSync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NiFpgaRegisterFrameworkClockCrossing__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaRegisterPortResolver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module NiFpgaHostAccessibleRegister 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              327 Bit    Registers := 1     
+---Muxes : 
	   2 Input    327 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              327 Bit    Registers := 1     
+---Muxes : 
	   2 Input    327 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaLocalFifoReadPortController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaLocalFifoClearControl 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module TimeoutManager__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFifoPushPopControl__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 4     
Module NiFpgaLocalFifoReadPortController__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TimeoutManager__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFifoPushPopControl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 4     
Module NiFpgaLocalFifoReadPortController__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TimeoutManager 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaFifoPushPopControl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 4     
Module NiFpgaLocalFifoReadPortController__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaHostAccessibleRegister__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaHostAccessibleRegister__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaClockManagerControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 6     
Module ResetSync__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SafeBusCrossing 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module ViControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
Module ResetSync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module SafeBusCrossing__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module DiagramReset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module NiFpgaPulseSyncBaseWrapper__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaPulseSyncBaseWrapper__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NiFpgaFifoPortReset__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaFifoClearControl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcComponentEnableChain__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DmaPortFifoSyncGrayCounters__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ResetSync__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortFifoPtrClockCrossing__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DmaPortInStrmFifoFlags__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               15 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module NiFpgaSimpleDualPortRAM_ByteEnable__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	            2048K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module DmaPortInStrmDPRAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module NiFpgaFifoCountControl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
Module ResetSync__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentStateTransitionEnableChain__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module ResetSync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module DmaPortCommIfcComponentInputStateHolder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module DmaPortCommIfcComponentInputStateHolder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ResetSync__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module HandshakeBase__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module DmaPortCommIfcInputFifoInterface__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ResetSync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ResetSync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ResetSync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HandshakeBaseResetCross__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NiFpgaRegisterFrameworkClockCrossing__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaRegFrameworkShiftReg__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module NiFpgaRegFrameworkShiftRegWrapper__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NiFpgaHostAccessibleRegister__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               79 Bit    Registers := 1     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NiFpgaLocalFifoReadPortController__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaDelayResetForGatedClk__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NiFpgaLocalFifoReadPortController__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module NiFpgaLocalFifoWritePortController__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module NiFpgaDelayResetForGatedClk__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaDelayResetForGatedClk__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module NiFpgaLocalFifoResetControl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TheWindow 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module IoPort2Restart 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module SafeStart__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module FilterPllLocked__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SafeStart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module FilterPllLocked 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clocking 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DramBank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module B250StartupFsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ShimIoPort2LvFpga 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ShimSwitchedLinkDmaPortHighSpeedSinkIfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module ShimNiDmaDataAligner 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module ShimHandleDmaPortInputRequestAndData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 11    
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 14    
	  32 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 32    
	   5 Input      3 Bit        Muxes := 4     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
Module GenDataValid 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module SingleClkFifoFlags 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
Module DualPortRAM_Vivado 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module ShimGenSwLinkPacketsAndDmaPortStatus 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module ShimConvertDmaPortOutputRequestsToPackets 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module ShimNiFpgaDistributedRamFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module ShimNiDmaDataAligner__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module ShimConvertResponsePacketsToDmaPortOutput 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 1     
Module ShimPacketSink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ShimChinchRegisterAccess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 13    
Module HandshakeBase 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module HandshakeBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module ShimLvFpgaRegPortClockCrossing 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ShimChinchCommIfcArbiterBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	  34 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
Module ShimSwitchedLinkDmaPortIfc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module DmaPortStrmArbiterAlternative__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortStrmArbiterAlternative 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcInputArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcInputDataControl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 16    
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module DmaPortCommIfcSinkDataControl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module DmaPortInputDataToDmaDelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module DmaPortStrmArbiterAlternative__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortStrmArbiterAlternative__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcOutputArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcIrqInterface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
Module DmaPortCommIfcInputController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 12    
Module DmaPortCommIfcRegisters 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 69    
	   5 Input      1 Bit        Muxes := 4     
Module DmaPortCommIfcSourceStreamStateController 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcInputStream 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module DmaPortCommIfcOutputController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 9     
Module DmaPortCommIfcRegisters__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 69    
	   5 Input      1 Bit        Muxes := 4     
Module DmaPortCommIfcSinkStreamStateController 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcOutputStream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcOutputController__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 9     
Module DmaPortCommIfcRegisters__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 69    
	   5 Input      1 Bit        Muxes := 4     
Module DmaPortCommIfcSinkStreamStateController__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcOutputStream__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcInputController__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 12    
Module DmaPortCommIfcRegisters__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 69    
	   5 Input      1 Bit        Muxes := 4     
Module DmaPortCommIfcSourceStreamStateController__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module DmaPortCommIfcInputStream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module DmaPortFixedDmaCommunicationInterface 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
Module IoDelayControlWrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP eu_I_A_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[30] is absorbed into DSP eu_I_A_reg[30].
DSP Report: register UU_I_for_update_w_reg[30] is absorbed into DSP eu_I_A_reg[30].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[30].
DSP Report: register eu_I_A_reg[30] is absorbed into DSP eu_I_A_reg[30].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[30].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[30] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[30] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[30] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[29] is absorbed into DSP Q_B_reg[30].
DSP Report: register UU_Q_reg[30] is absorbed into DSP Q_B_reg[30].
DSP Report: register A is absorbed into DSP Q_B_reg[30].
DSP Report: register Q_B_reg[30] is absorbed into DSP Q_B_reg[30].
DSP Report: operator arg is absorbed into DSP Q_B_reg[30].
DSP Report: operator arg is absorbed into DSP Q_B_reg[30].
DSP Report: Generating DSP eu_Q_B_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[30] is absorbed into DSP eu_Q_B_reg[30].
DSP Report: register UU_Q_for_update_w_reg[30] is absorbed into DSP eu_Q_B_reg[30].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[30].
DSP Report: register eu_Q_B_reg[30] is absorbed into DSP eu_Q_B_reg[30].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[30].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[30] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[30] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[30] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[29] is absorbed into DSP Q_A_reg[30].
DSP Report: register UU_I_reg[30] is absorbed into DSP Q_A_reg[30].
DSP Report: register A is absorbed into DSP Q_A_reg[30].
DSP Report: register Q_A_reg[30] is absorbed into DSP Q_A_reg[30].
DSP Report: operator arg is absorbed into DSP Q_A_reg[30].
DSP Report: operator arg is absorbed into DSP Q_A_reg[30].
DSP Report: Generating DSP eu_I_A_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[38] is absorbed into DSP eu_I_A_reg[38].
DSP Report: register UU_I_for_update_w_reg[38] is absorbed into DSP eu_I_A_reg[38].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[38].
DSP Report: register eu_I_A_reg[38] is absorbed into DSP eu_I_A_reg[38].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[38].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[38] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[38] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[38] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[37] is absorbed into DSP Q_B_reg[38].
DSP Report: register UU_Q_reg[38] is absorbed into DSP Q_B_reg[38].
DSP Report: register A is absorbed into DSP Q_B_reg[38].
DSP Report: register Q_B_reg[38] is absorbed into DSP Q_B_reg[38].
DSP Report: operator arg is absorbed into DSP Q_B_reg[38].
DSP Report: operator arg is absorbed into DSP Q_B_reg[38].
DSP Report: Generating DSP eu_Q_B_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[38] is absorbed into DSP eu_Q_B_reg[38].
DSP Report: register UU_Q_for_update_w_reg[38] is absorbed into DSP eu_Q_B_reg[38].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[38].
DSP Report: register eu_Q_B_reg[38] is absorbed into DSP eu_Q_B_reg[38].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[38].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[38] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[38] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[38] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[37] is absorbed into DSP Q_A_reg[38].
DSP Report: register UU_I_reg[38] is absorbed into DSP Q_A_reg[38].
DSP Report: register A is absorbed into DSP Q_A_reg[38].
DSP Report: register Q_A_reg[38] is absorbed into DSP Q_A_reg[38].
DSP Report: operator arg is absorbed into DSP Q_A_reg[38].
DSP Report: operator arg is absorbed into DSP Q_A_reg[38].
DSP Report: Generating DSP I_B_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[29] is absorbed into DSP I_B_reg[30].
DSP Report: register UU_Q_reg[30] is absorbed into DSP I_B_reg[30].
DSP Report: register A is absorbed into DSP I_B_reg[30].
DSP Report: register I_B_reg[30] is absorbed into DSP I_B_reg[30].
DSP Report: operator arg is absorbed into DSP I_B_reg[30].
DSP Report: operator arg is absorbed into DSP I_B_reg[30].
DSP Report: Generating DSP I_A_reg[30], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[29] is absorbed into DSP I_A_reg[30].
DSP Report: register UU_I_reg[30] is absorbed into DSP I_A_reg[30].
DSP Report: register A is absorbed into DSP I_A_reg[30].
DSP Report: register I_A_reg[30] is absorbed into DSP I_A_reg[30].
DSP Report: operator arg is absorbed into DSP I_A_reg[30].
DSP Report: operator arg is absorbed into DSP I_A_reg[30].
DSP Report: Generating DSP I_B_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[27] is absorbed into DSP I_B_reg[28].
DSP Report: register UU_Q_reg[28] is absorbed into DSP I_B_reg[28].
DSP Report: register A is absorbed into DSP I_B_reg[28].
DSP Report: register I_B_reg[28] is absorbed into DSP I_B_reg[28].
DSP Report: operator arg is absorbed into DSP I_B_reg[28].
DSP Report: operator arg is absorbed into DSP I_B_reg[28].
DSP Report: Generating DSP I_B_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[37] is absorbed into DSP I_B_reg[38].
DSP Report: register UU_Q_reg[38] is absorbed into DSP I_B_reg[38].
DSP Report: register A is absorbed into DSP I_B_reg[38].
DSP Report: register I_B_reg[38] is absorbed into DSP I_B_reg[38].
DSP Report: operator arg is absorbed into DSP I_B_reg[38].
DSP Report: operator arg is absorbed into DSP I_B_reg[38].
DSP Report: Generating DSP I_A_reg[38], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[37] is absorbed into DSP I_A_reg[38].
DSP Report: register UU_I_reg[38] is absorbed into DSP I_A_reg[38].
DSP Report: register A is absorbed into DSP I_A_reg[38].
DSP Report: register I_A_reg[38] is absorbed into DSP I_A_reg[38].
DSP Report: operator arg is absorbed into DSP I_A_reg[38].
DSP Report: operator arg is absorbed into DSP I_A_reg[38].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP Q_B_reg[44], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[43] is absorbed into DSP Q_B_reg[44].
DSP Report: register UU_Q_reg[44] is absorbed into DSP Q_B_reg[44].
DSP Report: register A is absorbed into DSP Q_B_reg[44].
DSP Report: register Q_B_reg[44] is absorbed into DSP Q_B_reg[44].
DSP Report: operator arg is absorbed into DSP Q_B_reg[44].
DSP Report: operator arg is absorbed into DSP Q_B_reg[44].
DSP Report: Generating DSP Q_A_reg[44], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[43] is absorbed into DSP Q_A_reg[44].
DSP Report: register UU_I_reg[44] is absorbed into DSP Q_A_reg[44].
DSP Report: register A is absorbed into DSP Q_A_reg[44].
DSP Report: register Q_A_reg[44] is absorbed into DSP Q_A_reg[44].
DSP Report: operator arg is absorbed into DSP Q_A_reg[44].
DSP Report: operator arg is absorbed into DSP Q_A_reg[44].
DSP Report: Generating DSP I_B_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[3].
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: register A is absorbed into DSP I_B_reg[3].
DSP Report: register I_B_reg[3] is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: operator arg is absorbed into DSP I_B_reg[3].
DSP Report: Generating DSP I_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: register A is absorbed into DSP I_A_reg[3].
DSP Report: register I_A_reg[3] is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: operator arg is absorbed into DSP I_A_reg[3].
DSP Report: Generating DSP eu_Q_B_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[0] is absorbed into DSP eu_Q_B_reg[0].
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP eu_Q_B_reg[0].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[0].
DSP Report: register eu_Q_B_reg[0] is absorbed into DSP eu_Q_B_reg[0].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[0].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[0] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP I_B_reg[0].
DSP Report: register I_B_reg[0] is absorbed into DSP I_B_reg[0].
DSP Report: operator arg is absorbed into DSP I_B_reg[0].
DSP Report: operator arg is absorbed into DSP I_B_reg[0].
DSP Report: Generating DSP eu_I_A_reg[0], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[0].
DSP Report: register UU_I_for_update_w_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: register eu_I_A_reg[0] is absorbed into DSP eu_I_A_reg[0].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[0].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[0] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[0] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[0] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP I_A_reg[0].
DSP Report: register I_A_reg[0] is absorbed into DSP I_A_reg[0].
DSP Report: operator arg is absorbed into DSP I_A_reg[0].
DSP Report: operator arg is absorbed into DSP I_A_reg[0].
DSP Report: Generating DSP Q_B_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP Q_B_reg[0].
DSP Report: register Q_B_reg[0] is absorbed into DSP Q_B_reg[0].
DSP Report: operator arg is absorbed into DSP Q_B_reg[0].
DSP Report: operator arg is absorbed into DSP Q_B_reg[0].
DSP Report: Generating DSP Q_A_reg[0], operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP Q_A_reg[0].
DSP Report: register Q_A_reg[0] is absorbed into DSP Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP Q_A_reg[0].
DSP Report: operator arg is absorbed into DSP Q_A_reg[0].
DSP Report: Generating DSP I_B_reg[44], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[43] is absorbed into DSP I_B_reg[44].
DSP Report: register UU_Q_reg[44] is absorbed into DSP I_B_reg[44].
DSP Report: register A is absorbed into DSP I_B_reg[44].
DSP Report: register I_B_reg[44] is absorbed into DSP I_B_reg[44].
DSP Report: operator arg is absorbed into DSP I_B_reg[44].
DSP Report: operator arg is absorbed into DSP I_B_reg[44].
DSP Report: Generating DSP I_A_reg[44], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[43] is absorbed into DSP I_A_reg[44].
DSP Report: register UU_I_reg[44] is absorbed into DSP I_A_reg[44].
DSP Report: register A is absorbed into DSP I_A_reg[44].
DSP Report: register I_A_reg[44] is absorbed into DSP I_A_reg[44].
DSP Report: operator arg is absorbed into DSP I_A_reg[44].
DSP Report: operator arg is absorbed into DSP I_A_reg[44].
INFO: [Synth 8-5546] ROM "Clk40MmcmLockedFilter/cPllLockedFilteredLcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RadioClkMmcmLockedFilter/cPllLockedFilteredLcl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UsrpRioTop has port aClockDistrSync driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aPpsOut driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedAct_n[2] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedAct_n[1] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedLink_n[2] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port aLedLink_n[1] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[14] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[13] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[12] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[11] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[10] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[9] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[8] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[7] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[6] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[5] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[4] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[3] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[2] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[1] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Addr[0] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Ba[2] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Ba[1] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Ba[0] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Ras_n driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Cas_n driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3We_n driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Reset_n driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Cke[0] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Cs_n[0] driven by constant 1
WARNING: [Synth 8-3917] design UsrpRioTop has port ddr3Odt[0] driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port Stc3Clk driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aSfp1SCL driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aSfp1SDA driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aSfp2SCL driven by constant 0
WARNING: [Synth 8-3917] design UsrpRioTop has port aSfp2SDA driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode761/cRegDataOut_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode761/cRegDataOut_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode754/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode754/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode740/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode740/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode747/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode747/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_421b226480i_4/\NiFpgaFeedbackNode733/cRegDataOut_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode138/cRegDataOut_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143i_10/\FractionalDecimatorResetControl_411b426681/NiFpgaFeedbackNode145/cRegDataOut_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148i_11/\FractionalInterpolatorAdjustDelayRange_5f1d328192/NiFpgaFeedbackNode13/cRegDataOut_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_641dc28881i_15/\NiFpgaFeedbackNode765/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorCalculateProcessingParameters_641dc28881i_15/\NiFpgaFeedbackNode751/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891i_21/\FractionalDecimatorResetControl_631dd28782/NiFpgaFeedbackNode148/cRegDataOut_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP306i_24/\p_1_out[24]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TOP306i_24/\p_1_out[24]__3 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cMachineState_reg[1]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[53]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[52]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[51]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[50]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[49]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[48]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[47]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[46]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[45]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[44]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[43]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[42]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[41]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[40]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[39]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[38]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[37]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[36]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[35]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[34]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[33]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[32]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[31]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[30]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[29]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[28]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[27]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[26]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[25]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[24]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[23]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[22]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[21]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[20]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[19]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[18]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[17]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[16]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[15]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[14]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[13]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[12]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[11]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[10]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[9]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[8]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[7]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[6]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[5]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[4]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[3]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[2]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[1]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cBufferData_reg[0]) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cIpEnableReg_reg) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3332] Sequential element (SCTL4WireControl.SCTL4wire/cIpReadyForInputLatch_reg) is unused and will be removed from module FxpMultiCycleEnableChainCtrl.
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sStartCalcDelay_reg' and it is trimmed from '12' to '11' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractInterpProcUnit.vhd:249]
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][239]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][238]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][237]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][236]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][235]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][234]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][233]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][232]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][231]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][230]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][229]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][228]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][227]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][226]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][225]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][224]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][223]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][222]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][221]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][220]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][219]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][218]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][217]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][216]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][215]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][214]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][213]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][212]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][211]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][210]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][209]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][208]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][207]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][206]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][205]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][204]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][203]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][202]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][201]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][200]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][199]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][198]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
WARNING: [Synth 8-3332] Sequential element (FractionalDecimatorDistributerSub1Spc_4b1bc26d87/NiFpgaFeedbackNode189/cRegDataOut_reg[1][197]) is unused and will be removed from module FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[7] driven by constant 0
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[6] driven by constant 0
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[5] driven by constant 0
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[4] driven by constant 0
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[3] driven by constant 0
WARNING: [Synth 8-3917] design FDPB1spc2x2pb has port sAccumOutValid[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[33] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[32] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[31] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[30] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[29] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[28] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[27] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[26] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[25] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[24] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[23] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[22] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[21] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[20] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[19] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[18] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[17] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[16] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[15] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[14] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[13] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[12] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[11] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[10] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[9] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[8] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[7] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[6] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[5] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[4] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cFromAccessor_FifoRead_FifoResource121[3] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICRX[4] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICRX[3] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICRX[2] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICRX[1] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICRX[0] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICTx[4] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICTx[3] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICTx[2] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICTx[1] driven by constant 0
WARNING: [Synth 8-3917] design CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0 has port cDiSICTx[0] driven by constant 0
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLclPIpe_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecProcUnitControlx/sCalcPhaseOutLcl_reg' and it is trimmed from '23' to '21' bits. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/FractDecProcUnitControl.vhd:215]
Block RAM DmaPortCommIfcOutputFifoInterfacex/DmaPortOutStrmFifox/DmaPortOutStrmDPRAMx/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmDPRAM_inferred/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalDSP Report: Generating DSP PipeStages.cZReg_reg[0], operation Mode is: (A*B)'.
DSP Report: register PipeStages.cZReg_reg[0] is absorbed into DSP PipeStages.cZReg_reg[0].
DSP Report: operator cZLoc is absorbed into DSP PipeStages.cZReg_reg[0].
DSP Report: Generating DSP PipeStages.cZReg_reg[0], operation Mode is: (A*B)'.
DSP Report: register PipeStages.cZReg_reg[0] is absorbed into DSP PipeStages.cZReg_reg[0].
DSP Report: operator cZLoc is absorbed into DSP PipeStages.cZReg_reg[0].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP eu_Q_B_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[36] is absorbed into DSP eu_Q_B_reg[36].
DSP Report: register UU_Q_for_update_w_reg[36] is absorbed into DSP eu_Q_B_reg[36].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[36].
DSP Report: register eu_Q_B_reg[36] is absorbed into DSP eu_Q_B_reg[36].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[36].
DSP Report: Generating DSP eu_I_A_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[39] is absorbed into DSP eu_I_A_reg[39].
DSP Report: register UU_I_for_update_w_reg[39] is absorbed into DSP eu_I_A_reg[39].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[39].
DSP Report: register eu_I_A_reg[39] is absorbed into DSP eu_I_A_reg[39].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[39].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[39] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[39] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[39] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[38] is absorbed into DSP Q_B_reg[39].
DSP Report: register UU_Q_reg[39] is absorbed into DSP Q_B_reg[39].
DSP Report: register A is absorbed into DSP Q_B_reg[39].
DSP Report: register Q_B_reg[39] is absorbed into DSP Q_B_reg[39].
DSP Report: operator arg is absorbed into DSP Q_B_reg[39].
DSP Report: operator arg is absorbed into DSP Q_B_reg[39].
DSP Report: Generating DSP eu_Q_B_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[39] is absorbed into DSP eu_Q_B_reg[39].
DSP Report: register UU_Q_for_update_w_reg[39] is absorbed into DSP eu_Q_B_reg[39].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[39].
DSP Report: register eu_Q_B_reg[39] is absorbed into DSP eu_Q_B_reg[39].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[39].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[39] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[39] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[39] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[38] is absorbed into DSP Q_A_reg[39].
DSP Report: register UU_I_reg[39] is absorbed into DSP Q_A_reg[39].
DSP Report: register A is absorbed into DSP Q_A_reg[39].
DSP Report: register Q_A_reg[39] is absorbed into DSP Q_A_reg[39].
DSP Report: operator arg is absorbed into DSP Q_A_reg[39].
DSP Report: operator arg is absorbed into DSP Q_A_reg[39].
DSP Report: Generating DSP eu_I_A_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[36] is absorbed into DSP eu_I_A_reg[36].
DSP Report: register UU_I_for_update_w_reg[36] is absorbed into DSP eu_I_A_reg[36].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[36].
DSP Report: register eu_I_A_reg[36] is absorbed into DSP eu_I_A_reg[36].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[36].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[36] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[36] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[36] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[35] is absorbed into DSP Q_B_reg[36].
DSP Report: register UU_Q_reg[36] is absorbed into DSP Q_B_reg[36].
DSP Report: register A is absorbed into DSP Q_B_reg[36].
DSP Report: register Q_B_reg[36] is absorbed into DSP Q_B_reg[36].
DSP Report: operator arg is absorbed into DSP Q_B_reg[36].
DSP Report: operator arg is absorbed into DSP Q_B_reg[36].
DSP Report: Generating DSP Q_A_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[35] is absorbed into DSP Q_A_reg[36].
DSP Report: register UU_I_reg[36] is absorbed into DSP Q_A_reg[36].
DSP Report: register A is absorbed into DSP Q_A_reg[36].
DSP Report: register Q_A_reg[36] is absorbed into DSP Q_A_reg[36].
DSP Report: operator arg is absorbed into DSP Q_A_reg[36].
DSP Report: operator arg is absorbed into DSP Q_A_reg[36].
DSP Report: Generating DSP eu_I_A_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[31] is absorbed into DSP eu_I_A_reg[31].
DSP Report: register UU_I_for_update_w_reg[31] is absorbed into DSP eu_I_A_reg[31].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[31].
DSP Report: register eu_I_A_reg[31] is absorbed into DSP eu_I_A_reg[31].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[31].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[31] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[31] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[31] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[30] is absorbed into DSP Q_B_reg[31].
DSP Report: register UU_Q_reg[31] is absorbed into DSP Q_B_reg[31].
DSP Report: register A is absorbed into DSP Q_B_reg[31].
DSP Report: register Q_B_reg[31] is absorbed into DSP Q_B_reg[31].
DSP Report: operator arg is absorbed into DSP Q_B_reg[31].
DSP Report: operator arg is absorbed into DSP Q_B_reg[31].
DSP Report: Generating DSP eu_Q_B_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[31] is absorbed into DSP eu_Q_B_reg[31].
DSP Report: register UU_Q_for_update_w_reg[31] is absorbed into DSP eu_Q_B_reg[31].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[31].
DSP Report: register eu_Q_B_reg[31] is absorbed into DSP eu_Q_B_reg[31].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[31].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[31] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[31] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[31] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[30] is absorbed into DSP Q_A_reg[31].
DSP Report: register UU_I_reg[31] is absorbed into DSP Q_A_reg[31].
DSP Report: register A is absorbed into DSP Q_A_reg[31].
DSP Report: register Q_A_reg[31] is absorbed into DSP Q_A_reg[31].
DSP Report: operator arg is absorbed into DSP Q_A_reg[31].
DSP Report: operator arg is absorbed into DSP Q_A_reg[31].
DSP Report: Generating DSP eu_I_A_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[29] is absorbed into DSP eu_I_A_reg[29].
DSP Report: register UU_I_for_update_w_reg[29] is absorbed into DSP eu_I_A_reg[29].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[29].
DSP Report: register eu_I_A_reg[29] is absorbed into DSP eu_I_A_reg[29].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[29].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[29] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[29] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[29] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[28] is absorbed into DSP Q_B_reg[29].
DSP Report: register UU_Q_reg[29] is absorbed into DSP Q_B_reg[29].
DSP Report: register A is absorbed into DSP Q_B_reg[29].
DSP Report: register Q_B_reg[29] is absorbed into DSP Q_B_reg[29].
DSP Report: operator arg is absorbed into DSP Q_B_reg[29].
DSP Report: operator arg is absorbed into DSP Q_B_reg[29].
DSP Report: Generating DSP eu_Q_B_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[29] is absorbed into DSP eu_Q_B_reg[29].
DSP Report: register UU_Q_for_update_w_reg[29] is absorbed into DSP eu_Q_B_reg[29].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[29].
DSP Report: register eu_Q_B_reg[29] is absorbed into DSP eu_Q_B_reg[29].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[29].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[29] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[29] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[29] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[28] is absorbed into DSP Q_A_reg[29].
DSP Report: register UU_I_reg[29] is absorbed into DSP Q_A_reg[29].
DSP Report: register A is absorbed into DSP Q_A_reg[29].
DSP Report: register Q_A_reg[29] is absorbed into DSP Q_A_reg[29].
DSP Report: operator arg is absorbed into DSP Q_A_reg[29].
DSP Report: operator arg is absorbed into DSP Q_A_reg[29].
DSP Report: Generating DSP eu_I_A_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[28] is absorbed into DSP eu_I_A_reg[28].
DSP Report: register UU_I_for_update_w_reg[28] is absorbed into DSP eu_I_A_reg[28].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[28].
DSP Report: register eu_I_A_reg[28] is absorbed into DSP eu_I_A_reg[28].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[28].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[28] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[28] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[28] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[27] is absorbed into DSP Q_B_reg[28].
DSP Report: register UU_Q_reg[28] is absorbed into DSP Q_B_reg[28].
DSP Report: register A is absorbed into DSP Q_B_reg[28].
DSP Report: register Q_B_reg[28] is absorbed into DSP Q_B_reg[28].
DSP Report: operator arg is absorbed into DSP Q_B_reg[28].
DSP Report: operator arg is absorbed into DSP Q_B_reg[28].
DSP Report: Generating DSP eu_Q_B_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[28] is absorbed into DSP eu_Q_B_reg[28].
DSP Report: register UU_Q_for_update_w_reg[28] is absorbed into DSP eu_Q_B_reg[28].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[28].
DSP Report: register eu_Q_B_reg[28] is absorbed into DSP eu_Q_B_reg[28].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[28].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[28] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[28] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[28] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[27] is absorbed into DSP Q_A_reg[28].
DSP Report: register UU_I_reg[28] is absorbed into DSP Q_A_reg[28].
DSP Report: register A is absorbed into DSP Q_A_reg[28].
DSP Report: register Q_A_reg[28] is absorbed into DSP Q_A_reg[28].
DSP Report: operator arg is absorbed into DSP Q_A_reg[28].
DSP Report: operator arg is absorbed into DSP Q_A_reg[28].
DSP Report: Generating DSP eu_I_A_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[27] is absorbed into DSP eu_I_A_reg[27].
DSP Report: register UU_I_for_update_w_reg[27] is absorbed into DSP eu_I_A_reg[27].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[27].
DSP Report: register eu_I_A_reg[27] is absorbed into DSP eu_I_A_reg[27].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[27].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[27] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[27] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[27] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[26] is absorbed into DSP Q_B_reg[27].
DSP Report: register UU_Q_reg[27] is absorbed into DSP Q_B_reg[27].
DSP Report: register A is absorbed into DSP Q_B_reg[27].
DSP Report: register Q_B_reg[27] is absorbed into DSP Q_B_reg[27].
DSP Report: operator arg is absorbed into DSP Q_B_reg[27].
DSP Report: operator arg is absorbed into DSP Q_B_reg[27].
DSP Report: Generating DSP eu_Q_B_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[27] is absorbed into DSP eu_Q_B_reg[27].
DSP Report: register UU_Q_for_update_w_reg[27] is absorbed into DSP eu_Q_B_reg[27].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[27].
DSP Report: register eu_Q_B_reg[27] is absorbed into DSP eu_Q_B_reg[27].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[27].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[27] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[27] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[27] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[26] is absorbed into DSP Q_A_reg[27].
DSP Report: register UU_I_reg[27] is absorbed into DSP Q_A_reg[27].
DSP Report: register A is absorbed into DSP Q_A_reg[27].
DSP Report: register Q_A_reg[27] is absorbed into DSP Q_A_reg[27].
DSP Report: operator arg is absorbed into DSP Q_A_reg[27].
DSP Report: operator arg is absorbed into DSP Q_A_reg[27].
DSP Report: Generating DSP eu_I_A_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[23] is absorbed into DSP eu_I_A_reg[23].
DSP Report: register UU_I_for_update_w_reg[23] is absorbed into DSP eu_I_A_reg[23].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[23].
DSP Report: register eu_I_A_reg[23] is absorbed into DSP eu_I_A_reg[23].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[23].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[23] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[23] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[23] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[22] is absorbed into DSP Q_B_reg[23].
DSP Report: register UU_Q_reg[23] is absorbed into DSP Q_B_reg[23].
DSP Report: register A is absorbed into DSP Q_B_reg[23].
DSP Report: register Q_B_reg[23] is absorbed into DSP Q_B_reg[23].
DSP Report: operator arg is absorbed into DSP Q_B_reg[23].
DSP Report: operator arg is absorbed into DSP Q_B_reg[23].
DSP Report: Generating DSP eu_Q_B_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[23] is absorbed into DSP eu_Q_B_reg[23].
DSP Report: register UU_Q_for_update_w_reg[23] is absorbed into DSP eu_Q_B_reg[23].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[23].
DSP Report: register eu_Q_B_reg[23] is absorbed into DSP eu_Q_B_reg[23].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[23].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[23] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[23] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[23] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[22] is absorbed into DSP Q_A_reg[23].
DSP Report: register UU_I_reg[23] is absorbed into DSP Q_A_reg[23].
DSP Report: register A is absorbed into DSP Q_A_reg[23].
DSP Report: register Q_A_reg[23] is absorbed into DSP Q_A_reg[23].
DSP Report: operator arg is absorbed into DSP Q_A_reg[23].
DSP Report: operator arg is absorbed into DSP Q_A_reg[23].
DSP Report: Generating DSP eu_I_A_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[22] is absorbed into DSP eu_I_A_reg[22].
DSP Report: register UU_I_for_update_w_reg[22] is absorbed into DSP eu_I_A_reg[22].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[22].
DSP Report: register eu_I_A_reg[22] is absorbed into DSP eu_I_A_reg[22].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[22].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[22] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[22] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[22] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[21] is absorbed into DSP Q_B_reg[22].
DSP Report: register UU_Q_reg[22] is absorbed into DSP Q_B_reg[22].
DSP Report: register A is absorbed into DSP Q_B_reg[22].
DSP Report: register Q_B_reg[22] is absorbed into DSP Q_B_reg[22].
DSP Report: operator arg is absorbed into DSP Q_B_reg[22].
DSP Report: operator arg is absorbed into DSP Q_B_reg[22].
DSP Report: Generating DSP eu_Q_B_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[22] is absorbed into DSP eu_Q_B_reg[22].
DSP Report: register UU_Q_for_update_w_reg[22] is absorbed into DSP eu_Q_B_reg[22].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[22].
DSP Report: register eu_Q_B_reg[22] is absorbed into DSP eu_Q_B_reg[22].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[22].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[22] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[22] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[22] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[21] is absorbed into DSP Q_A_reg[22].
DSP Report: register UU_I_reg[22] is absorbed into DSP Q_A_reg[22].
DSP Report: register A is absorbed into DSP Q_A_reg[22].
DSP Report: register Q_A_reg[22] is absorbed into DSP Q_A_reg[22].
DSP Report: operator arg is absorbed into DSP Q_A_reg[22].
DSP Report: operator arg is absorbed into DSP Q_A_reg[22].
DSP Report: Generating DSP eu_I_A_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[20] is absorbed into DSP eu_I_A_reg[20].
DSP Report: register UU_I_for_update_w_reg[20] is absorbed into DSP eu_I_A_reg[20].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[20].
DSP Report: register eu_I_A_reg[20] is absorbed into DSP eu_I_A_reg[20].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[20].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[20] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[20] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[20] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[19] is absorbed into DSP Q_B_reg[20].
DSP Report: register UU_Q_reg[20] is absorbed into DSP Q_B_reg[20].
DSP Report: register A is absorbed into DSP Q_B_reg[20].
DSP Report: register Q_B_reg[20] is absorbed into DSP Q_B_reg[20].
DSP Report: operator arg is absorbed into DSP Q_B_reg[20].
DSP Report: operator arg is absorbed into DSP Q_B_reg[20].
DSP Report: Generating DSP eu_Q_B_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[20] is absorbed into DSP eu_Q_B_reg[20].
DSP Report: register UU_Q_for_update_w_reg[20] is absorbed into DSP eu_Q_B_reg[20].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[20].
DSP Report: register eu_Q_B_reg[20] is absorbed into DSP eu_Q_B_reg[20].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[20].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[20] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[20] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[20] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[19] is absorbed into DSP Q_A_reg[20].
DSP Report: register UU_I_reg[20] is absorbed into DSP Q_A_reg[20].
DSP Report: register A is absorbed into DSP Q_A_reg[20].
DSP Report: register Q_A_reg[20] is absorbed into DSP Q_A_reg[20].
DSP Report: operator arg is absorbed into DSP Q_A_reg[20].
DSP Report: operator arg is absorbed into DSP Q_A_reg[20].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[36] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[36] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[36] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[35] is absorbed into DSP I_B_reg[36].
DSP Report: register UU_Q_reg[36] is absorbed into DSP I_B_reg[36].
DSP Report: register A is absorbed into DSP I_B_reg[36].
DSP Report: register I_B_reg[36] is absorbed into DSP I_B_reg[36].
DSP Report: operator arg is absorbed into DSP I_B_reg[36].
DSP Report: operator arg is absorbed into DSP I_B_reg[36].
DSP Report: Generating DSP I_A_reg[36], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[35] is absorbed into DSP I_A_reg[36].
DSP Report: register UU_I_reg[36] is absorbed into DSP I_A_reg[36].
DSP Report: register A is absorbed into DSP I_A_reg[36].
DSP Report: register I_A_reg[36] is absorbed into DSP I_A_reg[36].
DSP Report: operator arg is absorbed into DSP I_A_reg[36].
DSP Report: operator arg is absorbed into DSP I_A_reg[36].
DSP Report: Generating DSP I_B_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[22] is absorbed into DSP I_B_reg[23].
DSP Report: register UU_Q_reg[23] is absorbed into DSP I_B_reg[23].
DSP Report: register A is absorbed into DSP I_B_reg[23].
DSP Report: register I_B_reg[23] is absorbed into DSP I_B_reg[23].
DSP Report: operator arg is absorbed into DSP I_B_reg[23].
DSP Report: operator arg is absorbed into DSP I_B_reg[23].
DSP Report: Generating DSP I_A_reg[23], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[22] is absorbed into DSP I_A_reg[23].
DSP Report: register UU_I_reg[23] is absorbed into DSP I_A_reg[23].
DSP Report: register A is absorbed into DSP I_A_reg[23].
DSP Report: register I_A_reg[23] is absorbed into DSP I_A_reg[23].
DSP Report: operator arg is absorbed into DSP I_A_reg[23].
DSP Report: operator arg is absorbed into DSP I_A_reg[23].
DSP Report: Generating DSP I_B_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[21] is absorbed into DSP I_B_reg[22].
DSP Report: register UU_Q_reg[22] is absorbed into DSP I_B_reg[22].
DSP Report: register A is absorbed into DSP I_B_reg[22].
DSP Report: register I_B_reg[22] is absorbed into DSP I_B_reg[22].
DSP Report: operator arg is absorbed into DSP I_B_reg[22].
DSP Report: operator arg is absorbed into DSP I_B_reg[22].
DSP Report: Generating DSP I_A_reg[22], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[21] is absorbed into DSP I_A_reg[22].
DSP Report: register UU_I_reg[22] is absorbed into DSP I_A_reg[22].
DSP Report: register A is absorbed into DSP I_A_reg[22].
DSP Report: register I_A_reg[22] is absorbed into DSP I_A_reg[22].
DSP Report: operator arg is absorbed into DSP I_A_reg[22].
DSP Report: operator arg is absorbed into DSP I_A_reg[22].
DSP Report: Generating DSP I_B_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[19] is absorbed into DSP I_B_reg[20].
DSP Report: register UU_Q_reg[20] is absorbed into DSP I_B_reg[20].
DSP Report: register A is absorbed into DSP I_B_reg[20].
DSP Report: register I_B_reg[20] is absorbed into DSP I_B_reg[20].
DSP Report: operator arg is absorbed into DSP I_B_reg[20].
DSP Report: operator arg is absorbed into DSP I_B_reg[20].
DSP Report: Generating DSP I_A_reg[20], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[19] is absorbed into DSP I_A_reg[20].
DSP Report: register UU_I_reg[20] is absorbed into DSP I_A_reg[20].
DSP Report: register A is absorbed into DSP I_A_reg[20].
DSP Report: register I_A_reg[20] is absorbed into DSP I_A_reg[20].
DSP Report: operator arg is absorbed into DSP I_A_reg[20].
DSP Report: operator arg is absorbed into DSP I_A_reg[20].
DSP Report: Generating DSP I_B_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[26] is absorbed into DSP I_B_reg[27].
DSP Report: register UU_Q_reg[27] is absorbed into DSP I_B_reg[27].
DSP Report: register A is absorbed into DSP I_B_reg[27].
DSP Report: register I_B_reg[27] is absorbed into DSP I_B_reg[27].
DSP Report: operator arg is absorbed into DSP I_B_reg[27].
DSP Report: operator arg is absorbed into DSP I_B_reg[27].
DSP Report: Generating DSP I_A_reg[27], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[26] is absorbed into DSP I_A_reg[27].
DSP Report: register UU_I_reg[27] is absorbed into DSP I_A_reg[27].
DSP Report: register A is absorbed into DSP I_A_reg[27].
DSP Report: register I_A_reg[27] is absorbed into DSP I_A_reg[27].
DSP Report: operator arg is absorbed into DSP I_A_reg[27].
DSP Report: operator arg is absorbed into DSP I_A_reg[27].
DSP Report: Generating DSP I_B_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[38] is absorbed into DSP I_B_reg[39].
DSP Report: register UU_Q_reg[39] is absorbed into DSP I_B_reg[39].
DSP Report: register A is absorbed into DSP I_B_reg[39].
DSP Report: register I_B_reg[39] is absorbed into DSP I_B_reg[39].
DSP Report: operator arg is absorbed into DSP I_B_reg[39].
DSP Report: operator arg is absorbed into DSP I_B_reg[39].
DSP Report: Generating DSP I_A_reg[39], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[38] is absorbed into DSP I_A_reg[39].
DSP Report: register UU_I_reg[39] is absorbed into DSP I_A_reg[39].
DSP Report: register A is absorbed into DSP I_A_reg[39].
DSP Report: register I_A_reg[39] is absorbed into DSP I_A_reg[39].
DSP Report: operator arg is absorbed into DSP I_A_reg[39].
DSP Report: operator arg is absorbed into DSP I_A_reg[39].
DSP Report: Generating DSP eu_I_A_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[32] is absorbed into DSP eu_I_A_reg[32].
DSP Report: register UU_I_for_update_w_reg[32] is absorbed into DSP eu_I_A_reg[32].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[32].
DSP Report: register eu_I_A_reg[32] is absorbed into DSP eu_I_A_reg[32].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[32].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[32] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[32] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[32] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[31] is absorbed into DSP Q_B_reg[32].
DSP Report: register UU_Q_reg[32] is absorbed into DSP Q_B_reg[32].
DSP Report: register A is absorbed into DSP Q_B_reg[32].
DSP Report: register Q_B_reg[32] is absorbed into DSP Q_B_reg[32].
DSP Report: operator arg is absorbed into DSP Q_B_reg[32].
DSP Report: operator arg is absorbed into DSP Q_B_reg[32].
DSP Report: Generating DSP eu_Q_B_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[32] is absorbed into DSP eu_Q_B_reg[32].
DSP Report: register UU_Q_for_update_w_reg[32] is absorbed into DSP eu_Q_B_reg[32].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[32].
DSP Report: register eu_Q_B_reg[32] is absorbed into DSP eu_Q_B_reg[32].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[32].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[32] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[32] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[32] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[31] is absorbed into DSP Q_A_reg[32].
DSP Report: register UU_I_reg[32] is absorbed into DSP Q_A_reg[32].
DSP Report: register A is absorbed into DSP Q_A_reg[32].
DSP Report: register Q_A_reg[32] is absorbed into DSP Q_A_reg[32].
DSP Report: operator arg is absorbed into DSP Q_A_reg[32].
DSP Report: operator arg is absorbed into DSP Q_A_reg[32].
DSP Report: Generating DSP I_B_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[30] is absorbed into DSP I_B_reg[31].
DSP Report: register UU_Q_reg[31] is absorbed into DSP I_B_reg[31].
DSP Report: register A is absorbed into DSP I_B_reg[31].
DSP Report: register I_B_reg[31] is absorbed into DSP I_B_reg[31].
DSP Report: operator arg is absorbed into DSP I_B_reg[31].
DSP Report: operator arg is absorbed into DSP I_B_reg[31].
DSP Report: Generating DSP I_A_reg[31], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[30] is absorbed into DSP I_A_reg[31].
DSP Report: register UU_I_reg[31] is absorbed into DSP I_A_reg[31].
DSP Report: register A is absorbed into DSP I_A_reg[31].
DSP Report: register I_A_reg[31] is absorbed into DSP I_A_reg[31].
DSP Report: operator arg is absorbed into DSP I_A_reg[31].
DSP Report: operator arg is absorbed into DSP I_A_reg[31].
DSP Report: Generating DSP I_B_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[28] is absorbed into DSP I_B_reg[29].
DSP Report: register UU_Q_reg[29] is absorbed into DSP I_B_reg[29].
DSP Report: register A is absorbed into DSP I_B_reg[29].
DSP Report: register I_B_reg[29] is absorbed into DSP I_B_reg[29].
DSP Report: operator arg is absorbed into DSP I_B_reg[29].
DSP Report: operator arg is absorbed into DSP I_B_reg[29].
DSP Report: Generating DSP I_A_reg[29], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[28] is absorbed into DSP I_A_reg[29].
DSP Report: register UU_I_reg[29] is absorbed into DSP I_A_reg[29].
DSP Report: register A is absorbed into DSP I_A_reg[29].
DSP Report: register I_A_reg[29] is absorbed into DSP I_A_reg[29].
DSP Report: operator arg is absorbed into DSP I_A_reg[29].
DSP Report: operator arg is absorbed into DSP I_A_reg[29].
DSP Report: Generating DSP I_A_reg[28], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[27] is absorbed into DSP I_A_reg[28].
DSP Report: register UU_I_reg[28] is absorbed into DSP I_A_reg[28].
DSP Report: register A is absorbed into DSP I_A_reg[28].
DSP Report: register I_A_reg[28] is absorbed into DSP I_A_reg[28].
DSP Report: operator arg is absorbed into DSP I_A_reg[28].
DSP Report: operator arg is absorbed into DSP I_A_reg[28].
DSP Report: Generating DSP I_B_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[31] is absorbed into DSP I_B_reg[32].
DSP Report: register UU_Q_reg[32] is absorbed into DSP I_B_reg[32].
DSP Report: register A is absorbed into DSP I_B_reg[32].
DSP Report: register I_B_reg[32] is absorbed into DSP I_B_reg[32].
DSP Report: operator arg is absorbed into DSP I_B_reg[32].
DSP Report: operator arg is absorbed into DSP I_B_reg[32].
DSP Report: Generating DSP I_A_reg[32], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[31] is absorbed into DSP I_A_reg[32].
DSP Report: register UU_I_reg[32] is absorbed into DSP I_A_reg[32].
DSP Report: register A is absorbed into DSP I_A_reg[32].
DSP Report: register I_A_reg[32] is absorbed into DSP I_A_reg[32].
DSP Report: operator arg is absorbed into DSP I_A_reg[32].
DSP Report: operator arg is absorbed into DSP I_A_reg[32].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP eu_I_A_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[35] is absorbed into DSP eu_I_A_reg[35].
DSP Report: register UU_I_for_update_w_reg[35] is absorbed into DSP eu_I_A_reg[35].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[35].
DSP Report: register eu_I_A_reg[35] is absorbed into DSP eu_I_A_reg[35].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[35].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[35] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[35] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[35] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[34] is absorbed into DSP Q_B_reg[35].
DSP Report: register UU_Q_reg[35] is absorbed into DSP Q_B_reg[35].
DSP Report: register A is absorbed into DSP Q_B_reg[35].
DSP Report: register Q_B_reg[35] is absorbed into DSP Q_B_reg[35].
DSP Report: operator arg is absorbed into DSP Q_B_reg[35].
DSP Report: operator arg is absorbed into DSP Q_B_reg[35].
DSP Report: Generating DSP eu_Q_B_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[35] is absorbed into DSP eu_Q_B_reg[35].
DSP Report: register UU_Q_for_update_w_reg[35] is absorbed into DSP eu_Q_B_reg[35].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[35].
DSP Report: register eu_Q_B_reg[35] is absorbed into DSP eu_Q_B_reg[35].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[35].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[35] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[35] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[35] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[34] is absorbed into DSP Q_A_reg[35].
DSP Report: register UU_I_reg[35] is absorbed into DSP Q_A_reg[35].
DSP Report: register A is absorbed into DSP Q_A_reg[35].
DSP Report: register Q_A_reg[35] is absorbed into DSP Q_A_reg[35].
DSP Report: operator arg is absorbed into DSP Q_A_reg[35].
DSP Report: operator arg is absorbed into DSP Q_A_reg[35].
DSP Report: Generating DSP eu_I_A_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[34] is absorbed into DSP eu_I_A_reg[34].
DSP Report: register UU_I_for_update_w_reg[34] is absorbed into DSP eu_I_A_reg[34].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[34].
DSP Report: register eu_I_A_reg[34] is absorbed into DSP eu_I_A_reg[34].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[34].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[34] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[34] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[34] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[33] is absorbed into DSP Q_B_reg[34].
DSP Report: register UU_Q_reg[34] is absorbed into DSP Q_B_reg[34].
DSP Report: register A is absorbed into DSP Q_B_reg[34].
DSP Report: register Q_B_reg[34] is absorbed into DSP Q_B_reg[34].
DSP Report: operator arg is absorbed into DSP Q_B_reg[34].
DSP Report: operator arg is absorbed into DSP Q_B_reg[34].
DSP Report: Generating DSP eu_Q_B_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[34] is absorbed into DSP eu_Q_B_reg[34].
DSP Report: register UU_Q_for_update_w_reg[34] is absorbed into DSP eu_Q_B_reg[34].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[34].
DSP Report: register eu_Q_B_reg[34] is absorbed into DSP eu_Q_B_reg[34].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[34].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[34] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[34] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[34] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[33] is absorbed into DSP Q_A_reg[34].
DSP Report: register UU_I_reg[34] is absorbed into DSP Q_A_reg[34].
DSP Report: register A is absorbed into DSP Q_A_reg[34].
DSP Report: register Q_A_reg[34] is absorbed into DSP Q_A_reg[34].
DSP Report: operator arg is absorbed into DSP Q_A_reg[34].
DSP Report: operator arg is absorbed into DSP Q_A_reg[34].
DSP Report: Generating DSP eu_I_A_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[33] is absorbed into DSP eu_I_A_reg[33].
DSP Report: register UU_I_for_update_w_reg[33] is absorbed into DSP eu_I_A_reg[33].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[33].
DSP Report: register eu_I_A_reg[33] is absorbed into DSP eu_I_A_reg[33].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[33].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[33] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[33] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[33] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[32] is absorbed into DSP Q_B_reg[33].
DSP Report: register UU_Q_reg[33] is absorbed into DSP Q_B_reg[33].
DSP Report: register A is absorbed into DSP Q_B_reg[33].
DSP Report: register Q_B_reg[33] is absorbed into DSP Q_B_reg[33].
DSP Report: operator arg is absorbed into DSP Q_B_reg[33].
DSP Report: operator arg is absorbed into DSP Q_B_reg[33].
DSP Report: Generating DSP eu_Q_B_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[33] is absorbed into DSP eu_Q_B_reg[33].
DSP Report: register UU_Q_for_update_w_reg[33] is absorbed into DSP eu_Q_B_reg[33].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[33].
DSP Report: register eu_Q_B_reg[33] is absorbed into DSP eu_Q_B_reg[33].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[33].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[33] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[33] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[33] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[32] is absorbed into DSP Q_A_reg[33].
DSP Report: register UU_I_reg[33] is absorbed into DSP Q_A_reg[33].
DSP Report: register A is absorbed into DSP Q_A_reg[33].
DSP Report: register Q_A_reg[33] is absorbed into DSP Q_A_reg[33].
DSP Report: operator arg is absorbed into DSP Q_A_reg[33].
DSP Report: operator arg is absorbed into DSP Q_A_reg[33].
DSP Report: Generating DSP eu_I_A_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[37] is absorbed into DSP eu_I_A_reg[37].
DSP Report: register UU_I_for_update_w_reg[37] is absorbed into DSP eu_I_A_reg[37].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[37].
DSP Report: register eu_I_A_reg[37] is absorbed into DSP eu_I_A_reg[37].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[37].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[37] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[37] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[37] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[36] is absorbed into DSP Q_B_reg[37].
DSP Report: register UU_Q_reg[37] is absorbed into DSP Q_B_reg[37].
DSP Report: register A is absorbed into DSP Q_B_reg[37].
DSP Report: register Q_B_reg[37] is absorbed into DSP Q_B_reg[37].
DSP Report: operator arg is absorbed into DSP Q_B_reg[37].
DSP Report: operator arg is absorbed into DSP Q_B_reg[37].
DSP Report: Generating DSP eu_Q_B_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[37] is absorbed into DSP eu_Q_B_reg[37].
DSP Report: register UU_Q_for_update_w_reg[37] is absorbed into DSP eu_Q_B_reg[37].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[37].
DSP Report: register eu_Q_B_reg[37] is absorbed into DSP eu_Q_B_reg[37].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[37].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[37] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[37] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[37] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[36] is absorbed into DSP Q_A_reg[37].
DSP Report: register UU_I_reg[37] is absorbed into DSP Q_A_reg[37].
DSP Report: register A is absorbed into DSP Q_A_reg[37].
DSP Report: register Q_A_reg[37] is absorbed into DSP Q_A_reg[37].
DSP Report: operator arg is absorbed into DSP Q_A_reg[37].
DSP Report: operator arg is absorbed into DSP Q_A_reg[37].
DSP Report: Generating DSP I_B_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[36] is absorbed into DSP I_B_reg[37].
DSP Report: register UU_Q_reg[37] is absorbed into DSP I_B_reg[37].
DSP Report: register A is absorbed into DSP I_B_reg[37].
DSP Report: register I_B_reg[37] is absorbed into DSP I_B_reg[37].
DSP Report: operator arg is absorbed into DSP I_B_reg[37].
DSP Report: operator arg is absorbed into DSP I_B_reg[37].
DSP Report: Generating DSP I_A_reg[37], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[36] is absorbed into DSP I_A_reg[37].
DSP Report: register UU_I_reg[37] is absorbed into DSP I_A_reg[37].
DSP Report: register A is absorbed into DSP I_A_reg[37].
DSP Report: register I_A_reg[37] is absorbed into DSP I_A_reg[37].
DSP Report: operator arg is absorbed into DSP I_A_reg[37].
DSP Report: operator arg is absorbed into DSP I_A_reg[37].
DSP Report: Generating DSP I_B_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[34] is absorbed into DSP I_B_reg[35].
DSP Report: register UU_Q_reg[35] is absorbed into DSP I_B_reg[35].
DSP Report: register A is absorbed into DSP I_B_reg[35].
DSP Report: register I_B_reg[35] is absorbed into DSP I_B_reg[35].
DSP Report: operator arg is absorbed into DSP I_B_reg[35].
DSP Report: operator arg is absorbed into DSP I_B_reg[35].
DSP Report: Generating DSP I_A_reg[35], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[34] is absorbed into DSP I_A_reg[35].
DSP Report: register UU_I_reg[35] is absorbed into DSP I_A_reg[35].
DSP Report: register A is absorbed into DSP I_A_reg[35].
DSP Report: register I_A_reg[35] is absorbed into DSP I_A_reg[35].
DSP Report: operator arg is absorbed into DSP I_A_reg[35].
DSP Report: operator arg is absorbed into DSP I_A_reg[35].
DSP Report: Generating DSP I_B_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[33] is absorbed into DSP I_B_reg[34].
DSP Report: register UU_Q_reg[34] is absorbed into DSP I_B_reg[34].
DSP Report: register A is absorbed into DSP I_B_reg[34].
DSP Report: register I_B_reg[34] is absorbed into DSP I_B_reg[34].
DSP Report: operator arg is absorbed into DSP I_B_reg[34].
DSP Report: operator arg is absorbed into DSP I_B_reg[34].
DSP Report: Generating DSP I_A_reg[34], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[33] is absorbed into DSP I_A_reg[34].
DSP Report: register UU_I_reg[34] is absorbed into DSP I_A_reg[34].
DSP Report: register A is absorbed into DSP I_A_reg[34].
DSP Report: register I_A_reg[34] is absorbed into DSP I_A_reg[34].
DSP Report: operator arg is absorbed into DSP I_A_reg[34].
DSP Report: operator arg is absorbed into DSP I_A_reg[34].
DSP Report: Generating DSP I_B_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[32] is absorbed into DSP I_B_reg[33].
DSP Report: register UU_Q_reg[33] is absorbed into DSP I_B_reg[33].
DSP Report: register A is absorbed into DSP I_B_reg[33].
DSP Report: register I_B_reg[33] is absorbed into DSP I_B_reg[33].
DSP Report: operator arg is absorbed into DSP I_B_reg[33].
DSP Report: operator arg is absorbed into DSP I_B_reg[33].
DSP Report: Generating DSP I_A_reg[33], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[32] is absorbed into DSP I_A_reg[33].
DSP Report: register UU_I_reg[33] is absorbed into DSP I_A_reg[33].
DSP Report: register A is absorbed into DSP I_A_reg[33].
DSP Report: register I_A_reg[33] is absorbed into DSP I_A_reg[33].
DSP Report: operator arg is absorbed into DSP I_A_reg[33].
DSP Report: operator arg is absorbed into DSP I_A_reg[33].
DSP Report: Generating DSP eu_Q_B_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[42] is absorbed into DSP eu_Q_B_reg[42].
DSP Report: register UU_Q_for_update_w_reg[42] is absorbed into DSP eu_Q_B_reg[42].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[42].
DSP Report: register eu_Q_B_reg[42] is absorbed into DSP eu_Q_B_reg[42].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[42].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[42] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[42] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[42] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_I_A_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[42] is absorbed into DSP eu_I_A_reg[42].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[42].
DSP Report: register UU_I_for_update_w_reg[42] is absorbed into DSP eu_I_A_reg[42].
DSP Report: register eu_I_A_reg[42] is absorbed into DSP eu_I_A_reg[42].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[42].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[42] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[42] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[42] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_Q_B_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[10] is absorbed into DSP eu_Q_B_reg[10].
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP eu_Q_B_reg[10].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[10].
DSP Report: register eu_Q_B_reg[10] is absorbed into DSP eu_Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[10].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[10] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_I_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[10].
DSP Report: register UU_I_for_update_w_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: register eu_I_A_reg[10] is absorbed into DSP eu_I_A_reg[10].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[10].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[10] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[10] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[10] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[43], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[42] is absorbed into DSP I_B_reg[43].
DSP Report: register UU_Q_reg[43] is absorbed into DSP I_B_reg[43].
DSP Report: register A is absorbed into DSP I_B_reg[43].
DSP Report: register I_B_reg[43] is absorbed into DSP I_B_reg[43].
DSP Report: operator arg is absorbed into DSP I_B_reg[43].
DSP Report: operator arg is absorbed into DSP I_B_reg[43].
DSP Report: Generating DSP I_A_reg[43], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[42] is absorbed into DSP I_A_reg[43].
DSP Report: register UU_I_reg[43] is absorbed into DSP I_A_reg[43].
DSP Report: register A is absorbed into DSP I_A_reg[43].
DSP Report: register I_A_reg[43] is absorbed into DSP I_A_reg[43].
DSP Report: operator arg is absorbed into DSP I_A_reg[43].
DSP Report: operator arg is absorbed into DSP I_A_reg[43].
DSP Report: Generating DSP I_B_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[41] is absorbed into DSP I_B_reg[42].
DSP Report: register UU_Q_reg[42] is absorbed into DSP I_B_reg[42].
DSP Report: register A is absorbed into DSP I_B_reg[42].
DSP Report: register I_B_reg[42] is absorbed into DSP I_B_reg[42].
DSP Report: operator arg is absorbed into DSP I_B_reg[42].
DSP Report: operator arg is absorbed into DSP I_B_reg[42].
DSP Report: Generating DSP I_A_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[41] is absorbed into DSP I_A_reg[42].
DSP Report: register UU_I_reg[42] is absorbed into DSP I_A_reg[42].
DSP Report: register A is absorbed into DSP I_A_reg[42].
DSP Report: register I_A_reg[42] is absorbed into DSP I_A_reg[42].
DSP Report: operator arg is absorbed into DSP I_A_reg[42].
DSP Report: operator arg is absorbed into DSP I_A_reg[42].
DSP Report: Generating DSP eu_Q_B_reg[40], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[40] is absorbed into DSP eu_Q_B_reg[40].
DSP Report: register UU_Q_for_update_w_reg[40] is absorbed into DSP eu_Q_B_reg[40].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[40].
DSP Report: register eu_Q_B_reg[40] is absorbed into DSP eu_Q_B_reg[40].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[40].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[40] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[40] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[40] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[40], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[39] is absorbed into DSP I_B_reg[40].
DSP Report: register UU_Q_reg[40] is absorbed into DSP I_B_reg[40].
DSP Report: register A is absorbed into DSP I_B_reg[40].
DSP Report: register I_B_reg[40] is absorbed into DSP I_B_reg[40].
DSP Report: operator arg is absorbed into DSP I_B_reg[40].
DSP Report: operator arg is absorbed into DSP I_B_reg[40].
DSP Report: Generating DSP eu_I_A_reg[40], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[40].
DSP Report: register UU_I_for_update_w_reg[40] is absorbed into DSP eu_I_A_reg[40].
DSP Report: register eu_I_A_reg[40] is absorbed into DSP eu_I_A_reg[40].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[40].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[40] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[40] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[40] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[40], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[39] is absorbed into DSP I_A_reg[40].
DSP Report: register UU_I_reg[40] is absorbed into DSP I_A_reg[40].
DSP Report: register A is absorbed into DSP I_A_reg[40].
DSP Report: register I_A_reg[40] is absorbed into DSP I_A_reg[40].
DSP Report: operator arg is absorbed into DSP I_A_reg[40].
DSP Report: operator arg is absorbed into DSP I_A_reg[40].
DSP Report: Generating DSP eu_Q_B_reg[43], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[43] is absorbed into DSP eu_Q_B_reg[43].
DSP Report: register UU_Q_for_update_w_reg[43] is absorbed into DSP eu_Q_B_reg[43].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[43].
DSP Report: register eu_Q_B_reg[43] is absorbed into DSP eu_Q_B_reg[43].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[43].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[43] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[43] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[43] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_I_A_reg[43], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[43].
DSP Report: register UU_I_for_update_w_reg[43] is absorbed into DSP eu_I_A_reg[43].
DSP Report: register eu_I_A_reg[43] is absorbed into DSP eu_I_A_reg[43].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[43].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[43] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[43] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[43] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[43], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[42] is absorbed into DSP Q_B_reg[43].
DSP Report: register UU_Q_reg[43] is absorbed into DSP Q_B_reg[43].
DSP Report: register A is absorbed into DSP Q_B_reg[43].
DSP Report: register Q_B_reg[43] is absorbed into DSP Q_B_reg[43].
DSP Report: operator arg is absorbed into DSP Q_B_reg[43].
DSP Report: operator arg is absorbed into DSP Q_B_reg[43].
DSP Report: Generating DSP Q_A_reg[43], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[42] is absorbed into DSP Q_A_reg[43].
DSP Report: register UU_I_reg[43] is absorbed into DSP Q_A_reg[43].
DSP Report: register A is absorbed into DSP Q_A_reg[43].
DSP Report: register Q_A_reg[43] is absorbed into DSP Q_A_reg[43].
DSP Report: operator arg is absorbed into DSP Q_A_reg[43].
DSP Report: operator arg is absorbed into DSP Q_A_reg[43].
DSP Report: Generating DSP Q_B_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[41] is absorbed into DSP Q_B_reg[42].
DSP Report: register UU_Q_reg[42] is absorbed into DSP Q_B_reg[42].
DSP Report: register A is absorbed into DSP Q_B_reg[42].
DSP Report: register Q_B_reg[42] is absorbed into DSP Q_B_reg[42].
DSP Report: operator arg is absorbed into DSP Q_B_reg[42].
DSP Report: operator arg is absorbed into DSP Q_B_reg[42].
DSP Report: Generating DSP Q_A_reg[42], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[41] is absorbed into DSP Q_A_reg[42].
DSP Report: register UU_I_reg[42] is absorbed into DSP Q_A_reg[42].
DSP Report: register A is absorbed into DSP Q_A_reg[42].
DSP Report: register Q_A_reg[42] is absorbed into DSP Q_A_reg[42].
DSP Report: operator arg is absorbed into DSP Q_A_reg[42].
DSP Report: operator arg is absorbed into DSP Q_A_reg[42].
DSP Report: Generating DSP Q_B_reg[40], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[39] is absorbed into DSP Q_B_reg[40].
DSP Report: register UU_Q_reg[40] is absorbed into DSP Q_B_reg[40].
DSP Report: register A is absorbed into DSP Q_B_reg[40].
DSP Report: register Q_B_reg[40] is absorbed into DSP Q_B_reg[40].
DSP Report: operator arg is absorbed into DSP Q_B_reg[40].
DSP Report: operator arg is absorbed into DSP Q_B_reg[40].
DSP Report: Generating DSP Q_A_reg[40], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[39] is absorbed into DSP Q_A_reg[40].
DSP Report: register UU_I_reg[40] is absorbed into DSP Q_A_reg[40].
DSP Report: register A is absorbed into DSP Q_A_reg[40].
DSP Report: register Q_A_reg[40] is absorbed into DSP Q_A_reg[40].
DSP Report: operator arg is absorbed into DSP Q_A_reg[40].
DSP Report: operator arg is absorbed into DSP Q_A_reg[40].
DSP Report: Generating DSP eu_Q_B_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[14] is absorbed into DSP eu_Q_B_reg[14].
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP eu_Q_B_reg[14].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[14].
DSP Report: register eu_Q_B_reg[14] is absorbed into DSP eu_Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[14].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[14] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: register A is absorbed into DSP I_B_reg[14].
DSP Report: register I_B_reg[14] is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: operator arg is absorbed into DSP I_B_reg[14].
DSP Report: Generating DSP eu_I_A_reg[14], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[14].
DSP Report: register UU_I_for_update_w_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: register eu_I_A_reg[14] is absorbed into DSP eu_I_A_reg[14].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[14].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[14] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[14] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[14] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: register A is absorbed into DSP I_A_reg[14].
DSP Report: register I_A_reg[14] is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: operator arg is absorbed into DSP I_A_reg[14].
DSP Report: Generating DSP eu_Q_B_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[12] is absorbed into DSP eu_Q_B_reg[12].
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP eu_Q_B_reg[12].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[12].
DSP Report: register eu_Q_B_reg[12] is absorbed into DSP eu_Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[12].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[12] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: register A is absorbed into DSP I_B_reg[12].
DSP Report: register I_B_reg[12] is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: operator arg is absorbed into DSP I_B_reg[12].
DSP Report: Generating DSP eu_I_A_reg[12], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[12].
DSP Report: register UU_I_for_update_w_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: register eu_I_A_reg[12] is absorbed into DSP eu_I_A_reg[12].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[12].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[12] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[12] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[12] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: register A is absorbed into DSP I_A_reg[12].
DSP Report: register I_A_reg[12] is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: operator arg is absorbed into DSP I_A_reg[12].
DSP Report: Generating DSP Q_B_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[14].
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: register A is absorbed into DSP Q_B_reg[14].
DSP Report: register Q_B_reg[14] is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: operator arg is absorbed into DSP Q_B_reg[14].
DSP Report: Generating DSP Q_A_reg[14], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[14].
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: register A is absorbed into DSP Q_A_reg[14].
DSP Report: register Q_A_reg[14] is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: operator arg is absorbed into DSP Q_A_reg[14].
DSP Report: Generating DSP Q_B_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[12].
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: register A is absorbed into DSP Q_B_reg[12].
DSP Report: register Q_B_reg[12] is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: operator arg is absorbed into DSP Q_B_reg[12].
DSP Report: Generating DSP Q_A_reg[12], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[12].
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: register A is absorbed into DSP Q_A_reg[12].
DSP Report: register Q_A_reg[12] is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
DSP Report: operator arg is absorbed into DSP Q_A_reg[12].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP eu_I_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[15].
DSP Report: register eu_I_A_reg[15] is absorbed into DSP eu_I_A_reg[15].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[15].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP Q_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: register A is absorbed into DSP Q_B_reg[15].
DSP Report: register Q_B_reg[15] is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP Q_B_reg[15].
DSP Report: Generating DSP eu_Q_B_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[15] is absorbed into DSP eu_Q_B_reg[15].
DSP Report: register UU_Q_for_update_w_reg[15] is absorbed into DSP eu_Q_B_reg[15].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[15].
DSP Report: register eu_Q_B_reg[15] is absorbed into DSP eu_Q_B_reg[15].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[15].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[15] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[15] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[15] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP Q_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: register A is absorbed into DSP Q_A_reg[15].
DSP Report: register Q_A_reg[15] is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: operator arg is absorbed into DSP Q_A_reg[15].
DSP Report: Generating DSP eu_I_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[13].
DSP Report: register eu_I_A_reg[13] is absorbed into DSP eu_I_A_reg[13].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[13].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[13] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP Q_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: register A is absorbed into DSP Q_B_reg[13].
DSP Report: register Q_B_reg[13] is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP Q_B_reg[13].
DSP Report: Generating DSP eu_Q_B_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[13] is absorbed into DSP eu_Q_B_reg[13].
DSP Report: register UU_Q_for_update_w_reg[13] is absorbed into DSP eu_Q_B_reg[13].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[13].
DSP Report: register eu_Q_B_reg[13] is absorbed into DSP eu_Q_B_reg[13].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[13].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[13] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[13] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[13] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP Q_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: register A is absorbed into DSP Q_A_reg[13].
DSP Report: register Q_A_reg[13] is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: operator arg is absorbed into DSP Q_A_reg[13].
DSP Report: Generating DSP eu_I_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[11].
DSP Report: register eu_I_A_reg[11] is absorbed into DSP eu_I_A_reg[11].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[11].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[11] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: register A is absorbed into DSP Q_B_reg[11].
DSP Report: register Q_B_reg[11] is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP Q_B_reg[11].
DSP Report: Generating DSP eu_Q_B_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[11] is absorbed into DSP eu_Q_B_reg[11].
DSP Report: register UU_Q_for_update_w_reg[11] is absorbed into DSP eu_Q_B_reg[11].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[11].
DSP Report: register eu_Q_B_reg[11] is absorbed into DSP eu_Q_B_reg[11].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[11].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[11] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[11] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[11] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: register A is absorbed into DSP Q_A_reg[11].
DSP Report: register Q_A_reg[11] is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: operator arg is absorbed into DSP Q_A_reg[11].
DSP Report: Generating DSP Q_B_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP Q_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: register A is absorbed into DSP Q_B_reg[10].
DSP Report: register Q_B_reg[10] is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: operator arg is absorbed into DSP Q_B_reg[10].
DSP Report: Generating DSP Q_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: register A is absorbed into DSP Q_A_reg[10].
DSP Report: register Q_A_reg[10] is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: operator arg is absorbed into DSP Q_A_reg[10].
DSP Report: Generating DSP eu_I_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[9].
DSP Report: register eu_I_A_reg[9] is absorbed into DSP eu_I_A_reg[9].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[9].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[9] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP Q_B_reg[9].
DSP Report: register UU_Q_reg[9] is absorbed into DSP Q_B_reg[9].
DSP Report: register A is absorbed into DSP Q_B_reg[9].
DSP Report: register Q_B_reg[9] is absorbed into DSP Q_B_reg[9].
DSP Report: operator arg is absorbed into DSP Q_B_reg[9].
DSP Report: operator arg is absorbed into DSP Q_B_reg[9].
DSP Report: Generating DSP eu_Q_B_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[9] is absorbed into DSP eu_Q_B_reg[9].
DSP Report: register UU_Q_for_update_w_reg[9] is absorbed into DSP eu_Q_B_reg[9].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[9].
DSP Report: register eu_Q_B_reg[9] is absorbed into DSP eu_Q_B_reg[9].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[9].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[9] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[9] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[9] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: register A is absorbed into DSP Q_A_reg[9].
DSP Report: register Q_A_reg[9] is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: operator arg is absorbed into DSP Q_A_reg[9].
DSP Report: Generating DSP I_B_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[14] is absorbed into DSP I_B_reg[15].
DSP Report: register UU_Q_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: register A is absorbed into DSP I_B_reg[15].
DSP Report: register I_B_reg[15] is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: operator arg is absorbed into DSP I_B_reg[15].
DSP Report: Generating DSP I_A_reg[15], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[14] is absorbed into DSP I_A_reg[15].
DSP Report: register UU_I_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: register A is absorbed into DSP I_A_reg[15].
DSP Report: register I_A_reg[15] is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: operator arg is absorbed into DSP I_A_reg[15].
DSP Report: Generating DSP I_B_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[12] is absorbed into DSP I_B_reg[13].
DSP Report: register UU_Q_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: register A is absorbed into DSP I_B_reg[13].
DSP Report: register I_B_reg[13] is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: operator arg is absorbed into DSP I_B_reg[13].
DSP Report: Generating DSP I_A_reg[13], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[12] is absorbed into DSP I_A_reg[13].
DSP Report: register UU_I_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: register A is absorbed into DSP I_A_reg[13].
DSP Report: register I_A_reg[13] is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: operator arg is absorbed into DSP I_A_reg[13].
DSP Report: Generating DSP I_B_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[11].
DSP Report: register UU_Q_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: register A is absorbed into DSP I_B_reg[11].
DSP Report: register I_B_reg[11] is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: operator arg is absorbed into DSP I_B_reg[11].
DSP Report: Generating DSP I_A_reg[11], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[11].
DSP Report: register UU_I_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: register A is absorbed into DSP I_A_reg[11].
DSP Report: register I_A_reg[11] is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: operator arg is absorbed into DSP I_A_reg[11].
DSP Report: Generating DSP I_B_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[10].
DSP Report: register UU_Q_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: register A is absorbed into DSP I_B_reg[10].
DSP Report: register I_B_reg[10] is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: operator arg is absorbed into DSP I_B_reg[10].
DSP Report: Generating DSP I_A_reg[10], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[10].
DSP Report: register UU_I_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: register A is absorbed into DSP I_A_reg[10].
DSP Report: register I_A_reg[10] is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: operator arg is absorbed into DSP I_A_reg[10].
DSP Report: Generating DSP I_B_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[9].
DSP Report: register UU_Q_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: register A is absorbed into DSP I_B_reg[9].
DSP Report: register I_B_reg[9] is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: operator arg is absorbed into DSP I_B_reg[9].
DSP Report: Generating DSP I_A_reg[9], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[9].
DSP Report: register UU_I_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: register A is absorbed into DSP I_A_reg[9].
DSP Report: register I_A_reg[9] is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
DSP Report: operator arg is absorbed into DSP I_A_reg[9].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP eu_Q_B_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[26] is absorbed into DSP eu_Q_B_reg[26].
DSP Report: register UU_Q_for_update_w_reg[26] is absorbed into DSP eu_Q_B_reg[26].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[26].
DSP Report: register eu_Q_B_reg[26] is absorbed into DSP eu_Q_B_reg[26].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[26].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[26] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[26] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[26] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[25] is absorbed into DSP I_B_reg[26].
DSP Report: register UU_Q_reg[26] is absorbed into DSP I_B_reg[26].
DSP Report: register A is absorbed into DSP I_B_reg[26].
DSP Report: register I_B_reg[26] is absorbed into DSP I_B_reg[26].
DSP Report: operator arg is absorbed into DSP I_B_reg[26].
DSP Report: operator arg is absorbed into DSP I_B_reg[26].
DSP Report: Generating DSP eu_I_A_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[26] is absorbed into DSP eu_I_A_reg[26].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[26].
DSP Report: register UU_I_for_update_w_reg[26] is absorbed into DSP eu_I_A_reg[26].
DSP Report: register eu_I_A_reg[26] is absorbed into DSP eu_I_A_reg[26].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[26].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[26] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[26] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[26] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[25] is absorbed into DSP I_A_reg[26].
DSP Report: register UU_I_reg[26] is absorbed into DSP I_A_reg[26].
DSP Report: register A is absorbed into DSP I_A_reg[26].
DSP Report: register I_A_reg[26] is absorbed into DSP I_A_reg[26].
DSP Report: operator arg is absorbed into DSP I_A_reg[26].
DSP Report: operator arg is absorbed into DSP I_A_reg[26].
DSP Report: Generating DSP eu_Q_B_reg[25], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[25] is absorbed into DSP eu_Q_B_reg[25].
DSP Report: register UU_Q_for_update_w_reg[25] is absorbed into DSP eu_Q_B_reg[25].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[25].
DSP Report: register eu_Q_B_reg[25] is absorbed into DSP eu_Q_B_reg[25].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[25].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[25] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[25] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[25] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[25], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[24] is absorbed into DSP I_B_reg[25].
DSP Report: register UU_Q_reg[25] is absorbed into DSP I_B_reg[25].
DSP Report: register A is absorbed into DSP I_B_reg[25].
DSP Report: register I_B_reg[25] is absorbed into DSP I_B_reg[25].
DSP Report: operator arg is absorbed into DSP I_B_reg[25].
DSP Report: operator arg is absorbed into DSP I_B_reg[25].
DSP Report: Generating DSP eu_I_A_reg[25], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[25].
DSP Report: register UU_I_for_update_w_reg[25] is absorbed into DSP eu_I_A_reg[25].
DSP Report: register eu_I_A_reg[25] is absorbed into DSP eu_I_A_reg[25].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[25].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[25] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[25] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[25] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[25], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[24] is absorbed into DSP I_A_reg[25].
DSP Report: register UU_I_reg[25] is absorbed into DSP I_A_reg[25].
DSP Report: register A is absorbed into DSP I_A_reg[25].
DSP Report: register I_A_reg[25] is absorbed into DSP I_A_reg[25].
DSP Report: operator arg is absorbed into DSP I_A_reg[25].
DSP Report: operator arg is absorbed into DSP I_A_reg[25].
DSP Report: Generating DSP eu_Q_B_reg[24], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[24] is absorbed into DSP eu_Q_B_reg[24].
DSP Report: register UU_Q_for_update_w_reg[24] is absorbed into DSP eu_Q_B_reg[24].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[24].
DSP Report: register eu_Q_B_reg[24] is absorbed into DSP eu_Q_B_reg[24].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[24].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[24] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[24] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[24] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[24], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[23] is absorbed into DSP I_B_reg[24].
DSP Report: register UU_Q_reg[24] is absorbed into DSP I_B_reg[24].
DSP Report: register A is absorbed into DSP I_B_reg[24].
DSP Report: register I_B_reg[24] is absorbed into DSP I_B_reg[24].
DSP Report: operator arg is absorbed into DSP I_B_reg[24].
DSP Report: operator arg is absorbed into DSP I_B_reg[24].
DSP Report: Generating DSP eu_I_A_reg[24], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[24].
DSP Report: register UU_I_for_update_w_reg[24] is absorbed into DSP eu_I_A_reg[24].
DSP Report: register eu_I_A_reg[24] is absorbed into DSP eu_I_A_reg[24].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[24].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[24] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[24] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[24] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[24], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[23] is absorbed into DSP I_A_reg[24].
DSP Report: register UU_I_reg[24] is absorbed into DSP I_A_reg[24].
DSP Report: register A is absorbed into DSP I_A_reg[24].
DSP Report: register I_A_reg[24] is absorbed into DSP I_A_reg[24].
DSP Report: operator arg is absorbed into DSP I_A_reg[24].
DSP Report: operator arg is absorbed into DSP I_A_reg[24].
DSP Report: Generating DSP eu_Q_B_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[21] is absorbed into DSP eu_Q_B_reg[21].
DSP Report: register UU_Q_for_update_w_reg[21] is absorbed into DSP eu_Q_B_reg[21].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[21].
DSP Report: register eu_Q_B_reg[21] is absorbed into DSP eu_Q_B_reg[21].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[21].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[21] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[21] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[21] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[20] is absorbed into DSP I_B_reg[21].
DSP Report: register UU_Q_reg[21] is absorbed into DSP I_B_reg[21].
DSP Report: register A is absorbed into DSP I_B_reg[21].
DSP Report: register I_B_reg[21] is absorbed into DSP I_B_reg[21].
DSP Report: operator arg is absorbed into DSP I_B_reg[21].
DSP Report: operator arg is absorbed into DSP I_B_reg[21].
DSP Report: Generating DSP eu_I_A_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[21] is absorbed into DSP eu_I_A_reg[21].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[21].
DSP Report: register UU_I_for_update_w_reg[21] is absorbed into DSP eu_I_A_reg[21].
DSP Report: register eu_I_A_reg[21] is absorbed into DSP eu_I_A_reg[21].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[21].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[21] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[21] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[21] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[20] is absorbed into DSP I_A_reg[21].
DSP Report: register UU_I_reg[21] is absorbed into DSP I_A_reg[21].
DSP Report: register A is absorbed into DSP I_A_reg[21].
DSP Report: register I_A_reg[21] is absorbed into DSP I_A_reg[21].
DSP Report: operator arg is absorbed into DSP I_A_reg[21].
DSP Report: operator arg is absorbed into DSP I_A_reg[21].
DSP Report: Generating DSP Q_B_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[20] is absorbed into DSP Q_B_reg[21].
DSP Report: register UU_Q_reg[21] is absorbed into DSP Q_B_reg[21].
DSP Report: register A is absorbed into DSP Q_B_reg[21].
DSP Report: register Q_B_reg[21] is absorbed into DSP Q_B_reg[21].
DSP Report: operator arg is absorbed into DSP Q_B_reg[21].
DSP Report: operator arg is absorbed into DSP Q_B_reg[21].
DSP Report: Generating DSP Q_A_reg[21], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[20] is absorbed into DSP Q_A_reg[21].
DSP Report: register UU_I_reg[21] is absorbed into DSP Q_A_reg[21].
DSP Report: register A is absorbed into DSP Q_A_reg[21].
DSP Report: register Q_A_reg[21] is absorbed into DSP Q_A_reg[21].
DSP Report: operator arg is absorbed into DSP Q_A_reg[21].
DSP Report: operator arg is absorbed into DSP Q_A_reg[21].
DSP Report: Generating DSP eu_I_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[8].
DSP Report: register eu_I_A_reg[8] is absorbed into DSP eu_I_A_reg[8].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[8].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[8] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP Q_B_reg[8].
DSP Report: register UU_Q_reg[8] is absorbed into DSP Q_B_reg[8].
DSP Report: register A is absorbed into DSP Q_B_reg[8].
DSP Report: register Q_B_reg[8] is absorbed into DSP Q_B_reg[8].
DSP Report: operator arg is absorbed into DSP Q_B_reg[8].
DSP Report: operator arg is absorbed into DSP Q_B_reg[8].
DSP Report: Generating DSP eu_Q_B_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[8] is absorbed into DSP eu_Q_B_reg[8].
DSP Report: register UU_Q_for_update_w_reg[8] is absorbed into DSP eu_Q_B_reg[8].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[8].
DSP Report: register eu_Q_B_reg[8] is absorbed into DSP eu_Q_B_reg[8].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[8].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[8] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[8] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[8] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: register A is absorbed into DSP Q_A_reg[8].
DSP Report: register Q_A_reg[8] is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: operator arg is absorbed into DSP Q_A_reg[8].
DSP Report: Generating DSP eu_I_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[7].
DSP Report: register eu_I_A_reg[7] is absorbed into DSP eu_I_A_reg[7].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[7].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[7] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP Q_B_reg[7].
DSP Report: register UU_Q_reg[7] is absorbed into DSP Q_B_reg[7].
DSP Report: register A is absorbed into DSP Q_B_reg[7].
DSP Report: register Q_B_reg[7] is absorbed into DSP Q_B_reg[7].
DSP Report: operator arg is absorbed into DSP Q_B_reg[7].
DSP Report: operator arg is absorbed into DSP Q_B_reg[7].
DSP Report: Generating DSP eu_Q_B_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[7] is absorbed into DSP eu_Q_B_reg[7].
DSP Report: register UU_Q_for_update_w_reg[7] is absorbed into DSP eu_Q_B_reg[7].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[7].
DSP Report: register eu_Q_B_reg[7] is absorbed into DSP eu_Q_B_reg[7].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[7].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[7] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[7] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[7] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: register A is absorbed into DSP Q_A_reg[7].
DSP Report: register Q_A_reg[7] is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: operator arg is absorbed into DSP Q_A_reg[7].
DSP Report: Generating DSP eu_I_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[6].
DSP Report: register eu_I_A_reg[6] is absorbed into DSP eu_I_A_reg[6].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[6].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[6] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP Q_B_reg[6].
DSP Report: register UU_Q_reg[6] is absorbed into DSP Q_B_reg[6].
DSP Report: register A is absorbed into DSP Q_B_reg[6].
DSP Report: register Q_B_reg[6] is absorbed into DSP Q_B_reg[6].
DSP Report: operator arg is absorbed into DSP Q_B_reg[6].
DSP Report: operator arg is absorbed into DSP Q_B_reg[6].
DSP Report: Generating DSP eu_Q_B_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[6] is absorbed into DSP eu_Q_B_reg[6].
DSP Report: register UU_Q_for_update_w_reg[6] is absorbed into DSP eu_Q_B_reg[6].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[6].
DSP Report: register eu_Q_B_reg[6] is absorbed into DSP eu_Q_B_reg[6].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[6].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[6] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[6] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[6] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: register A is absorbed into DSP Q_A_reg[6].
DSP Report: register Q_A_reg[6] is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: operator arg is absorbed into DSP Q_A_reg[6].
DSP Report: Generating DSP eu_I_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[5].
DSP Report: register eu_I_A_reg[5] is absorbed into DSP eu_I_A_reg[5].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[5].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[5] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP Q_B_reg[5].
DSP Report: register UU_Q_reg[5] is absorbed into DSP Q_B_reg[5].
DSP Report: register A is absorbed into DSP Q_B_reg[5].
DSP Report: register Q_B_reg[5] is absorbed into DSP Q_B_reg[5].
DSP Report: operator arg is absorbed into DSP Q_B_reg[5].
DSP Report: operator arg is absorbed into DSP Q_B_reg[5].
DSP Report: Generating DSP eu_Q_B_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[5] is absorbed into DSP eu_Q_B_reg[5].
DSP Report: register UU_Q_for_update_w_reg[5] is absorbed into DSP eu_Q_B_reg[5].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[5].
DSP Report: register eu_Q_B_reg[5] is absorbed into DSP eu_Q_B_reg[5].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[5].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[5] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[5] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[5] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: register A is absorbed into DSP Q_A_reg[5].
DSP Report: register Q_A_reg[5] is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: operator arg is absorbed into DSP Q_A_reg[5].
DSP Report: Generating DSP eu_I_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[4].
DSP Report: register eu_I_A_reg[4] is absorbed into DSP eu_I_A_reg[4].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[4].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[4] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[3] is absorbed into DSP Q_B_reg[4].
DSP Report: register UU_Q_reg[4] is absorbed into DSP Q_B_reg[4].
DSP Report: register A is absorbed into DSP Q_B_reg[4].
DSP Report: register Q_B_reg[4] is absorbed into DSP Q_B_reg[4].
DSP Report: operator arg is absorbed into DSP Q_B_reg[4].
DSP Report: operator arg is absorbed into DSP Q_B_reg[4].
DSP Report: Generating DSP eu_Q_B_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[4] is absorbed into DSP eu_Q_B_reg[4].
DSP Report: register UU_Q_for_update_w_reg[4] is absorbed into DSP eu_Q_B_reg[4].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[4].
DSP Report: register eu_Q_B_reg[4] is absorbed into DSP eu_Q_B_reg[4].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[4].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[4] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[4] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[4] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: register A is absorbed into DSP Q_A_reg[4].
DSP Report: register Q_A_reg[4] is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: operator arg is absorbed into DSP Q_A_reg[4].
DSP Report: Generating DSP Q_B_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[25] is absorbed into DSP Q_B_reg[26].
DSP Report: register UU_Q_reg[26] is absorbed into DSP Q_B_reg[26].
DSP Report: register A is absorbed into DSP Q_B_reg[26].
DSP Report: register Q_B_reg[26] is absorbed into DSP Q_B_reg[26].
DSP Report: operator arg is absorbed into DSP Q_B_reg[26].
DSP Report: operator arg is absorbed into DSP Q_B_reg[26].
DSP Report: Generating DSP Q_A_reg[26], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[25] is absorbed into DSP Q_A_reg[26].
DSP Report: register UU_I_reg[26] is absorbed into DSP Q_A_reg[26].
DSP Report: register A is absorbed into DSP Q_A_reg[26].
DSP Report: register Q_A_reg[26] is absorbed into DSP Q_A_reg[26].
DSP Report: operator arg is absorbed into DSP Q_A_reg[26].
DSP Report: operator arg is absorbed into DSP Q_A_reg[26].
DSP Report: Generating DSP Q_B_reg[25], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[24] is absorbed into DSP Q_B_reg[25].
DSP Report: register UU_Q_reg[25] is absorbed into DSP Q_B_reg[25].
DSP Report: register A is absorbed into DSP Q_B_reg[25].
DSP Report: register Q_B_reg[25] is absorbed into DSP Q_B_reg[25].
DSP Report: operator arg is absorbed into DSP Q_B_reg[25].
DSP Report: operator arg is absorbed into DSP Q_B_reg[25].
DSP Report: Generating DSP Q_A_reg[25], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[24] is absorbed into DSP Q_A_reg[25].
DSP Report: register UU_I_reg[25] is absorbed into DSP Q_A_reg[25].
DSP Report: register A is absorbed into DSP Q_A_reg[25].
DSP Report: register Q_A_reg[25] is absorbed into DSP Q_A_reg[25].
DSP Report: operator arg is absorbed into DSP Q_A_reg[25].
DSP Report: operator arg is absorbed into DSP Q_A_reg[25].
DSP Report: Generating DSP Q_B_reg[24], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[23] is absorbed into DSP Q_B_reg[24].
DSP Report: register UU_Q_reg[24] is absorbed into DSP Q_B_reg[24].
DSP Report: register A is absorbed into DSP Q_B_reg[24].
DSP Report: register Q_B_reg[24] is absorbed into DSP Q_B_reg[24].
DSP Report: operator arg is absorbed into DSP Q_B_reg[24].
DSP Report: operator arg is absorbed into DSP Q_B_reg[24].
DSP Report: Generating DSP Q_A_reg[24], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[23] is absorbed into DSP Q_A_reg[24].
DSP Report: register UU_I_reg[24] is absorbed into DSP Q_A_reg[24].
DSP Report: register A is absorbed into DSP Q_A_reg[24].
DSP Report: register Q_A_reg[24] is absorbed into DSP Q_A_reg[24].
DSP Report: operator arg is absorbed into DSP Q_A_reg[24].
DSP Report: operator arg is absorbed into DSP Q_A_reg[24].
DSP Report: Generating DSP I_B_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[8].
DSP Report: register UU_Q_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: register A is absorbed into DSP I_B_reg[8].
DSP Report: register I_B_reg[8] is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: operator arg is absorbed into DSP I_B_reg[8].
DSP Report: Generating DSP I_A_reg[8], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[8].
DSP Report: register UU_I_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: register A is absorbed into DSP I_A_reg[8].
DSP Report: register I_A_reg[8] is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: operator arg is absorbed into DSP I_A_reg[8].
DSP Report: Generating DSP I_B_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[7].
DSP Report: register UU_Q_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: register A is absorbed into DSP I_B_reg[7].
DSP Report: register I_B_reg[7] is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: operator arg is absorbed into DSP I_B_reg[7].
DSP Report: Generating DSP I_A_reg[7], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[7].
DSP Report: register UU_I_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: register A is absorbed into DSP I_A_reg[7].
DSP Report: register I_A_reg[7] is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: operator arg is absorbed into DSP I_A_reg[7].
DSP Report: Generating DSP I_B_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[6].
DSP Report: register UU_Q_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: register A is absorbed into DSP I_B_reg[6].
DSP Report: register I_B_reg[6] is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: operator arg is absorbed into DSP I_B_reg[6].
DSP Report: Generating DSP I_A_reg[6], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[6].
DSP Report: register UU_I_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: register A is absorbed into DSP I_A_reg[6].
DSP Report: register I_A_reg[6] is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: operator arg is absorbed into DSP I_A_reg[6].
DSP Report: Generating DSP I_B_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[5].
DSP Report: register UU_Q_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: register A is absorbed into DSP I_B_reg[5].
DSP Report: register I_B_reg[5] is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: operator arg is absorbed into DSP I_B_reg[5].
DSP Report: Generating DSP I_A_reg[5], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[5].
DSP Report: register UU_I_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: register A is absorbed into DSP I_A_reg[5].
DSP Report: register I_A_reg[5] is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: operator arg is absorbed into DSP I_A_reg[5].
DSP Report: Generating DSP I_B_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[3] is absorbed into DSP I_B_reg[4].
DSP Report: register UU_Q_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: register A is absorbed into DSP I_B_reg[4].
DSP Report: register I_B_reg[4] is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: operator arg is absorbed into DSP I_B_reg[4].
DSP Report: Generating DSP I_A_reg[4], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[3] is absorbed into DSP I_A_reg[4].
DSP Report: register UU_I_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: register A is absorbed into DSP I_A_reg[4].
DSP Report: register I_A_reg[4] is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
DSP Report: operator arg is absorbed into DSP I_A_reg[4].
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
INFO: [Synth 8-41] '+' operator could not be merged with '_-' operator due to loss of accuracy [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/fixed_pkg_c.vhd:1831]
DSP Report: Generating DSP eu_Q_B_reg[47], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[47] is absorbed into DSP eu_Q_B_reg[47].
DSP Report: register UU_Q_for_update_w_reg[47] is absorbed into DSP eu_Q_B_reg[47].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[47].
DSP Report: register eu_Q_B_reg[47] is absorbed into DSP eu_Q_B_reg[47].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[47].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[47] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[47] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[47] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[47], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[46] is absorbed into DSP I_B_reg[47].
DSP Report: register UU_Q_reg[47] is absorbed into DSP I_B_reg[47].
DSP Report: register A is absorbed into DSP I_B_reg[47].
DSP Report: register I_B_reg[47] is absorbed into DSP I_B_reg[47].
DSP Report: operator arg is absorbed into DSP I_B_reg[47].
DSP Report: operator arg is absorbed into DSP I_B_reg[47].
DSP Report: Generating DSP eu_I_A_reg[47], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[47].
DSP Report: register UU_I_for_update_w_reg[47] is absorbed into DSP eu_I_A_reg[47].
DSP Report: register eu_I_A_reg[47] is absorbed into DSP eu_I_A_reg[47].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[47].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[47] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[47] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[47] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[47], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[46] is absorbed into DSP I_A_reg[47].
DSP Report: register UU_I_reg[47] is absorbed into DSP I_A_reg[47].
DSP Report: register A is absorbed into DSP I_A_reg[47].
DSP Report: register I_A_reg[47] is absorbed into DSP I_A_reg[47].
DSP Report: operator arg is absorbed into DSP I_A_reg[47].
DSP Report: operator arg is absorbed into DSP I_A_reg[47].
DSP Report: Generating DSP eu_Q_B_reg[46], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[46] is absorbed into DSP eu_Q_B_reg[46].
DSP Report: register UU_Q_for_update_w_reg[46] is absorbed into DSP eu_Q_B_reg[46].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[46].
DSP Report: register eu_Q_B_reg[46] is absorbed into DSP eu_Q_B_reg[46].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[46].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[46] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[46] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[46] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[46], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[45] is absorbed into DSP I_B_reg[46].
DSP Report: register UU_Q_reg[46] is absorbed into DSP I_B_reg[46].
DSP Report: register A is absorbed into DSP I_B_reg[46].
DSP Report: register I_B_reg[46] is absorbed into DSP I_B_reg[46].
DSP Report: operator arg is absorbed into DSP I_B_reg[46].
DSP Report: operator arg is absorbed into DSP I_B_reg[46].
DSP Report: Generating DSP eu_I_A_reg[46], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[46].
DSP Report: register UU_I_for_update_w_reg[46] is absorbed into DSP eu_I_A_reg[46].
DSP Report: register eu_I_A_reg[46] is absorbed into DSP eu_I_A_reg[46].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[46].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[46] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[46] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[46] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[46], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[45] is absorbed into DSP I_A_reg[46].
DSP Report: register UU_I_reg[46] is absorbed into DSP I_A_reg[46].
DSP Report: register A is absorbed into DSP I_A_reg[46].
DSP Report: register I_A_reg[46] is absorbed into DSP I_A_reg[46].
DSP Report: operator arg is absorbed into DSP I_A_reg[46].
DSP Report: operator arg is absorbed into DSP I_A_reg[46].
DSP Report: Generating DSP eu_Q_B_reg[45], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[45] is absorbed into DSP eu_Q_B_reg[45].
DSP Report: register UU_Q_for_update_w_reg[45] is absorbed into DSP eu_Q_B_reg[45].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[45].
DSP Report: register eu_Q_B_reg[45] is absorbed into DSP eu_Q_B_reg[45].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[45].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[45] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[45] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[45] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[45], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[44] is absorbed into DSP I_B_reg[45].
DSP Report: register UU_Q_reg[45] is absorbed into DSP I_B_reg[45].
DSP Report: register A is absorbed into DSP I_B_reg[45].
DSP Report: register I_B_reg[45] is absorbed into DSP I_B_reg[45].
DSP Report: operator arg is absorbed into DSP I_B_reg[45].
DSP Report: operator arg is absorbed into DSP I_B_reg[45].
DSP Report: Generating DSP eu_I_A_reg[45], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[45].
DSP Report: register UU_I_for_update_w_reg[45] is absorbed into DSP eu_I_A_reg[45].
DSP Report: register eu_I_A_reg[45] is absorbed into DSP eu_I_A_reg[45].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[45].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[45] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[45] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[45] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[45], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[44] is absorbed into DSP I_A_reg[45].
DSP Report: register UU_I_reg[45] is absorbed into DSP I_A_reg[45].
DSP Report: register A is absorbed into DSP I_A_reg[45].
DSP Report: register I_A_reg[45] is absorbed into DSP I_A_reg[45].
DSP Report: operator arg is absorbed into DSP I_A_reg[45].
DSP Report: operator arg is absorbed into DSP I_A_reg[45].
DSP Report: Generating DSP eu_Q_B_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[41] is absorbed into DSP eu_Q_B_reg[41].
DSP Report: register UU_Q_for_update_w_reg[41] is absorbed into DSP eu_Q_B_reg[41].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[41].
DSP Report: register eu_Q_B_reg[41] is absorbed into DSP eu_Q_B_reg[41].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[41].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[41] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[41] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[41] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[40] is absorbed into DSP I_B_reg[41].
DSP Report: register UU_Q_reg[41] is absorbed into DSP I_B_reg[41].
DSP Report: register A is absorbed into DSP I_B_reg[41].
DSP Report: register I_B_reg[41] is absorbed into DSP I_B_reg[41].
DSP Report: operator arg is absorbed into DSP I_B_reg[41].
DSP Report: operator arg is absorbed into DSP I_B_reg[41].
DSP Report: Generating DSP eu_I_A_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[41] is absorbed into DSP eu_I_A_reg[41].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[41].
DSP Report: register UU_I_for_update_w_reg[41] is absorbed into DSP eu_I_A_reg[41].
DSP Report: register eu_I_A_reg[41] is absorbed into DSP eu_I_A_reg[41].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[41].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[41] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[41] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[41] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[40] is absorbed into DSP I_A_reg[41].
DSP Report: register UU_I_reg[41] is absorbed into DSP I_A_reg[41].
DSP Report: register A is absorbed into DSP I_A_reg[41].
DSP Report: register I_A_reg[41] is absorbed into DSP I_A_reg[41].
DSP Report: operator arg is absorbed into DSP I_A_reg[41].
DSP Report: operator arg is absorbed into DSP I_A_reg[41].
DSP Report: Generating DSP eu_Q_B_reg[1], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[1] is absorbed into DSP eu_Q_B_reg[1].
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP eu_Q_B_reg[1].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[1].
DSP Report: register eu_Q_B_reg[1] is absorbed into DSP eu_Q_B_reg[1].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[1].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[1] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP I_B_reg[1].
DSP Report: register A is absorbed into DSP I_B_reg[1].
DSP Report: register I_B_reg[1] is absorbed into DSP I_B_reg[1].
DSP Report: operator arg is absorbed into DSP I_B_reg[1].
DSP Report: operator arg is absorbed into DSP I_B_reg[1].
DSP Report: Generating DSP eu_I_A_reg[1], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[1].
DSP Report: register UU_I_for_update_w_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: register eu_I_A_reg[1] is absorbed into DSP eu_I_A_reg[1].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[1].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[1] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[1] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[1] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_I_reg[1] is absorbed into DSP I_A_reg[1].
DSP Report: register A is absorbed into DSP I_A_reg[1].
DSP Report: register I_A_reg[1] is absorbed into DSP I_A_reg[1].
DSP Report: operator arg is absorbed into DSP I_A_reg[1].
DSP Report: operator arg is absorbed into DSP I_A_reg[1].
DSP Report: Generating DSP eu_Q_B_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[2] is absorbed into DSP eu_Q_B_reg[2].
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP eu_Q_B_reg[2].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[2].
DSP Report: register eu_Q_B_reg[2] is absorbed into DSP eu_Q_B_reg[2].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[2].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[2] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_B_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP I_B_reg[2].
DSP Report: register UU_Q_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: register A is absorbed into DSP I_B_reg[2].
DSP Report: register I_B_reg[2] is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: operator arg is absorbed into DSP I_B_reg[2].
DSP Report: Generating DSP eu_I_A_reg[2], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[2].
DSP Report: register UU_I_for_update_w_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: register eu_I_A_reg[2] is absorbed into DSP eu_I_A_reg[2].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[2].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[2] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[2] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[2] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP I_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[1] is absorbed into DSP I_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: register A is absorbed into DSP I_A_reg[2].
DSP Report: register I_A_reg[2] is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
DSP Report: operator arg is absorbed into DSP I_A_reg[2].
DSP Report: Generating DSP Q_B_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP Q_B_reg[1].
DSP Report: register A is absorbed into DSP Q_B_reg[1].
DSP Report: register Q_B_reg[1] is absorbed into DSP Q_B_reg[1].
DSP Report: operator arg is absorbed into DSP Q_B_reg[1].
DSP Report: operator arg is absorbed into DSP Q_B_reg[1].
DSP Report: Generating DSP Q_A_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register UU_I_reg[1] is absorbed into DSP Q_A_reg[1].
DSP Report: register A is absorbed into DSP Q_A_reg[1].
DSP Report: register Q_A_reg[1] is absorbed into DSP Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP Q_A_reg[1].
DSP Report: operator arg is absorbed into DSP Q_A_reg[1].
DSP Report: Generating DSP Q_B_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[1] is absorbed into DSP Q_B_reg[2].
DSP Report: register UU_Q_reg[2] is absorbed into DSP Q_B_reg[2].
DSP Report: register A is absorbed into DSP Q_B_reg[2].
DSP Report: register Q_B_reg[2] is absorbed into DSP Q_B_reg[2].
DSP Report: operator arg is absorbed into DSP Q_B_reg[2].
DSP Report: operator arg is absorbed into DSP Q_B_reg[2].
DSP Report: Generating DSP Q_A_reg[2], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[1] is absorbed into DSP Q_A_reg[2].
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: register A is absorbed into DSP Q_A_reg[2].
DSP Report: register Q_A_reg[2] is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: operator arg is absorbed into DSP Q_A_reg[2].
DSP Report: Generating DSP eu_I_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[3].
DSP Report: register eu_I_A_reg[3] is absorbed into DSP eu_I_A_reg[3].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[3].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[3] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[2] is absorbed into DSP Q_B_reg[3].
DSP Report: register UU_Q_reg[3] is absorbed into DSP Q_B_reg[3].
DSP Report: register A is absorbed into DSP Q_B_reg[3].
DSP Report: register Q_B_reg[3] is absorbed into DSP Q_B_reg[3].
DSP Report: operator arg is absorbed into DSP Q_B_reg[3].
DSP Report: operator arg is absorbed into DSP Q_B_reg[3].
DSP Report: Generating DSP eu_Q_B_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[3] is absorbed into DSP eu_Q_B_reg[3].
DSP Report: register UU_Q_for_update_w_reg[3] is absorbed into DSP eu_Q_B_reg[3].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[3].
DSP Report: register eu_Q_B_reg[3] is absorbed into DSP eu_Q_B_reg[3].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[3].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[3] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[3] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[3] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[3], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[2] is absorbed into DSP Q_A_reg[3].
DSP Report: register UU_I_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: register A is absorbed into DSP Q_A_reg[3].
DSP Report: register Q_A_reg[3] is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: operator arg is absorbed into DSP Q_A_reg[3].
DSP Report: Generating DSP eu_I_A_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[19] is absorbed into DSP eu_I_A_reg[19].
DSP Report: register UU_I_for_update_w_reg[19] is absorbed into DSP eu_I_A_reg[19].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[19].
DSP Report: register eu_I_A_reg[19] is absorbed into DSP eu_I_A_reg[19].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[19].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[19] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[19] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[19] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[18] is absorbed into DSP Q_B_reg[19].
DSP Report: register UU_Q_reg[19] is absorbed into DSP Q_B_reg[19].
DSP Report: register A is absorbed into DSP Q_B_reg[19].
DSP Report: register Q_B_reg[19] is absorbed into DSP Q_B_reg[19].
DSP Report: operator arg is absorbed into DSP Q_B_reg[19].
DSP Report: operator arg is absorbed into DSP Q_B_reg[19].
DSP Report: Generating DSP eu_Q_B_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[19] is absorbed into DSP eu_Q_B_reg[19].
DSP Report: register UU_Q_for_update_w_reg[19] is absorbed into DSP eu_Q_B_reg[19].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[19].
DSP Report: register eu_Q_B_reg[19] is absorbed into DSP eu_Q_B_reg[19].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[19].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[19] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[19] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[19] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[18] is absorbed into DSP Q_A_reg[19].
DSP Report: register UU_I_reg[19] is absorbed into DSP Q_A_reg[19].
DSP Report: register A is absorbed into DSP Q_A_reg[19].
DSP Report: register Q_A_reg[19] is absorbed into DSP Q_A_reg[19].
DSP Report: operator arg is absorbed into DSP Q_A_reg[19].
DSP Report: operator arg is absorbed into DSP Q_A_reg[19].
DSP Report: Generating DSP eu_I_A_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[18] is absorbed into DSP eu_I_A_reg[18].
DSP Report: register UU_I_for_update_w_reg[18] is absorbed into DSP eu_I_A_reg[18].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[18].
DSP Report: register eu_I_A_reg[18] is absorbed into DSP eu_I_A_reg[18].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[18].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[18] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[18] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[18] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[17] is absorbed into DSP Q_B_reg[18].
DSP Report: register UU_Q_reg[18] is absorbed into DSP Q_B_reg[18].
DSP Report: register A is absorbed into DSP Q_B_reg[18].
DSP Report: register Q_B_reg[18] is absorbed into DSP Q_B_reg[18].
DSP Report: operator arg is absorbed into DSP Q_B_reg[18].
DSP Report: operator arg is absorbed into DSP Q_B_reg[18].
DSP Report: Generating DSP eu_Q_B_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[18] is absorbed into DSP eu_Q_B_reg[18].
DSP Report: register UU_Q_for_update_w_reg[18] is absorbed into DSP eu_Q_B_reg[18].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[18].
DSP Report: register eu_Q_B_reg[18] is absorbed into DSP eu_Q_B_reg[18].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[18].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[18] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[18] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[18] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[17] is absorbed into DSP Q_A_reg[18].
DSP Report: register UU_I_reg[18] is absorbed into DSP Q_A_reg[18].
DSP Report: register A is absorbed into DSP Q_A_reg[18].
DSP Report: register Q_A_reg[18] is absorbed into DSP Q_A_reg[18].
DSP Report: operator arg is absorbed into DSP Q_A_reg[18].
DSP Report: operator arg is absorbed into DSP Q_A_reg[18].
DSP Report: Generating DSP eu_I_A_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[17] is absorbed into DSP eu_I_A_reg[17].
DSP Report: register UU_I_for_update_w_reg[17] is absorbed into DSP eu_I_A_reg[17].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[17].
DSP Report: register eu_I_A_reg[17] is absorbed into DSP eu_I_A_reg[17].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[17].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[17] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[17] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[17] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[16] is absorbed into DSP Q_B_reg[17].
DSP Report: register UU_Q_reg[17] is absorbed into DSP Q_B_reg[17].
DSP Report: register A is absorbed into DSP Q_B_reg[17].
DSP Report: register Q_B_reg[17] is absorbed into DSP Q_B_reg[17].
DSP Report: operator arg is absorbed into DSP Q_B_reg[17].
DSP Report: operator arg is absorbed into DSP Q_B_reg[17].
DSP Report: Generating DSP eu_Q_B_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[17] is absorbed into DSP eu_Q_B_reg[17].
DSP Report: register UU_Q_for_update_w_reg[17] is absorbed into DSP eu_Q_B_reg[17].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[17].
DSP Report: register eu_Q_B_reg[17] is absorbed into DSP eu_Q_B_reg[17].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[17].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[17] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[17] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[17] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[16] is absorbed into DSP Q_A_reg[17].
DSP Report: register UU_I_reg[17] is absorbed into DSP Q_A_reg[17].
DSP Report: register A is absorbed into DSP Q_A_reg[17].
DSP Report: register Q_A_reg[17] is absorbed into DSP Q_A_reg[17].
DSP Report: operator arg is absorbed into DSP Q_A_reg[17].
DSP Report: operator arg is absorbed into DSP Q_A_reg[17].
DSP Report: Generating DSP eu_I_A_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_last_d_reg[16] is absorbed into DSP eu_I_A_reg[16].
DSP Report: register UU_I_for_update_w_reg[16] is absorbed into DSP eu_I_A_reg[16].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[16].
DSP Report: register eu_I_A_reg[16] is absorbed into DSP eu_I_A_reg[16].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[16].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[16] is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[16] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[16] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_B_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP Q_B_reg[16].
DSP Report: register UU_Q_reg[16] is absorbed into DSP Q_B_reg[16].
DSP Report: register A is absorbed into DSP Q_B_reg[16].
DSP Report: register Q_B_reg[16] is absorbed into DSP Q_B_reg[16].
DSP Report: operator arg is absorbed into DSP Q_B_reg[16].
DSP Report: operator arg is absorbed into DSP Q_B_reg[16].
DSP Report: Generating DSP eu_Q_B_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[16] is absorbed into DSP eu_Q_B_reg[16].
DSP Report: register UU_Q_for_update_w_reg[16] is absorbed into DSP eu_Q_B_reg[16].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[16].
DSP Report: register eu_Q_B_reg[16] is absorbed into DSP eu_Q_B_reg[16].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[16].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[16] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[16] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[16] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP Q_A_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP Q_A_reg[16].
DSP Report: register UU_I_reg[16] is absorbed into DSP Q_A_reg[16].
DSP Report: register A is absorbed into DSP Q_A_reg[16].
DSP Report: register Q_A_reg[16] is absorbed into DSP Q_A_reg[16].
DSP Report: operator arg is absorbed into DSP Q_A_reg[16].
DSP Report: operator arg is absorbed into DSP Q_A_reg[16].
DSP Report: Generating DSP I_B_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[18] is absorbed into DSP I_B_reg[19].
DSP Report: register UU_Q_reg[19] is absorbed into DSP I_B_reg[19].
DSP Report: register A is absorbed into DSP I_B_reg[19].
DSP Report: register I_B_reg[19] is absorbed into DSP I_B_reg[19].
DSP Report: operator arg is absorbed into DSP I_B_reg[19].
DSP Report: operator arg is absorbed into DSP I_B_reg[19].
DSP Report: Generating DSP I_A_reg[19], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[18] is absorbed into DSP I_A_reg[19].
DSP Report: register UU_I_reg[19] is absorbed into DSP I_A_reg[19].
DSP Report: register A is absorbed into DSP I_A_reg[19].
DSP Report: register I_A_reg[19] is absorbed into DSP I_A_reg[19].
DSP Report: operator arg is absorbed into DSP I_A_reg[19].
DSP Report: operator arg is absorbed into DSP I_A_reg[19].
DSP Report: Generating DSP I_B_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[17] is absorbed into DSP I_B_reg[18].
DSP Report: register UU_Q_reg[18] is absorbed into DSP I_B_reg[18].
DSP Report: register A is absorbed into DSP I_B_reg[18].
DSP Report: register I_B_reg[18] is absorbed into DSP I_B_reg[18].
DSP Report: operator arg is absorbed into DSP I_B_reg[18].
DSP Report: operator arg is absorbed into DSP I_B_reg[18].
DSP Report: Generating DSP I_A_reg[18], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[17] is absorbed into DSP I_A_reg[18].
DSP Report: register UU_I_reg[18] is absorbed into DSP I_A_reg[18].
DSP Report: register A is absorbed into DSP I_A_reg[18].
DSP Report: register I_A_reg[18] is absorbed into DSP I_A_reg[18].
DSP Report: operator arg is absorbed into DSP I_A_reg[18].
DSP Report: operator arg is absorbed into DSP I_A_reg[18].
DSP Report: Generating DSP I_B_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[16] is absorbed into DSP I_B_reg[17].
DSP Report: register UU_Q_reg[17] is absorbed into DSP I_B_reg[17].
DSP Report: register A is absorbed into DSP I_B_reg[17].
DSP Report: register I_B_reg[17] is absorbed into DSP I_B_reg[17].
DSP Report: operator arg is absorbed into DSP I_B_reg[17].
DSP Report: operator arg is absorbed into DSP I_B_reg[17].
DSP Report: Generating DSP I_A_reg[17], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[16] is absorbed into DSP I_A_reg[17].
DSP Report: register UU_I_reg[17] is absorbed into DSP I_A_reg[17].
DSP Report: register A is absorbed into DSP I_A_reg[17].
DSP Report: register I_A_reg[17] is absorbed into DSP I_A_reg[17].
DSP Report: operator arg is absorbed into DSP I_A_reg[17].
DSP Report: operator arg is absorbed into DSP I_A_reg[17].
DSP Report: Generating DSP I_B_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[15] is absorbed into DSP I_B_reg[16].
DSP Report: register UU_Q_reg[16] is absorbed into DSP I_B_reg[16].
DSP Report: register A is absorbed into DSP I_B_reg[16].
DSP Report: register I_B_reg[16] is absorbed into DSP I_B_reg[16].
DSP Report: operator arg is absorbed into DSP I_B_reg[16].
DSP Report: operator arg is absorbed into DSP I_B_reg[16].
DSP Report: Generating DSP I_A_reg[16], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[15] is absorbed into DSP I_A_reg[16].
DSP Report: register UU_I_reg[16] is absorbed into DSP I_A_reg[16].
DSP Report: register A is absorbed into DSP I_A_reg[16].
DSP Report: register I_A_reg[16] is absorbed into DSP I_A_reg[16].
DSP Report: operator arg is absorbed into DSP I_A_reg[16].
DSP Report: operator arg is absorbed into DSP I_A_reg[16].
DSP Report: Generating DSP Q_B_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[40] is absorbed into DSP Q_B_reg[41].
DSP Report: register UU_Q_reg[41] is absorbed into DSP Q_B_reg[41].
DSP Report: register A is absorbed into DSP Q_B_reg[41].
DSP Report: register Q_B_reg[41] is absorbed into DSP Q_B_reg[41].
DSP Report: operator arg is absorbed into DSP Q_B_reg[41].
DSP Report: operator arg is absorbed into DSP Q_B_reg[41].
DSP Report: Generating DSP Q_A_reg[41], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[40] is absorbed into DSP Q_A_reg[41].
DSP Report: register UU_I_reg[41] is absorbed into DSP Q_A_reg[41].
DSP Report: register A is absorbed into DSP Q_A_reg[41].
DSP Report: register Q_A_reg[41] is absorbed into DSP Q_A_reg[41].
DSP Report: operator arg is absorbed into DSP Q_A_reg[41].
DSP Report: operator arg is absorbed into DSP Q_A_reg[41].
DSP Report: Generating DSP Q_B_reg[47], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[46] is absorbed into DSP Q_B_reg[47].
DSP Report: register UU_Q_reg[47] is absorbed into DSP Q_B_reg[47].
DSP Report: register A is absorbed into DSP Q_B_reg[47].
DSP Report: register Q_B_reg[47] is absorbed into DSP Q_B_reg[47].
DSP Report: operator arg is absorbed into DSP Q_B_reg[47].
DSP Report: operator arg is absorbed into DSP Q_B_reg[47].
DSP Report: Generating DSP Q_A_reg[47], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[46] is absorbed into DSP Q_A_reg[47].
DSP Report: register UU_I_reg[47] is absorbed into DSP Q_A_reg[47].
DSP Report: register A is absorbed into DSP Q_A_reg[47].
DSP Report: register Q_A_reg[47] is absorbed into DSP Q_A_reg[47].
DSP Report: operator arg is absorbed into DSP Q_A_reg[47].
DSP Report: operator arg is absorbed into DSP Q_A_reg[47].
DSP Report: Generating DSP Q_B_reg[46], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[45] is absorbed into DSP Q_B_reg[46].
DSP Report: register UU_Q_reg[46] is absorbed into DSP Q_B_reg[46].
DSP Report: register A is absorbed into DSP Q_B_reg[46].
DSP Report: register Q_B_reg[46] is absorbed into DSP Q_B_reg[46].
DSP Report: operator arg is absorbed into DSP Q_B_reg[46].
DSP Report: operator arg is absorbed into DSP Q_B_reg[46].
DSP Report: Generating DSP Q_A_reg[46], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[45] is absorbed into DSP Q_A_reg[46].
DSP Report: register UU_I_reg[46] is absorbed into DSP Q_A_reg[46].
DSP Report: register A is absorbed into DSP Q_A_reg[46].
DSP Report: register Q_A_reg[46] is absorbed into DSP Q_A_reg[46].
DSP Report: operator arg is absorbed into DSP Q_A_reg[46].
DSP Report: operator arg is absorbed into DSP Q_A_reg[46].
DSP Report: Generating DSP Q_B_reg[45], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_reg[44] is absorbed into DSP Q_B_reg[45].
DSP Report: register UU_Q_reg[45] is absorbed into DSP Q_B_reg[45].
DSP Report: register A is absorbed into DSP Q_B_reg[45].
DSP Report: register Q_B_reg[45] is absorbed into DSP Q_B_reg[45].
DSP Report: operator arg is absorbed into DSP Q_B_reg[45].
DSP Report: operator arg is absorbed into DSP Q_B_reg[45].
DSP Report: Generating DSP Q_A_reg[45], operation Mode is: (A2*B'')'.
DSP Report: register UU_I_reg[44] is absorbed into DSP Q_A_reg[45].
DSP Report: register UU_I_reg[45] is absorbed into DSP Q_A_reg[45].
DSP Report: register A is absorbed into DSP Q_A_reg[45].
DSP Report: register Q_A_reg[45] is absorbed into DSP Q_A_reg[45].
DSP Report: operator arg is absorbed into DSP Q_A_reg[45].
DSP Report: operator arg is absorbed into DSP Q_A_reg[45].
DSP Report: Generating DSP eu_Q_B_reg[44], operation Mode is: (A2*B'')'.
DSP Report: register UU_Q_last_d_reg[44] is absorbed into DSP eu_Q_B_reg[44].
DSP Report: register UU_Q_for_update_w_reg[44] is absorbed into DSP eu_Q_B_reg[44].
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_Q_B_reg[44].
DSP Report: register eu_Q_B_reg[44] is absorbed into DSP eu_Q_B_reg[44].
DSP Report: operator arg is absorbed into DSP eu_Q_B_reg[44].
DSP Report: Generating DSP arg, operation Mode is: C+(A2*B'')'.
DSP Report: register UU_I_last_d_reg[44] is absorbed into DSP arg.
DSP Report: register UU_I_for_update_w_reg[44] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register eu_Q_A_reg[44] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP eu_I_A_reg[44], operation Mode is: (A2*BCIN2)'.
DSP Report: register E_I_for_update_reg is absorbed into DSP eu_I_A_reg[44].
DSP Report: register UU_I_for_update_w_reg[44] is absorbed into DSP eu_I_A_reg[44].
DSP Report: register eu_I_A_reg[44] is absorbed into DSP eu_I_A_reg[44].
DSP Report: operator arg is absorbed into DSP eu_I_A_reg[44].
DSP Report: Generating DSP arg, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register UU_Q_last_d_reg[44] is absorbed into DSP arg.
DSP Report: register E_Q_for_update_reg is absorbed into DSP arg.
DSP Report: register UU_Q_for_update_w_reg[44] is absorbed into DSP arg.
DSP Report: register eu_I_B_reg[44] is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcOutputFifoInterfacex/StreamStateBlock.StartEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcOutputFifoInterfacex/StreamStateBlock.StopEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StartEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StartEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DmaPortCommIfcInputFifoInterfacex/StreamStateBlock.StopWithFlushEnableChain/vSetTimeout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1326Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1660Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cTunnel1521Out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design TheWindow__GC0 has port vToAccessor[0] driven by constant 0
WARNING: [Synth 8-3917] design TheWindow__GC0 has port cToAccessor[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O117[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O118[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O119[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O120[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O121[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O122[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O123[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O126[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O127[0] driven by constant 1
WARNING: [Synth 8-3917] design TheWindow__GC0 has port O128[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM DmaPortCommIfcOutputFifoInterfacex/DmaPortOutStrmFifox/DmaPortOutStrmDPRAMx/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmDPRAM_inferred/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 64 RAM instances of RAM DmaPortCommIfcInputFifoInterfacex/DmaPortInStrmFifox/DmaPortInStrmDPRAM_inferred/SimpleDualPortRAM_ByteEnable/NiFpgaSimpleDualPortRAM_ByteEnablex/iRAM_reg to conserve power
INFO: [Synth 8-5546] ROM "dDmaPortReqDataNextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bReadyTimedOut" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:55 ; elapsed = 00:09:01 . Memory (MB): peak = 2197.418 ; gain = 1963.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------+---------------+----------------+
|Module Name          | RTL Object         | Depth x Width | Implemented As | 
+---------------------+--------------------+---------------+----------------+
|FractInterpCoeffCalc | extrom             | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__1          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__2          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__3          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__4          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__5          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__6          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__7          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__8          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__9          | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__10         | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__11         | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__12         | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__13         | 1024x36       | Block RAM      | 
|FractInterpCoeffCalc | extrom__14         | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sMemDataOut_reg    | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sAltMemDataOut_reg | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sMemDataOut_reg    | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sAltMemDataOut_reg | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sMemDataOut_reg    | 1024x36       | Block RAM      | 
|FractDecCoeffCalc    | sAltMemDataOut_reg | 1024x36       | Block RAM      | 
+---------------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NiFpgaSimpleDualPortRAM_ByteEnable:                 | iRAM_reg   | 1 K x 64(WRITE_FIRST)  | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|NiFpgaSimpleDualPortRAM_ByteEnable__parameterized0: | iRAM_reg   | 8 K x 64(WRITE_FIRST)  | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|NiFpgaSimpleDualPortRAM_ByteEnable__parameterized1: | iRAM_reg   | 4 K x 64(WRITE_FIRST)  | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|NiFpgaSimpleDualPortRAM_ByteEnable__parameterized2: | iRAM_reg   | 32 K x 64(WRITE_FIRST) | W |   | 32 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|DualPortRAM_Vivado:                                 | iRAM_reg   | 256 x 66               | W |   | 256 x 66(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name                                                           | RTL Object                                                                                                                                                                             | Inference      | Size (Depth x Width) | Primitives                 | 
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|UsrpRioTop                                                            | FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_351a425992/NiFpgaDistributedMemory354/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                    | User Attribute | 16 x 37              | RAM32M x 7                 | 
|UsrpRioTop                                                            | FractionalDecimatorOverflowDelaySub1Spc_1c0109/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                                    | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|UsrpRioTop                                                            | FractionalDecimatorOverflowDelaySub1Spc_1c0110/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                                    | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  | FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOverflowDelaySub1Spc_1c075/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  | FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOverflowDelaySub1Spc_1c077/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  | FractionalDecimatorOverflowDelaySub1Spc_1c0152/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                                    | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|UsrpRioTop                                                            | FractionalInterpolatorSyncFIFOAndAccumulatorSub1Spc_601d52822bf93/NiFpgaDistributedMemory307/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                 | User Attribute | 16 x 37              | RAM32M x 7                 | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 | FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOverflowDelaySub1Spc_1c075/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 | FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOverflowDelaySub1Spc_1c077/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 | FractionalDecimatorOverflowDelaySub1Spc_1c0152/NiFpgaDistributedMemory203/NiLvHlsDualPortRamx/NoDataOutReg.cRam_reg                                                                    | User Attribute | 256 x 1              | RAM128X1D x 2              | 
|UsrpRioTop__GC0                                                       | ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortOutputIfcx/RequestInfoFifo/MemoryBlk.ShimNiFpgaDistributedRamx/cRAM_reg                                                             | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4   | 
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|UsrpRioTop  | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|UsrpRioTop  | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B)'         | 25     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|FxpMultCore | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FxpMultCore | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB0    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB0    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB2    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB2    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB3    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB3    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB4    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB4    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB5    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB5    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B2)'        | 25     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 25     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | (A2*B'')'       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP         | C+(A2*B'')'     | 16     | 16     | 32     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP         | (A2*BCIN2)'     | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|TOP         | PCIN+(A2*B'')'  | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|TOP__GB6    | A*B2            | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 15     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|TOP__GB6    | (PCIN>>17)+A2*B | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |IrqOutTristate__GC0                                                   |           1|         6|
|2     |FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7       |           2|     14406|
|3     |FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256__GC0            |           1|      1382|
|4     |FxpDivInteger__GB0                                                    |           1|      7681|
|5     |FxpDivInteger__GB1                                                    |           1|      7046|
|6     |FxpMultiCycleEnableChainCtrl                                          |           2|       217|
|7     |FractionalDecimatorCalculateProcessingParameters_421b2264__GC0        |           1|      1083|
|8     |FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b      |           2|      1284|
|9     |FDPB1spc2x2pb                                                         |           4|      9034|
|10    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495__GC0 |           2|         2|
|11    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699__GC0  |           2|      1632|
|12    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606__GC0   |           2|         2|
|13    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589__GC0 |           2|      1669|
|14    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  |           1|     12908|
|15    |FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263__GC0               |           1|      1460|
|16    |FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be__GC0         |           1|      1259|
|17    |CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0          |           1|     17873|
|18    |FractionalDecimatorCalculateProcessingParameters_641dc288__GC0        |           1|      1299|
|19    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 |           1|     12908|
|20    |FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547__GC0 |           1|      1991|
|21    |mainFPGA_VI_EdClump0CDL305162195__GC0                                 |           1|     13232|
|22    |TOP__GB0                                                              |           1|     35690|
|23    |TOP__GB1                                                              |           1|      9004|
|24    |TOP__GB2                                                              |           1|     16525|
|25    |TOP__GB3                                                              |           1|     17094|
|26    |TOP__GB4                                                              |           1|     21135|
|27    |TOP__GB5                                                              |           1|     28460|
|28    |TOP__GB6                                                              |           1|     35996|
|29    |TOP__GB7                                                              |           1|      8668|
|30    |mainFPGA_VI_EdClump1CDL55716121d__GC0                                 |           1|       573|
|31    |Registers_B691021441761ed233__GB0                                     |           1|      6166|
|32    |Registers_B691021441761ed233__GB1                                     |           1|      1725|
|33    |Registers_B691021441761ed233__GB2                                     |           1|      2534|
|34    |mainFPGA_VI_EdClump3CDL8881741e4__GC0                                 |           1|       437|
|35    |mainFPGA_VI_194__GC0                                                  |           1|       282|
|36    |TheWindow__GC0                                                        |           1|     16612|
|37    |IoPort2Restart__GC0                                                   |           1|        58|
|38    |Clocking__GC0                                                         |           1|       227|
|39    |DramBank__GC0                                                         |           1|        98|
|40    |UsrpRioTop__GC0                                                       |           1|     13361|
|41    |FxpDivInteger__GB1__1                                                 |           1|      6668|
|42    |FxpDivInteger__GB0__1                                                 |           1|      7317|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:24 ; elapsed = 00:09:31 . Memory (MB): peak = 2299.336 ; gain = 2065.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:19 ; elapsed = 00:10:26 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |IrqOutTristate__GC0                                                   |           1|         6|
|2     |FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7       |           2|     14406|
|3     |FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256__GC0            |           1|      1336|
|4     |FxpDivInteger__GB0                                                    |           1|      7681|
|5     |FxpDivInteger__GB1                                                    |           1|      7046|
|6     |FxpMultiCycleEnableChainCtrl                                          |           2|       217|
|7     |FractionalDecimatorCalculateProcessingParameters_421b2264__GC0        |           1|      1074|
|8     |FractionalDecimatorCalculationControlDistributerSub1Spc_4a1ba26b      |           2|      1246|
|9     |FDPB1spc2x2pb                                                         |           2|      9021|
|10    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495__GC0 |           2|         2|
|11    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699__GC0  |           2|      1523|
|12    |FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606__GC0   |           2|         2|
|13    |FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589__GC0 |           2|      1560|
|14    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  |           1|     12486|
|15    |FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263__GC0               |           1|      1438|
|16    |FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be__GC0         |           1|      1214|
|17    |CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0          |           1|     17808|
|18    |FractionalDecimatorCalculateProcessingParameters_641dc288__GC0        |           1|      1289|
|19    |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 |           1|     12486|
|20    |FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547__GC0 |           1|      1964|
|21    |mainFPGA_VI_EdClump0CDL305162195__GC0                                 |           1|     13182|
|22    |TOP__GB0                                                              |           1|     35690|
|23    |TOP__GB1                                                              |           1|      9004|
|24    |TOP__GB2                                                              |           1|     16525|
|25    |TOP__GB3                                                              |           1|     17094|
|26    |TOP__GB4                                                              |           1|     21129|
|27    |TOP__GB5                                                              |           1|     28460|
|28    |TOP__GB6                                                              |           1|     35964|
|29    |TOP__GB7                                                              |           1|      8668|
|30    |mainFPGA_VI_EdClump1CDL55716121d__GC0                                 |           1|       573|
|31    |Registers_B691021441761ed233__GB0                                     |           1|      5309|
|32    |Registers_B691021441761ed233__GB1                                     |           1|      1327|
|33    |Registers_B691021441761ed233__GB2                                     |           1|      2226|
|34    |mainFPGA_VI_EdClump3CDL8881741e4__GC0                                 |           1|       436|
|35    |mainFPGA_VI_194__GC0                                                  |           1|       282|
|36    |TheWindow__GC0                                                        |           1|     16348|
|37    |IoPort2Restart__GC0                                                   |           1|        58|
|38    |Clocking__GC0                                                         |           1|       227|
|39    |DramBank__GC0                                                         |           1|        98|
|40    |UsrpRioTop__GC0                                                       |           1|     12615|
|41    |FxpDivInteger__GB1__1                                                 |           1|      6668|
|42    |FxpDivInteger__GB0__1                                                 |           1|      7317|
|43    |FDPB1spc2x2pb__1                                                      |           2|      9020|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_41/ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/PacketFifo/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:47 ; elapsed = 00:13:16 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                         |Replication |Instances |
+------+----------------------------------------------------------------------+------------+----------+
|1     |FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a7       |           2|     13740|
|2     |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86743421397__GC0  |           1|      9593|
|3     |CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293__GC0          |           1|     17397|
|4     |FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d863079033610__GC0 |           1|      9593|
|5     |mainFPGA_VI_EdClump0CDL305162195__GC0                                 |           1|     10626|
|6     |TOP__GB0                                                              |           1|     19999|
|7     |TOP__GB2                                                              |           1|      9576|
|8     |TOP__GB3                                                              |           1|      9657|
|9     |TOP__GB4                                                              |           1|     11031|
|10    |TOP__GB5                                                              |           1|     16564|
|11    |TOP__GB6                                                              |           1|     20323|
|12    |TheWindow__GC0                                                        |           1|     10667|
|13    |UsrpRioTop__GC0                                                       |           1|      6909|
+------+----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/PacketFifo/DualPortRAMx/InferredRamx/iRAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[1] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[1]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[2] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[2]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[3] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[3]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[4] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[4]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[5] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[5]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[6] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[6]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[7] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[7]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[8] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[8]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[9] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[9]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[10] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[10]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[11] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[11]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[12] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[12]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[13] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[13]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[14] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[14]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[15] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error_reg[15]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[1] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[1]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[2] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[2]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[3] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[3]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[4] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[4]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[5] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[5]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[6] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[6]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[7] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[7]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[8] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[8]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[9] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[9]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[10] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[10]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[11] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[11]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[12] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[12]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[13] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[13]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[14] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[14]_inv.
INFO: [Synth 8-5365] Flop TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[15] is being inverted and renamed to TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_I_for_error_reg[15]_inv.
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput959/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput954/cFirstRegister_ms_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput948/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput942/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput930/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[23]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[24]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[25]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[26]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[27]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[28]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[29]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[30]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput890/cFirstRegister_ms_reg[31]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput878/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput866/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[16]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[17]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[18]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[19]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[20]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[21]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[22]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[23]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[24]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[25]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[26]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[27]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[28]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[29]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[30]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[31]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[32]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[33]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[34]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[35]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[36]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[37]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[38]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[39]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[40]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[41]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[42]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[43]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[44]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[45]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[46]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[47]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[48]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[49]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[50]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[51]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[52]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[53]  to handle IOB=TRUE attribute
INFO: [Common 17-14] Message 'Synth 8-4163' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 50 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 50 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 113 to 8 by creating 14 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 113 to 8 by creating 14 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[8].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[4].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 36 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sSrlReadAddress [2]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sSrlReadAddress [3]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sSrlReadAddress [4]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sDataValidDelay [0]. Fanout reduced from 37 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 50 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 50 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 113 to 8 by creating 14 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 8 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sUseAltCoeffPipe [1]. Fanout reduced from 113 to 8 by creating 14 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [0]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 9 on net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [1]. Fanout reduced from 36 to 9 by creating 3 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5374] Design UsrpRioTop has 46 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[9].FractInterpProcUnitx/sSrlReadAddress [4] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[7].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[6].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[5].FractInterpProcUnitx/sSrlReadAddress [3] with fanout 36 has max_fanout violation.
INFO: [Synth 8-4651] Net \TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/sSrlReadAddress [2] with fanout 36 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 13 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:50 ; elapsed = 00:14:21 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:52 ; elapsed = 00:14:23 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:56 ; elapsed = 00:15:27 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/FractInterpCoeffCalcx/sFractPhaseInPipe3_reg[20]                                                                                                                                                                   | 4      | 295   | NO           | NO                 | YES               | 295    | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sStartCalcDelay_reg[7]                                                                                                                                                                                             | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/sDataInValidPipe_reg[4]                                                                                                                                                                                                                                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/FractInterpCoeffCalcx/sFractPhaseInPipe3_reg[20]                                                                                                                                                                  | 6      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a796/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sStartCalcDelay_reg[4]                                                                                                                                                                                            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c232108738593/DiscreteDelayWrap38/DiscreteDelayX/RegisterStages[6].cStageReg_reg[36]                                                                                                                                                                                                                                                                                                          | 7      | 36    | NO           | NO                 | YES               | 36     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c232108738593/DiscreteDelayWrap36/DiscreteDelayX/RegisterStages[3].cStageReg_reg[0]                                                                                                                                                                                                                                                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c232108738593/DiscreteDelayWrap37/DiscreteDelayX/RegisterStages[3].cStageReg_reg[0]                                                                                                                                                                                                                                                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[53].StageX/HandShake/SRL16DR.cSrlDR_reg[0]                                                                                                                                                                                                                            | 53     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                               | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6] | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]       | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]    | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                             | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]  | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]        | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]     | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                              | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]  | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                              | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]        | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]  | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                              | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]        | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/FractInterpCoeffCalcx/sFractPhaseInPipe3_reg[20]                                                                                                     | 4      | 295   | NO           | NO                 | YES               | 295    | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/sStartCalcDelay_reg[7]                                                                                                                               | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/sDataInValidPipe_reg[4]                                                                                                                                                                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/FractInterpCoeffCalcx/sFractPhaseInPipe3_reg[20]                                                                                                    | 6      | 21    | NO           | NO                 | YES               | 21     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/sStartCalcDelay_reg[4]                                                                                                                              | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/DiscreteDelayWrap68/DiscreteDelayX/RegisterStages[6].cStageReg_reg[36]                                                                                                                                                                                                                                             | 7      | 36    | NO           | NO                 | YES               | 36     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/DiscreteDelayWrap64/DiscreteDelayX/RegisterStages[3].cStageReg_reg[0]                                                                                                                                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/DiscreteDelayWrap66/DiscreteDelayX/RegisterStages[3].cStageReg_reg[0]                                                                                                                                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[53].StageX/HandShake/SRL16DR.cSrlDR_reg[0]                                                                                                                                                                                                                                                                         | 53     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                                                           | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]                                             | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]                                                   | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]                                                | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                                                                         | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                                                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]                                              | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]                                                    | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]                                                 | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                                                                          | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                                                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]                                              | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                                                                          | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]                                                    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]                                                 | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/DataInDelay/GenDataValidArray[0].sDataBuffRdDlyPipe_reg[0][4]                                                                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sCalcPhaseOutValidDelay_reg[6]                                              | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/sReadAddressInPipe_reg[4][0][8]                                                                                                          | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/sRestartCalcDelay_reg[1]                                                    | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/sAccumOutValidDelay_reg[11]                                                 | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/IQDelay_3b8ea4bacf1ac22225d29c97/DiscreteDelayWrap41/DiscreteDelayX/RegisterStages[5].cStageReg_reg[17]                                                                                                                                                                                                                                                                                                                                     | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/IQDelay_3b8ea4bacf1ac22225d29c97/DiscreteDelayWrap43/DiscreteDelayX/RegisterStages[5].cStageReg_reg[17]                                                                                                                                                                                                                                                                                                                                     | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/IQDelay_3b1d922928596/DiscreteDelayWrap41/DiscreteDelayX/RegisterStages[5].cStageReg_reg[17]                                                                                                                                                                                                                                                                                                                                                      | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/IQDelay_3b1d922928596/DiscreteDelayWrap43/DiscreteDelayX/RegisterStages[5].cStageReg_reg[17]                                                                                                                                                                                                                                                                                                                                                      | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[31].StageX/HandShakerX/SRL16DR.cSrlDR_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/DiscreteDelayWrap230/DiscreteDelayX/RegisterStages[6].cStageReg_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/DiscreteDelayWrap232/DiscreteDelayX/RegisterStages[6].cStageReg_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|UsrpRioTop  | IoPort2Restartx/bFpgaInUserModeDlyVec_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx/bChannelOneHotShiftReg_reg[4][0]                                                                                                                                                                                                                                                                                                                                                                                                                                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | IoPort2Restartx/bEnableReadyOutVec_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/ShimHandleDmaPortInputRequestAndDatax/dShifter_reg[5][PayloadWord]                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 5      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|UsrpRioTop  | ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/ShimHandleDmaPortInputRequestAndDatax/dShifter_reg[7][OtherData][34]                                                                                                                                                                                                                                                                                                                                                                                                                                               | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/ShimHandleDmaPortInputRequestAndDatax/dShifter_reg[8][OtherData][45]                                                                                                                                                                                                                                                                                                                                                                                                                                               | 8      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|UsrpRioTop  | Clockingx/bRadioClkPllResetDelayReg_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[53]                                                                                                                                                                                                                                             | 54     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[52]                                                                                                                                                                                                                                             | 53     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[51]                                                                                                                                                                                                                                             | 52     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[50]                                                                                                                                                                                                                                             | 51     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[49]                                                                                                                                                                                                                                             | 50     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[48]                                                                                                                                                                                                                                             | 49     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[47]                                                                                                                                                                                                                                             | 48     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[46]                                                                                                                                                                                                                                             | 47     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[45]                                                                                                                                                                                                                                             | 46     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[44]                                                                                                                                                                                                                                             | 45     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[43]                                                                                                                                                                                                                                             | 44     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[42]                                                                                                                                                                                                                                             | 43     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[41]                                                                                                                                                                                                                                             | 42     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[40]                                                                                                                                                                                                                                             | 41     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[39]                                                                                                                                                                                                                                             | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[38]                                                                                                                                                                                                                                             | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[37]                                                                                                                                                                                                                                             | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[36]                                                                                                                                                                                                                                             | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[35]                                                                                                                                                                                                                                             | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[34]                                                                                                                                                                                                                                             | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[33]                                                                                                                                                                                                                                             | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[32]                                                                                                                                                                                                                                             | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[31]                                                                                                                                                                                                                                             | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[30]                                                                                                                                                                                                                                             | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[29]                                                                                                                                                                                                                                             | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[28]                                                                                                                                                                                                                                             | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[27]                                                                                                                                                                                                                                             | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[26]                                                                                                                                                                                                                                             | 27     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[25]                                                                                                                                                                                                                                             | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[24]                                                                                                                                                                                                                                             | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[23]                                                                                                                                                                                                                                             | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[22]                                                                                                                                                                                                                                             | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[21]                                                                                                                                                                                                                                             | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[20]                                                                                                                                                                                                                                             | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[19]                                                                                                                                                                                                                                             | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[18]                                                                                                                                                                                                                                             | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[17]                                                                                                                                                                                                                                             | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[16]                                                                                                                                                                                                                                             | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[15]                                                                                                                                                                                                                                             | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[14]                                                                                                                                                                                                                                             | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[13]                                                                                                                                                                                                                                             | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[12]                                                                                                                                                                                                                                             | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[11]                                                                                                                                                                                                                                             | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[10]                                                                                                                                                                                                                                             | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[9]                                                                                                                                                                                                                                              | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[8]                                                                                                                                                                                                                                              | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[7]                                                                                                                                                                                                                                              | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[6]                                                                                                                                                                                                                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[5]                                                                                                                                                                                                                                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[4]                                                                                                                                                                                                                                              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FxpDivWrap653/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[3]                                                                                                                                                                                                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[53]                                                                                                                                                                                                                                                                                          | 54     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[52]                                                                                                                                                                                                                                                                                          | 53     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[51]                                                                                                                                                                                                                                                                                          | 52     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[50]                                                                                                                                                                                                                                                                                          | 51     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[49]                                                                                                                                                                                                                                                                                          | 50     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[48]                                                                                                                                                                                                                                                                                          | 49     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[47]                                                                                                                                                                                                                                                                                          | 48     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[46]                                                                                                                                                                                                                                                                                          | 47     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[45]                                                                                                                                                                                                                                                                                          | 46     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[44]                                                                                                                                                                                                                                                                                          | 45     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[43]                                                                                                                                                                                                                                                                                          | 44     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[42]                                                                                                                                                                                                                                                                                          | 43     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[41]                                                                                                                                                                                                                                                                                          | 42     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[40]                                                                                                                                                                                                                                                                                          | 41     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[39]                                                                                                                                                                                                                                                                                          | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[38]                                                                                                                                                                                                                                                                                          | 39     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[37]                                                                                                                                                                                                                                                                                          | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[36]                                                                                                                                                                                                                                                                                          | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[35]                                                                                                                                                                                                                                                                                          | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[34]                                                                                                                                                                                                                                                                                          | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[33]                                                                                                                                                                                                                                                                                          | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[32]                                                                                                                                                                                                                                                                                          | 33     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[31]                                                                                                                                                                                                                                                                                          | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[30]                                                                                                                                                                                                                                                                                          | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[29]                                                                                                                                                                                                                                                                                          | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[28]                                                                                                                                                                                                                                                                                          | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[27]                                                                                                                                                                                                                                                                                          | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[26]                                                                                                                                                                                                                                                                                          | 27     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[25]                                                                                                                                                                                                                                                                                          | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[24]                                                                                                                                                                                                                                                                                          | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[23]                                                                                                                                                                                                                                                                                          | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[22]                                                                                                                                                                                                                                                                                          | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[21]                                                                                                                                                                                                                                                                                          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[20]                                                                                                                                                                                                                                                                                          | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[19]                                                                                                                                                                                                                                                                                          | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[18]                                                                                                                                                                                                                                                                                          | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[17]                                                                                                                                                                                                                                                                                          | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[16]                                                                                                                                                                                                                                                                                          | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[15]                                                                                                                                                                                                                                                                                          | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[14]                                                                                                                                                                                                                                                                                          | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[13]                                                                                                                                                                                                                                                                                          | 14     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[12]                                                                                                                                                                                                                                                                                          | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[11]                                                                                                                                                                                                                                                                                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[10]                                                                                                                                                                                                                                                                                          | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[9]                                                                                                                                                                                                                                                                                           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[8]                                                                                                                                                                                                                                                                                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[7]                                                                                                                                                                                                                                                                                           | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[6]                                                                                                                                                                                                                                                                                           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[5]                                                                                                                                                                                                                                                                                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[4]                                                                                                                                                                                                                                                                                           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FxpDivWrap664/FxpDivX/FxpDivIntX/pipeline_stage.GenStage[54].StageX/cDdReg_reg[3]                                                                                                                                                                                                                                                                                           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3578/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3606/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3662/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3718/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3830/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode3942/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 16     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode4166/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode4390/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 32     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode4838/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode5286/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 64     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode6182/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 128    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode7078/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                            | 128    | 32    | YES          | NO                 | YES               | 0      | 128     | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode8870/cRegDataOut_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                             | 256    | 1     | YES          | NO                 | YES               | 0      | 8       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/DelayLineOp511Cp_1d0144/NiFpgaFeedbackNode10662/cRegDataOut_reg[1][31]                                                                                                                                                                                                                                                                                                                                                                           | 256    | 32    | YES          | NO                 | YES               | 0      | 256     | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[3].StageX/cXRadReg_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[4].StageX/cXRadReg_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[5].StageX/cXRadReg_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[6].StageX/cXRadReg_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[7].StageX/cXRadReg_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[8].StageX/cXRadReg_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[9].StageX/cXRadReg_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[10].StageX/cXRadReg_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[11].StageX/cXRadReg_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[12].StageX/cXRadReg_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[13].StageX/cXRadReg_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FxpSqrtWrap573/SqrtX/GenStages[14].StageX/cXRadReg_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 15     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/UU_Q_4d_reg[36][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 4      | 752   | YES          | NO                 | YES               | 752    | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/UU_I_4d_reg[39][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 4      | 752   | YES          | NO                 | YES               | 752    | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/UU_Q_4d_reg[47][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/UU_I_4d_reg[47][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Rec_Q_fix_last_d_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|UsrpRioTop  | TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Rec_I_fix_last_d_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |DSP48E           |       258|
|2     |Fifo_1x1025_3    |         2|
|3     |Memory_18x1024_2 |         2|
|4     |Memory_8x500_0   |         1|
|5     |Fifo_32x16385_1  |         1|
|6     |Fifo_32x1025_2   |         3|
|7     |Fifo_64x1025_0   |         2|
|8     |Infrastructure   |         1|
|9     |B250Afe          |         1|
|10    |IoPort2Wrapper   |         1|
|11    |AdcDacInterfaces |         1|
|12    |FixedLogic       |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |AdcDacInterfaces_bbox       |     1|
|2     |B250Afe_bbox                |     1|
|3     |DSP48E                      |     1|
|4     |DSP48E__1                   |     1|
|5     |DSP48E__10                  |     1|
|6     |DSP48E__11                  |     1|
|7     |DSP48E__12                  |     1|
|8     |DSP48E__13                  |     1|
|9     |DSP48E__14                  |     1|
|10    |DSP48E__15                  |     1|
|11    |DSP48E__16                  |     1|
|12    |DSP48E__17                  |     1|
|13    |DSP48E__18                  |     1|
|14    |DSP48E__19                  |     1|
|15    |DSP48E__2                   |     1|
|16    |DSP48E__20                  |     1|
|17    |DSP48E__21                  |     1|
|18    |DSP48E__22                  |     1|
|19    |DSP48E__23                  |     1|
|20    |DSP48E__24                  |     1|
|21    |DSP48E__25                  |     1|
|22    |DSP48E__26                  |     1|
|23    |DSP48E__27                  |     1|
|24    |DSP48E__28                  |     1|
|25    |DSP48E__29                  |     1|
|26    |DSP48E__3                   |     1|
|27    |DSP48E__30                  |     1|
|28    |DSP48E__31                  |     1|
|29    |DSP48E__32                  |     1|
|30    |DSP48E__33                  |     1|
|31    |DSP48E__34                  |     1|
|32    |DSP48E__35                  |     1|
|33    |DSP48E__36                  |     1|
|34    |DSP48E__37                  |     1|
|35    |DSP48E__38                  |     1|
|36    |DSP48E__39                  |     1|
|37    |DSP48E__4                   |     1|
|38    |DSP48E__40                  |     1|
|39    |DSP48E__41                  |     1|
|40    |DSP48E__42                  |     1|
|41    |DSP48E__43                  |     1|
|42    |DSP48E__44                  |     1|
|43    |DSP48E__45                  |     1|
|44    |DSP48E__46                  |     1|
|45    |DSP48E__47                  |     1|
|46    |DSP48E__48                  |     1|
|47    |DSP48E__49                  |     1|
|48    |DSP48E__5                   |     1|
|49    |DSP48E__50                  |     1|
|50    |DSP48E__51                  |     1|
|51    |DSP48E__52                  |     1|
|52    |DSP48E__53                  |     1|
|53    |DSP48E__54                  |     1|
|54    |DSP48E__55                  |     1|
|55    |DSP48E__56                  |     1|
|56    |DSP48E__57                  |     1|
|57    |DSP48E__58                  |     1|
|58    |DSP48E__59                  |     1|
|59    |DSP48E__6                   |     1|
|60    |DSP48E__60                  |     1|
|61    |DSP48E__61                  |     1|
|62    |DSP48E__62                  |     1|
|63    |DSP48E__63                  |     1|
|64    |DSP48E__64                  |     1|
|65    |DSP48E__65                  |     1|
|66    |DSP48E__7                   |     1|
|67    |DSP48E__8                   |     1|
|68    |DSP48E__9                   |     1|
|69    |DSP48E__parameterized0      |     1|
|70    |DSP48E__parameterized0__1   |     1|
|71    |DSP48E__parameterized0__10  |     1|
|72    |DSP48E__parameterized0__100 |     1|
|73    |DSP48E__parameterized0__101 |     1|
|74    |DSP48E__parameterized0__102 |     1|
|75    |DSP48E__parameterized0__103 |     1|
|76    |DSP48E__parameterized0__104 |     1|
|77    |DSP48E__parameterized0__105 |     1|
|78    |DSP48E__parameterized0__106 |     1|
|79    |DSP48E__parameterized0__107 |     1|
|80    |DSP48E__parameterized0__108 |     1|
|81    |DSP48E__parameterized0__109 |     1|
|82    |DSP48E__parameterized0__11  |     1|
|83    |DSP48E__parameterized0__110 |     1|
|84    |DSP48E__parameterized0__111 |     1|
|85    |DSP48E__parameterized0__112 |     1|
|86    |DSP48E__parameterized0__113 |     1|
|87    |DSP48E__parameterized0__114 |     1|
|88    |DSP48E__parameterized0__115 |     1|
|89    |DSP48E__parameterized0__116 |     1|
|90    |DSP48E__parameterized0__117 |     1|
|91    |DSP48E__parameterized0__118 |     1|
|92    |DSP48E__parameterized0__119 |     1|
|93    |DSP48E__parameterized0__12  |     1|
|94    |DSP48E__parameterized0__120 |     1|
|95    |DSP48E__parameterized0__121 |     1|
|96    |DSP48E__parameterized0__122 |     1|
|97    |DSP48E__parameterized0__123 |     1|
|98    |DSP48E__parameterized0__124 |     1|
|99    |DSP48E__parameterized0__125 |     1|
|100   |DSP48E__parameterized0__126 |     1|
|101   |DSP48E__parameterized0__127 |     1|
|102   |DSP48E__parameterized0__128 |     1|
|103   |DSP48E__parameterized0__129 |     1|
|104   |DSP48E__parameterized0__13  |     1|
|105   |DSP48E__parameterized0__130 |     1|
|106   |DSP48E__parameterized0__131 |     1|
|107   |DSP48E__parameterized0__14  |     1|
|108   |DSP48E__parameterized0__15  |     1|
|109   |DSP48E__parameterized0__16  |     1|
|110   |DSP48E__parameterized0__17  |     1|
|111   |DSP48E__parameterized0__18  |     1|
|112   |DSP48E__parameterized0__19  |     1|
|113   |DSP48E__parameterized0__2   |     1|
|114   |DSP48E__parameterized0__20  |     1|
|115   |DSP48E__parameterized0__21  |     1|
|116   |DSP48E__parameterized0__22  |     1|
|117   |DSP48E__parameterized0__23  |     1|
|118   |DSP48E__parameterized0__24  |     1|
|119   |DSP48E__parameterized0__25  |     1|
|120   |DSP48E__parameterized0__26  |     1|
|121   |DSP48E__parameterized0__27  |     1|
|122   |DSP48E__parameterized0__28  |     1|
|123   |DSP48E__parameterized0__29  |     1|
|124   |DSP48E__parameterized0__3   |     1|
|125   |DSP48E__parameterized0__30  |     1|
|126   |DSP48E__parameterized0__31  |     1|
|127   |DSP48E__parameterized0__32  |     1|
|128   |DSP48E__parameterized0__33  |     1|
|129   |DSP48E__parameterized0__34  |     1|
|130   |DSP48E__parameterized0__35  |     1|
|131   |DSP48E__parameterized0__36  |     1|
|132   |DSP48E__parameterized0__37  |     1|
|133   |DSP48E__parameterized0__38  |     1|
|134   |DSP48E__parameterized0__39  |     1|
|135   |DSP48E__parameterized0__4   |     1|
|136   |DSP48E__parameterized0__40  |     1|
|137   |DSP48E__parameterized0__41  |     1|
|138   |DSP48E__parameterized0__42  |     1|
|139   |DSP48E__parameterized0__43  |     1|
|140   |DSP48E__parameterized0__44  |     1|
|141   |DSP48E__parameterized0__45  |     1|
|142   |DSP48E__parameterized0__46  |     1|
|143   |DSP48E__parameterized0__47  |     1|
|144   |DSP48E__parameterized0__48  |     1|
|145   |DSP48E__parameterized0__49  |     1|
|146   |DSP48E__parameterized0__5   |     1|
|147   |DSP48E__parameterized0__50  |     1|
|148   |DSP48E__parameterized0__51  |     1|
|149   |DSP48E__parameterized0__52  |     1|
|150   |DSP48E__parameterized0__53  |     1|
|151   |DSP48E__parameterized0__54  |     1|
|152   |DSP48E__parameterized0__55  |     1|
|153   |DSP48E__parameterized0__56  |     1|
|154   |DSP48E__parameterized0__57  |     1|
|155   |DSP48E__parameterized0__58  |     1|
|156   |DSP48E__parameterized0__59  |     1|
|157   |DSP48E__parameterized0__6   |     1|
|158   |DSP48E__parameterized0__60  |     1|
|159   |DSP48E__parameterized0__61  |     1|
|160   |DSP48E__parameterized0__62  |     1|
|161   |DSP48E__parameterized0__63  |     1|
|162   |DSP48E__parameterized0__64  |     1|
|163   |DSP48E__parameterized0__65  |     1|
|164   |DSP48E__parameterized0__66  |     1|
|165   |DSP48E__parameterized0__67  |     1|
|166   |DSP48E__parameterized0__68  |     1|
|167   |DSP48E__parameterized0__69  |     1|
|168   |DSP48E__parameterized0__7   |     1|
|169   |DSP48E__parameterized0__70  |     1|
|170   |DSP48E__parameterized0__71  |     1|
|171   |DSP48E__parameterized0__72  |     1|
|172   |DSP48E__parameterized0__73  |     1|
|173   |DSP48E__parameterized0__74  |     1|
|174   |DSP48E__parameterized0__75  |     1|
|175   |DSP48E__parameterized0__76  |     1|
|176   |DSP48E__parameterized0__77  |     1|
|177   |DSP48E__parameterized0__78  |     1|
|178   |DSP48E__parameterized0__79  |     1|
|179   |DSP48E__parameterized0__8   |     1|
|180   |DSP48E__parameterized0__80  |     1|
|181   |DSP48E__parameterized0__81  |     1|
|182   |DSP48E__parameterized0__82  |     1|
|183   |DSP48E__parameterized0__83  |     1|
|184   |DSP48E__parameterized0__84  |     1|
|185   |DSP48E__parameterized0__85  |     1|
|186   |DSP48E__parameterized0__86  |     1|
|187   |DSP48E__parameterized0__87  |     1|
|188   |DSP48E__parameterized0__88  |     1|
|189   |DSP48E__parameterized0__89  |     1|
|190   |DSP48E__parameterized0__9   |     1|
|191   |DSP48E__parameterized0__90  |     1|
|192   |DSP48E__parameterized0__91  |     1|
|193   |DSP48E__parameterized0__92  |     1|
|194   |DSP48E__parameterized0__93  |     1|
|195   |DSP48E__parameterized0__94  |     1|
|196   |DSP48E__parameterized0__95  |     1|
|197   |DSP48E__parameterized0__96  |     1|
|198   |DSP48E__parameterized0__97  |     1|
|199   |DSP48E__parameterized0__98  |     1|
|200   |DSP48E__parameterized0__99  |     1|
|201   |DSP48E_bbox                 |     1|
|202   |DSP48E_bbox_0               |     1|
|203   |DSP48E_bbox_0__1            |     1|
|204   |DSP48E_bbox_0__2            |     1|
|205   |DSP48E_bbox_0__3            |     1|
|206   |DSP48E_bbox_1               |     1|
|207   |DSP48E_bbox_1__1            |     1|
|208   |DSP48E_bbox_2               |     1|
|209   |DSP48E_bbox_2__1            |     1|
|210   |DSP48E_bbox_2__2            |     1|
|211   |DSP48E_bbox_2__3            |     1|
|212   |DSP48E_bbox_2__4            |     1|
|213   |DSP48E_bbox_2__5            |     1|
|214   |DSP48E_bbox_3               |     1|
|215   |DSP48E_bbox_3__2            |     1|
|216   |DSP48E_bbox_4               |     1|
|217   |DSP48E_bbox_4__10           |     1|
|218   |DSP48E_bbox_4__11           |     1|
|219   |DSP48E_bbox_4__12           |     1|
|220   |DSP48E_bbox_4__13           |     1|
|221   |DSP48E_bbox_4__14           |     1|
|222   |DSP48E_bbox_4__15           |     1|
|223   |DSP48E_bbox_4__16           |     1|
|224   |DSP48E_bbox_4__17           |     1|
|225   |DSP48E_bbox_4__18           |     1|
|226   |DSP48E_bbox_4__19           |     1|
|227   |DSP48E_bbox_4__2            |     1|
|228   |DSP48E_bbox_4__20           |     1|
|229   |DSP48E_bbox_4__21           |     1|
|230   |DSP48E_bbox_4__22           |     1|
|231   |DSP48E_bbox_4__23           |     1|
|232   |DSP48E_bbox_4__24           |     1|
|233   |DSP48E_bbox_4__25           |     1|
|234   |DSP48E_bbox_4__26           |     1|
|235   |DSP48E_bbox_4__27           |     1|
|236   |DSP48E_bbox_4__28           |     1|
|237   |DSP48E_bbox_4__29           |     1|
|238   |DSP48E_bbox_4__3            |     1|
|239   |DSP48E_bbox_4__30           |     1|
|240   |DSP48E_bbox_4__31           |     1|
|241   |DSP48E_bbox_4__32           |     1|
|242   |DSP48E_bbox_4__33           |     1|
|243   |DSP48E_bbox_4__34           |     1|
|244   |DSP48E_bbox_4__35           |     1|
|245   |DSP48E_bbox_4__36           |     1|
|246   |DSP48E_bbox_4__4            |     1|
|247   |DSP48E_bbox_4__5            |     1|
|248   |DSP48E_bbox_4__6            |     1|
|249   |DSP48E_bbox_4__7            |     1|
|250   |DSP48E_bbox_4__8            |     1|
|251   |DSP48E_bbox_4__9            |     1|
|252   |DSP48E_bbox_5               |     1|
|253   |DSP48E_bbox_5__1            |     1|
|254   |DSP48E_bbox_6               |     1|
|255   |DSP48E_bbox_6__1            |     1|
|256   |DSP48E_bbox_6__2            |     1|
|257   |DSP48E_bbox_6__3            |     1|
|258   |DSP48E_bbox__1              |     1|
|259   |DSP48E_bbox__2              |     1|
|260   |DSP48E_bbox__3              |     1|
|261   |Fifo_1x1025_3               |     1|
|262   |Fifo_1x1025_3__2            |     1|
|263   |Fifo_32x1025_2              |     1|
|264   |Fifo_32x1025_2__1           |     1|
|265   |Fifo_32x1025_2__2           |     1|
|266   |Fifo_32x16385_1             |     1|
|267   |Fifo_64x1025_0              |     1|
|268   |Fifo_64x1025_0__1           |     1|
|269   |FixedLogic_bbox             |     1|
|270   |Infrastructure_bbox         |     1|
|271   |IoPort2Wrapper_bbox         |     1|
|272   |Memory_18x1024_2            |     1|
|273   |Memory_18x1024_2__2         |     1|
|274   |Memory_8x500_0              |     1|
|275   |BUFG                        |     5|
|276   |BUFGCTRL                    |     6|
|277   |CARRY4                      | 10204|
|278   |DSP48E1                     |     2|
|279   |DSP48E1_1                   |   315|
|280   |DSP48E1_2                   |    96|
|281   |DSP48E1_3                   |   198|
|282   |DSP48E1_4                   |    35|
|283   |DSP48E1_5                   |    13|
|284   |DSP48E1_6                   |    13|
|285   |DSP48E1_7                   |     4|
|286   |DSP48E1_8                   |     4|
|287   |DSP48E1_9                   |    90|
|288   |IBUFDS_GTE2                 |     3|
|289   |IDDR                        |     1|
|290   |IDELAYCTRL                  |     1|
|291   |LUT1                        |  9166|
|292   |LUT2                        | 27242|
|293   |LUT3                        | 18878|
|294   |LUT4                        | 15627|
|295   |LUT5                        |  7408|
|296   |LUT6                        | 10218|
|297   |MMCME2_ADV                  |     2|
|298   |MMCM_ADV                    |     1|
|299   |MUXCY                       |  5292|
|300   |MUXF7                       |    20|
|301   |PULLDOWN                    |    32|
|302   |RAM32M                      |    14|
|303   |RAM64M                      |     4|
|304   |RAM64X1D                    |     4|
|305   |RAMB18SDP                   |    52|
|306   |RAMB36E1_15                 |     4|
|307   |RAMB36E1_16                 |     4|
|308   |RAMB36E1_17                 |     4|
|309   |RAMB36E1_18                 |     4|
|310   |RAMB36E1_19                 |     4|
|311   |RAMB36E1_20                 |     4|
|312   |RAMB36E1_25                 |     1|
|313   |RAMB36E1_26                 |     2|
|314   |RAMB36E1_27                 |     2|
|315   |RAMB36E1_28                 |     2|
|316   |RAMB36E1_29                 |     2|
|317   |RAMB36E1_30                 |     2|
|318   |RAMB36E1_31                 |     2|
|319   |RAMB36E1_32                 |     2|
|320   |RAMB36E1_33                 |     2|
|321   |RAMB36E1_34                 |     2|
|322   |RAMB36E1_35                 |     2|
|323   |RAMB36E1_36                 |     2|
|324   |RAMB36E1_37                 |     2|
|325   |RAMB36E1_38                 |     2|
|326   |RAMB36E1_39                 |     2|
|327   |RAMB36E1_40                 |     2|
|328   |RAMB36E1_41                 |     2|
|329   |RAMB36E1_42                 |     2|
|330   |RAMB36E1_43                 |     2|
|331   |RAMB36E1_44                 |     2|
|332   |RAMB36E1_45                 |     2|
|333   |RAMB36E1_46                 |     2|
|334   |RAMB36E1_47                 |     2|
|335   |RAMB36E1_48                 |    16|
|336   |RAMB36E1_49                 |     8|
|337   |RAMB36E1_50                 |    64|
|338   |SRL16E                      |  2869|
|339   |SRLC32E                     |  1820|
|340   |STARTUPE2                   |     1|
|341   |XORCY                       |  5194|
|342   |FDCE                        | 26316|
|343   |FDCE_1                      |    46|
|344   |FDPE                        |   391|
|345   |FDRE                        | 63665|
|346   |FDSE                        |    93|
|347   |IBUF                        |   121|
|348   |IBUFG                       |     1|
|349   |IBUFGDS                     |     1|
|350   |IBUFGDS_DIFF_OUT            |     1|
|351   |IOBUF                       |   109|
|352   |IOBUFDS                     |     4|
|353   |OBUF                        |   157|
|354   |OBUFDS                      |     1|
|355   |OBUFT                       |    14|
|356   |OBUFTDS                     |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------+-------+
|      |Instance                             |Module                    |Cells  |
+------+-------------------------------------+--------------------------+-------+
|1     |top                                  |                          | 246825|
|2     |  \DramBankx/MigNoGen.NoMigFragFlop  |DFlop__parameterized0__99 |      1|
+------+-------------------------------------+--------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:56 ; elapsed = 00:15:27 . Memory (MB): peak = 2720.434 ; gain = 2486.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2755 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:40 ; elapsed = 00:13:33 . Memory (MB): peak = 2720.434 ; gain = 1271.844
Synthesis Optimization Complete : Time (s): cpu = 00:14:56 ; elapsed = 00:15:29 . Memory (MB): peak = 2720.434 ; gain = 2486.328
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [./Infrastructure.edf]
Finished Parsing EDIF File [./Infrastructure.edf]
Parsing EDIF File [./B250Afe.edf]
Finished Parsing EDIF File [./B250Afe.edf]
Parsing EDIF File [./IoPort2Wrapper.edf]
Finished Parsing EDIF File [./IoPort2Wrapper.edf]
Parsing EDIF File [./AdcDacInterfaces.edf]
Finished Parsing EDIF File [./AdcDacInterfaces.edf]
Parsing EDIF File [./FixedLogic.edf]
Finished Parsing EDIF File [./FixedLogic.edf]
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Fifo_1x1025_3.dcp' for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Memory_18x1024_2.dcp' for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527'
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Memory_8x500_0.dcp' for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/GPSRegisters_1410814a17c1fa23e678/MemoryRam406'
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Fifo_32x16385_1.dcp' for cell 'TheWindowx/FifoCommonClock1880'
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Fifo_32x1025_2.dcp' for cell 'TheWindowx/FifoCommonClock1903'
INFO: [Project 1-454] Reading design checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/Fifo_64x1025_0.dcp' for cell 'TheWindowx/FifoIndependentClocks1826'
INFO: [Netlist 29-17] Analyzing 22827 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalInterpolatorSub1SpcSub2xOc_32ee12b1631a1256885/FractionalInterpolatorApplyPhaseDelaySub1Spc_368ca2b8c232108738593/NiFpgaFxpDsp48eTop57/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FractionalDecimatorCalculationCyclesPerMAC_431b3265683/NiFpgaFxpDsp48eTop56/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFxpDsp48eTop677/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/NiFpgaFxpDsp48eTop76/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/FractionalDecimatorCalculationCyclesPerMAC_431b3265694/NiFpgaFxpDsp48eTop56/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorCalculateProcessingParameters_641dc28881/NiFpgaFxpDsp48eTop688/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiFpgaFxpDsp48eTop257/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara191212484395/NiFpgaFxpDsp48eTop237/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909396/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909397/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop128/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop143/NiFpgaFxpDsp48eWrapx/CEA1' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'CEMULTCARRYIN' on instance 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop129/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance' of cell type 'DSP48E' does not have an equivalent function on the new cell type 'DSP48E1'. Net 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop143/NiFpgaFxpDsp48eWrapx/CEA1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Common 17-14] Message 'Netlist 29-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
WARNING: [Netlist 29-101] Netlist 'UsrpRioTop' is not ideal for floorplanning, since the cellview 'UsrpRioTop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp73/Fifo_1x1025_3_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp73/Fifo_1x1025_3_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp73/Fifo_1x1025_3_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp73/Fifo_1x1025_3_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorSerialModeRetimerSub1Spc_591cb27b150/FifoCommonClock105'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1903'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1903'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1928'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1928'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1953'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp75/Fifo_32x1025_2_early.xdc] for cell 'TheWindowx/FifoCommonClock1953'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp77/Fifo_32x16385_1_early.xdc] for cell 'TheWindowx/FifoCommonClock1880'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp77/Fifo_32x16385_1_early.xdc] for cell 'TheWindowx/FifoCommonClock1880'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_early.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_early.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_early.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_early.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp81/Memory_18x1024_2_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp81/Memory_18x1024_2_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/MemoryRom527'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp81/Memory_18x1024_2_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/MemoryRom527'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp81/Memory_18x1024_2_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/MemoryRom527'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp83/Memory_8x500_0_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/GPSRegisters_1410814a17c1fa23e678/MemoryRam406'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp83/Memory_8x500_0_early.xdc] for cell 'TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump3CDL8881741e42575/Registers_B691021441761ed2332382/GPSRegisters_1410814a17c1fa23e678/MemoryRam406'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_late.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_late.xdc] for cell 'TheWindowx/FifoIndependentClocks1826'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_late.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/.Xil/Vivado-5692-HUDSON/dcp79/Fifo_64x1025_0_late.xdc] for cell 'TheWindowx/FifoIndependentClocks1853'
Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:78]
all_registers: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3531.203 ; gain = 810.770
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:78]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:137]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:161]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:180]
WARNING: [Constraints 18-633] Creating clock IoPort2TxClock with 2 sources. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:419]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:434]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:443]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:453]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:471]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:646]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:646]
set_max_delay: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4729.176 ; gain = 214.801
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:652]
WARNING: [Vivado 12-2489] -period contains time 4.166500 which will be rounded to 4.167 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:758]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:759]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:760]
WARNING: [Vivado 12-2489] -delay contains time -0.216750 which will be rounded to -0.217 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:761]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:887]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:892]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4840.762 ; gain = 0.000
WARNING: [Vivado 12-508] No pins matched '*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1060]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins {*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C}]'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1060]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1060]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1060]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-508] No pins matched '*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1061]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins {*/RadioLvFpgaDb0/gpio_atr/rgpio_reg[0]/C}]'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1061]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1061]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1061]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "DbGpioOutputTime": no such variable
can't read "DbGpioOutputTime": no such variable
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1159]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1226]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1256]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1261]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1266]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1271]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1297]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1305]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1356]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1427]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'to' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1432]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1463]
INFO: [Timing 38-2] Deriving generated clocks [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:1702]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4916.809 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2026]
CRITICAL WARNING: [Vivado 12-4439] The number of objects associated with the 'from' option of a 'set_max_delay' constraint is very large: 104391. This may lead to serious performance issues and out-of-memory conditions in handling this constraint. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2032]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*D}'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -segments -of_objects [get_pins -hierarchical -filter {NAME =~ *TimeRefSamplerIddr*D}]'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2068]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2074]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-2489] -delay contains time 24.247500 which will be rounded to 24.248 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2090]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2093]
WARNING: [Vivado 12-2489] -delay contains time 24.247500 which will be rounded to 24.248 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2126]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2129]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2201]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2216]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2219]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2225]
WARNING: [Vivado 12-2489] -delay contains time 24.747500 which will be rounded to 24.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2237]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2240]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2243]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2258]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2261]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2264]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2279]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2282]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2285]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2300]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2303]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2306]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2321]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2324]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2327]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2342]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2345]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2348]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2363]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2366]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2369]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2384]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2387]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2390]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2405]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2408]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2414]
WARNING: [Vivado 12-2489] -delay contains time 23.247600 which will be rounded to 23.248 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2417]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2420]
WARNING: [Vivado 12-2489] -delay contains time 12.373750 which will be rounded to 12.374 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2423]
WARNING: [Vivado 12-2489] -delay contains time 13.498400 which will be rounded to 13.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2471]
WARNING: [Vivado 12-2489] -delay contains time 22.747500 which will be rounded to 22.748 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2480]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2483]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2498]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2501]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2504]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2519]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2522]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2525]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2540]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2543]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2546]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2561]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2564]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2567]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2582]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2585]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2588]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2603]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2606]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2609]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2624]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2627]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2630]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2645]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2648]
WARNING: [Vivado 12-2489] -delay contains time 74.242501 which will be rounded to 74.243 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2654]
WARNING: [Vivado 12-2489] -delay contains time 23.247600 which will be rounded to 23.248 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2657]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2660]
WARNING: [Vivado 12-2489] -delay contains time 4.041250 which will be rounded to 4.041 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2663]
WARNING: [Vivado 12-2489] -delay contains time 13.498400 which will be rounded to 13.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2711]
WARNING: [Vivado 12-2489] -delay contains time 6.082500 which will be rounded to 6.083 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2720]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2723]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2738]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2741]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2744]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2759]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2762]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2765]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2780]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2783]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2786]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2801]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2804]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2807]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2822]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2825]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2828]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2843]
WARNING: [Vivado 12-2489] -delay contains time 3.874600 which will be rounded to 3.875 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2846]
WARNING: [Vivado 12-2489] -delay contains time 15.498400 which will be rounded to 15.498 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2849]
WARNING: [Vivado 12-2489] -delay contains time 7.749200 which will be rounded to 7.749 to ensure it is an integer multiple of 1 picosecond [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2864]
INFO: [Common 17-14] Message 'Vivado 12-2489' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:2864]
WARNING: [Vivado 12-507] No nets matched '*NiFpgaClockManagerControlx/aBufgEnLoc'. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:3779]
Finished Parsing XDC File [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Shape Builder 18-119] Failed to create SLICE shape for instance B250StartupFsmx/bStcResetNxt_msn_reg. Found overlapping instances within the shape: B250StartupFsmx/bStcReset_n_reg and B250StartupFsmx/bStcResetNxt_n_reg.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1991 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1404 instances
  DSP48E => DSP48E1: 258 instances
  FDCE_1 => FDCE (inverted pins: C): 46 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 111 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 4 instances
  MMCM_ADV => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 39 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 47 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  RAMB18SDP => RAMB18E1: 52 instances

1592 Infos, 860 Warnings, 31 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:15 ; elapsed = 00:25:20 . Memory (MB): peak = 4916.809 ; gain = 4694.512
# set_param tcl.collectionResultDisplayLimit 0
# if {[catch [all_dsps]]} {
#     foreach i_dsp [all_dsps] {
#         set net_of_pcin_0 [get_nets -of [get_pins ${i_dsp}/PCIN[0]]]
#         if { [catch $net_of_pcin_0] == 0 || [string first "<const" [get_property NAME $net_of_pcin_0]] != -1 } {
#             set opmode_6_enable [string first "<const0>" [get_property NAME [get_nets -of [get_pins $i_dsp/OPMODE[6]]]]] 
#             set opmode_5_enable [string first "<const0>" [get_property NAME [get_nets -of [get_pins $i_dsp/OPMODE[5]]]]] 
#             set opmode_4_enable [string first "<const0>" [get_property NAME [get_nets -of [get_pins $i_dsp/OPMODE[4]]]]] 
#             if { $opmode_6_enable != -1 && $opmode_5_enable  != -1  && $opmode_4_enable == -1 } {
#                 disconnect_net -net [get_nets -of [get_pins $i_dsp/OPMODE[4]]] -objects [get_pins $i_dsp/OPMODE[4]]
#                 connect_net -net <const0> -object [get_pins $i_dsp/OPMODE[4]] -hier
#             }  else {
#                 if { $opmode_6_enable == -1 && $opmode_5_enable != -1 && $opmode_4_enable == -1 } {
#                     disconnect_net -net [get_nets -of [get_pins $i_dsp/OPMODE[4]]] -objects [get_pins $i_dsp/OPMODE[4]]
#                     connect_net -net <const0> -object [get_pins $i_dsp/OPMODE[4]] -hier
#                     disconnect_net -net [get_nets -of [get_pins $i_dsp/OPMODE[6]]] -objects [get_pins $i_dsp/OPMODE[6]]
#                     connect_net -net <const0> -object [get_pins $i_dsp/OPMODE[6]] -hier
#                 }
#             }
#         }
#     }
# }
# report_utilization -file "UsrpRioTop_xst.xrpt" -format xml
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4916.809 ; gain = 0.000
# report_timing_summary -setup -max_paths 100 -slack_lesser_than 0 -file "UsrpRioTop_xst.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Constraints 18-633] Creating clock IoPort2TxClock with 2 sources. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:52 ; elapsed = 00:01:56 . Memory (MB): peak = 4916.809 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/synth_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/workerCheckpoints/synth_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:20 ; elapsed = 00:00:49 . Memory (MB): peak = 4916.809 ; gain = 0.000
# package require struct::list
# package require struct::set
# opt_design -directive "Explore"
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4916.809 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 112 inverter(s) to 5201 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cced52bd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2493 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f8d379ff

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5971 cells and removed 8695 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7f442fb6

Time (s): cpu = 00:01:39 ; elapsed = 00:01:21 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 536 cells and removed 5670 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7f442fb6

Time (s): cpu = 00:01:52 ; elapsed = 00:01:34 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7f442fb6

Time (s): cpu = 00:01:54 ; elapsed = 00:01:36 . Memory (MB): peak = 4916.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 4916.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7f442fb6

Time (s): cpu = 00:01:58 ; elapsed = 00:01:40 . Memory (MB): peak = 4916.809 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for B250StartupFsmx/STARTUPE2x
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[0].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[10].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[11].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[12].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[13].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[14].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[15].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[16].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[17].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[18].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[19].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[1].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[20].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[21].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[22].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[23].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[24].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[25].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[26].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[27].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[28].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[29].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[2].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[30].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[31].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[3].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[4].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[5].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[6].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[7].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[8].DqPulldown
INFO: [Power 33-23] Power model is not available for DramBankx/MigNoGen.BitGen[9].DqPulldown
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-633] Creating clock IoPort2TxClock with 2 sources. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 109 BRAM(s) out of a total of 221 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 320 Total Ports: 442
Ending PowerOpt Patch Enables Task | Checksum: 153509141

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4923.488 ; gain = 0.000
Ending Power Optimization Task | Checksum: 153509141

Time (s): cpu = 00:04:24 ; elapsed = 00:02:58 . Memory (MB): peak = 4923.488 ; gain = 6.680
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:51 ; elapsed = 00:05:02 . Memory (MB): peak = 4923.488 ; gain = 6.680
# connect_net -quiet -hier -net [get_nets <const0>] -objects [get_pins -regexp -filter { DIRECTION == "IN" && NAME =~ ".*(DI|S)\[\d\]$" && IS_CONNECTED == "FALSE" } -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE == CARRY.OTHERS.CARRY4 }]]
# write_checkpoint -force "workerCheckpoints/opt_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/workerCheckpoints/opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4923.488 ; gain = 0.000
# package require struct::list
# package require struct::set
# set_param general.maxThreads "2"
# if { [catch {place_design -directive "Explore"} error_message options] } {
#     report_utilization -file "UsrpRioTop_map.xrpt" -format xml
#     return -options $options $error_message
# }
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC AVAL-46] v7v8_mmcm_fvco_rule1: The current computed target frequency, FVCO, is out of range for cell Clockingx/RadioClkMmcm. The computed FVCO is 1440.058 MHz. The valid FVCO range for speed grade -2 is 600MHz to 1440MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 12.000, CLKIN1_PERIOD = 8.33300, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[10] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[4]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[11] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[5]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[12] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[6]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[13] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[7]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[7].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[14] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[8]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[6] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[0]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[7] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[1]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[8] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[2]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[9] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[3]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[4]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[11] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[5]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[12] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[6]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[13] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[7]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[7].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[14] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[8]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[6] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[0]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[7] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[1]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[8] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[2]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[9] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[3]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ENBWREN (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/reFifoWrite2_out) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/ReAlign.reData_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ENBWREN (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/reFifoWrite2_out) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/ReAlign.reData_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[0] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[12]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[13]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][10]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][11]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][12]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][13]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][8]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][9]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a6de1ae2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4923.488 ; gain = 0.000
WARNING: [Constraints 18-633] Creating clock IoPort2TxClock with 2 sources. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput612/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput631/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput645/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput734/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[16]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[17]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[18]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[19]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[20]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[21]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[22]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[23]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[24]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[25]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[26]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[27]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[28]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[29]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[30]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[31]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[32]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[33]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[34]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[35]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[36]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[37]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[38]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[39]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[3]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[40]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[41]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[42]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[43]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[44]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[45]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[46]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[47]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[48]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[49]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[4]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[50]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[51]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[52]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[53]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[54]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[55]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[56]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[57]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[58]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[59]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[5]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[60]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[61]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[62]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[63]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[6]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[7]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[8]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[9]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput745/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput774/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput855/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[0]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[10]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[11]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[12]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[13]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[14]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[15]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[16]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[17]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[18]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[19]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[1]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[20]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[21]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[22]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[23]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[24]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[25]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[26]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[27]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[28]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[29]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[2]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[30]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[31]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[32]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[33]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[34]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[35]'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Common 17-14] Message 'Place 30-73' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Place 30-722] Terminal 'aIrq[1]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Constraints 18-633] Creating clock IoPort2TxClock with 2 sources. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:381]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'DacVirtualClock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/NIFPGA/jobs2/w1K917T_dxdhKAV/UsrpRioTop.xdc:703]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 143e4d2be

Time (s): cpu = 00:05:03 ; elapsed = 00:04:03 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-896] Complex timing constraints detected. Disabling fast timing updates
Phase 1.3 Build Placer Netlist Model | Checksum: 19ed9c85e

Time (s): cpu = 00:06:34 ; elapsed = 00:05:06 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19ed9c85e

Time (s): cpu = 00:06:35 ; elapsed = 00:05:06 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19ed9c85e

Time (s): cpu = 00:06:35 ; elapsed = 00:05:07 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 27e190b0a

Time (s): cpu = 00:12:56 ; elapsed = 00:09:05 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27e190b0a

Time (s): cpu = 00:12:58 ; elapsed = 00:09:06 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c98c7e7d

Time (s): cpu = 00:14:45 ; elapsed = 00:10:09 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2041fd1ca

Time (s): cpu = 00:14:49 ; elapsed = 00:10:13 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dfc41dff

Time (s): cpu = 00:14:50 ; elapsed = 00:10:14 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 215d7c509

Time (s): cpu = 00:15:30 ; elapsed = 00:10:37 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 215d7c509

Time (s): cpu = 00:15:31 ; elapsed = 00:10:38 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 257039a1b

Time (s): cpu = 00:16:18 ; elapsed = 00:11:24 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 24f5ee714

Time (s): cpu = 00:16:25 ; elapsed = 00:11:32 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a9195739

Time (s): cpu = 00:16:28 ; elapsed = 00:11:34 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a9195739

Time (s): cpu = 00:16:30 ; elapsed = 00:11:36 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a9195739

Time (s): cpu = 00:16:32 ; elapsed = 00:11:39 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 178eb7774

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net TheWindowx/cNiFpgaCtrlIndRegisterWrapper12281228_CFpgaReadToResholder[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/cFromBoolean749, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/cEnableI16ToIQ_019624c880t2414, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net W_I_temp[39][0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Sum_Q_for_error, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/W_I[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net eu_mu_I[39][0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 7 candidate nets, 0 success, 7 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 178eb7774

Time (s): cpu = 00:17:52 ; elapsed = 00:12:26 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.357. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19a5d5f7f

Time (s): cpu = 00:17:56 ; elapsed = 00:12:30 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19a5d5f7f

Time (s): cpu = 00:17:58 ; elapsed = 00:12:32 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a5d5f7f

Time (s): cpu = 00:18:02 ; elapsed = 00:12:35 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19a5d5f7f

Time (s): cpu = 00:18:04 ; elapsed = 00:12:38 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f5c8159c

Time (s): cpu = 00:18:06 ; elapsed = 00:12:40 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f5c8159c

Time (s): cpu = 00:18:08 ; elapsed = 00:12:42 . Memory (MB): peak = 4923.488 ; gain = 0.000
Ending Placer Task | Checksum: 121f191c9

Time (s): cpu = 00:18:08 ; elapsed = 00:12:42 . Memory (MB): peak = 4923.488 ; gain = 0.000
27 Infos, 44 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:19:01 ; elapsed = 00:13:26 . Memory (MB): peak = 4923.488 ; gain = 0.000
# report_timing -sort_by group -setup -hold -file "UsrpRioTop_preroute.twr"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_timing: Time (s): cpu = 00:01:56 ; elapsed = 00:01:01 . Memory (MB): peak = 4923.488 ; gain = 0.000
# set report_name "UsrpRioTop_preroute.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
#                 # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
#                 # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
#         # Couldn't find clock
#     }
# }
Analyzing clock AdcACaptureClk
Analyzing clock AdcBCaptureClk
Analyzing clock IoPort2TxClock
Analyzing clock Dac1DciClk
Analyzing clock IoPort2RxClock
Analyzing clock Dac0DciClk
Analyzing clock DacVirtualClock
Analyzing clock TheWindowx/cNiFpgaMmcmWrapper20802080_ClkOut0
Analyzing clock RadioClk2x
Analyzing clock RadioClk1x
Analyzing clock LmkSpiClk
Analyzing clock AdcBTransferClk
Analyzing clock BusClock
Analyzing clock **async_default**
Analyzing clock AdcATransferClk
Analyzing clock **default**
Analyzing clock RxLowSpeedClk
Analyzing clock TxClockGenx/I
Analyzing clock DacDciClk2x
Analyzing clock Clocking/clk_pll_i
Analyzing clock RioClock40
Analyzing clock RioClock200
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
#     # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
#         # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
#     # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
#         # Grab two pins at a time. The delay to the first pin should be 
#         # through a cell (logic delay), while the delay to the second pin should be 
#         # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
#     # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
#     # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
#     # The timing path includes three parts: leading path, internal path and trailing path.
#     # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
#     # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
#     # Otherwise, the leading path contains nothing.
#     # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
#     # Otherwise, the trailing path only contains the last cell.
#     # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
#     # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
#     # The net connects to the logic pin.
#     # The segment structure is: 
#     # net pin -> cell -> logic pin -> net
#     # The internal path structure is
#     # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
#     # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
#         # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "UsrpRioTop_preroute.xtwr" "false"
# report_utilization -file "UsrpRioTop_map.xrpt" -format xml
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4923.488 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/place_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:04 ; elapsed = 00:00:23 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/workerCheckpoints/place_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:48 ; elapsed = 00:00:55 . Memory (MB): peak = 4923.488 ; gain = 0.000
# package require struct::list
# package require struct::set
# phys_opt_design -directive "Explore"
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.477 . Memory (MB): peak = 4923.488 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1210970bd

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-7.381 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:20 ; elapsed = 00:01:06 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:23 ; elapsed = 00:01:09 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 4 Rewire | Checksum: 1210970bd

Time (s): cpu = 00:02:26 ; elapsed = 00:01:12 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:28 ; elapsed = 00:01:15 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Fanout Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:17 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Placement Based Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 8 Rewire | Checksum: 1210970bd

Time (s): cpu = 00:02:36 ; elapsed = 00:01:23 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:38 ; elapsed = 00:01:25 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:41 ; elapsed = 00:01:27 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Placement Based Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:44 ; elapsed = 00:01:30 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 12 Rewire | Checksum: 1210970bd

Time (s): cpu = 00:02:46 ; elapsed = 00:01:33 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:49 ; elapsed = 00:01:35 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:50 ; elapsed = 00:01:37 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:52 ; elapsed = 00:01:39 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:54 ; elapsed = 00:01:41 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:56 ; elapsed = 00:01:42 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:02:58 ; elapsed = 00:01:44 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:03:00 ; elapsed = 00:01:46 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:03:01 ; elapsed = 00:01:48 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1210970bd

Time (s): cpu = 00:03:03 ; elapsed = 00:01:50 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Critical Pin Optimization | Checksum: 1210970bd

Time (s): cpu = 00:03:06 ; elapsed = 00:01:52 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net TheWindowx/cNiFpgaCtrlIndRegisterWrapper12281228_CFpgaReadToResholder[46]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-7.381 |
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4923.488 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: 15aef62ed

Time (s): cpu = 00:03:43 ; elapsed = 00:02:20 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 Placement Based Optimization | Checksum: 15aef62ed

Time (s): cpu = 00:03:46 ; elapsed = 00:02:22 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-7.381 |
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/Adc0Interface/cAdcInputCap[I][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/n_0_Adc0Interface/DataInputGen[10].DataLvdsIbuf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adcaDataI_p[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/Adc1Interface/cAdcInputCap[I][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/n_0_Adc1Interface/DataInputGen[7].DataLvdsIbuf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adcbDataI_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/Adc0Interface/cAdcInputCap[I][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adcaDataI_p[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net AdcDacInterfacesx/Adc1Interface/cAdcInputCap[I][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adcbDataI_p[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-7.381 |
Phase 25 Critical Path Optimization | Checksum: 15aef62ed

Time (s): cpu = 00:04:07 ; elapsed = 00:02:34 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 15aef62ed

Time (s): cpu = 00:04:09 ; elapsed = 00:02:36 . Memory (MB): peak = 4923.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.357 | TNS=-7.381 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:03  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:03  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            3  |              0  |                     1  |           0  |           1  |  00:00:18  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:10  |
|  Total              |          0.000  |          0.000  |            3  |              0  |                     1  |           0  |          25  |  00:00:38  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 21e00ee77

Time (s): cpu = 00:04:22 ; elapsed = 00:02:49 . Memory (MB): peak = 4923.488 ; gain = 0.000
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:52 ; elapsed = 00:03:13 . Memory (MB): peak = 4923.488 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/phys_opt_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:01 ; elapsed = 00:00:22 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/workerCheckpoints/phys_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:07 ; elapsed = 00:01:24 . Memory (MB): peak = 4923.488 ; gain = 0.000
# package require struct::list
# package require struct::set
# write_xdc -constraints invalid "unapplied_constraints.xdc"
# set_param general.maxThreads "2"
# route_design -directive "Explore"
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput612/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput631/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput645/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput734/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[16]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[17]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[18]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[19]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[20]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[21]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[22]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[23]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[24]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[25]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[26]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[27]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[28]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[29]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[30]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[31]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[32]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[33]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[34]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[35]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[36]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[37]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[38]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[39]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[40]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[41]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[42]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[43]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[44]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[45]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[46]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[47]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[48]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[49]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[50]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[51]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[52]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[53]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[54]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[55]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[56]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[57]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[58]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[59]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[60]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[61]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[62]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[63]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[8]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput739/cFirstRegister_ms_reg[9]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput745/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput774/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput855/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[16]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[17]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[18]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[19]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[20]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[21]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[22]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[23]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[24]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[25]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[26]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[27]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[28]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[29]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[30]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[31]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[32]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[33]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[34]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register TheWindowx/NiLvFpgaStockDigitalInput860/cFirstRegister_ms_reg[35]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Common 17-14] Message 'DRC PLIO-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal aIrq[1] has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 374 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cbf93f0 ConstDB: 0 ShapeSum: f86f6862 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 85cd5a4b

Time (s): cpu = 00:03:18 ; elapsed = 00:02:14 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 85cd5a4b

Time (s): cpu = 00:03:24 ; elapsed = 00:02:21 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 85cd5a4b

Time (s): cpu = 00:03:26 ; elapsed = 00:02:23 . Memory (MB): peak = 4923.488 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 85cd5a4b

Time (s): cpu = 00:03:27 ; elapsed = 00:02:24 . Memory (MB): peak = 4923.488 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1908dd7e3

Time (s): cpu = 00:05:48 ; elapsed = 00:03:51 . Memory (MB): peak = 4923.488 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-1.209 | THS=-5258.276|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: ac496d47

Time (s): cpu = 00:07:33 ; elapsed = 00:04:51 . Memory (MB): peak = 5601.164 ; gain = 677.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=-0.128 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 154370741

Time (s): cpu = 00:07:34 ; elapsed = 00:04:52 . Memory (MB): peak = 5601.164 ; gain = 677.676
Phase 2 Router Initialization | Checksum: 142c8e525

Time (s): cpu = 00:07:35 ; elapsed = 00:04:53 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f8625f0a

Time (s): cpu = 00:08:43 ; elapsed = 00:05:29 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7738
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fda134d1

Time (s): cpu = 00:11:02 ; elapsed = 00:06:48 . Memory (MB): peak = 5601.164 ; gain = 677.676
Phase 4 Rip-up And Reroute | Checksum: fda134d1

Time (s): cpu = 00:11:03 ; elapsed = 00:06:49 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fda134d1

Time (s): cpu = 00:11:04 ; elapsed = 00:06:49 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fda134d1

Time (s): cpu = 00:11:04 ; elapsed = 00:06:50 . Memory (MB): peak = 5601.164 ; gain = 677.676
Phase 5 Delay and Skew Optimization | Checksum: fda134d1

Time (s): cpu = 00:11:05 ; elapsed = 00:06:51 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 122f9e7b8

Time (s): cpu = 00:11:35 ; elapsed = 00:07:07 . Memory (MB): peak = 5601.164 ; gain = 677.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.003  | TNS=0.000  | WHS=-0.451 | THS=-0.971 |

Phase 6.1 Hold Fix Iter | Checksum: 249b76348

Time (s): cpu = 00:11:38 ; elapsed = 00:07:10 . Memory (MB): peak = 5601.164 ; gain = 677.676
Phase 6 Post Hold Fix | Checksum: 23587be14

Time (s): cpu = 00:11:39 ; elapsed = 00:07:11 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 206a99e81

Time (s): cpu = 00:12:32 ; elapsed = 00:07:39 . Memory (MB): peak = 5601.164 ; gain = 677.676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 206a99e81

Time (s): cpu = 00:12:33 ; elapsed = 00:07:40 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.9841 %
  Global Horizontal Routing Utilization  = 12.8103 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 206a99e81

Time (s): cpu = 00:12:35 ; elapsed = 00:07:41 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 206a99e81

Time (s): cpu = 00:12:35 ; elapsed = 00:07:42 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b2b90280

Time (s): cpu = 00:12:48 ; elapsed = 00:07:54 . Memory (MB): peak = 5601.164 ; gain = 677.676

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.024  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 175a13a50

Time (s): cpu = 00:15:15 ; elapsed = 00:09:13 . Memory (MB): peak = 5601.164 ; gain = 677.676
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:16 ; elapsed = 00:09:14 . Memory (MB): peak = 5601.164 ; gain = 677.676

Routing Is Done.
19 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:16 ; elapsed = 00:10:01 . Memory (MB): peak = 5601.164 ; gain = 677.676
# report_timing -sort_by group -setup -hold -file "UsrpRioTop.twr"
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by group.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_timing: Time (s): cpu = 00:02:12 ; elapsed = 00:01:09 . Memory (MB): peak = 5601.164 ; gain = 0.000
# report_pulse_width -file "UsrpRioTop.pwrpt"
# set report_name "UsrpRioTop.twx"
# proc fair_compare {x operator y} {
#     if {!([string is double -strict $x] && [string is double -strict $y])} {return 0}
#     set x_double [expr [string is int $x] ? double($x) : $x]
#     set y_double [expr [string is int $y] ? double($y) : $y]
#     set x_precision [expr [string length $x_double] - [string first "." $x_double] - 1]
#     set y_precision [expr [string length $y_double] - [string first "." $y_double] - 1]
#     set min_precision [expr min($x_precision, $y_precision)]
#     return [expr [format "%.${min_precision}f" $x] $operator [format "%.${min_precision}f" $y]]
# }        
# set clock_table [dict create]
# set clocks [get_clocks]
# set timing_paths [get_timing_paths -quiet -sort_by group] 
# foreach path $timing_paths {
#     set name [get_property GROUP $path]
#     puts "Analyzing clock $name"
#     set requirement [get_property REQUIREMENT $path]
#     set slack [get_property SLACK $path]
#     set index [lsearch $clocks $name]
#     set min_period -1
#     if {$index >= 0} {
#         set clock [lindex $clocks $index]
#         set period [get_property PERIOD $clock]
#         if {[string is double -strict $period] && [string is double -strict $requirement]} {
#             if {[fair_compare $period < $requirement]} {
#                 # Skip insane case
#             } elseif {$slack >= 0} {
#                 set min_period 0
#             } elseif {[fair_compare $period == $requirement]} {
#                 set min_period [expr $period - $slack]
#             } else {
#                 # Path requirement is less than clock period, search for full path
#                 set nworst 1024
#                 set pattern [format "%.3f*" $period]
#                 set sub_paths [get_timing_paths -quiet -from [get_clocks $name] -to [get_clocks $name] -nworst $nworst -filter [format {REQUIREMENT =~ "%s"} $pattern]]
#                 if {[llength $sub_paths] > 0} {
#                     set sub_path [lindex $sub_paths 0]
#                     set slack [get_property SLACK $sub_path]
#                     set min_period [expr $period - $slack]
#                 }
#             }
#         }
#         if {$min_period >= 0} {
#             set ts_name [get_property SOURCE_PINS $clock]
#             if {$min_period > $period} {
#                 dict set clock_table $ts_name $min_period
#             } else {
#                 dict set clock_table $ts_name {PASS}
#             }
#         }
#     } else {
#         # Couldn't find clock
#     }
# }
Analyzing clock Dac1DciClk
Analyzing clock IoPort2RxClock
Analyzing clock IoPort2TxClock
Analyzing clock AdcACaptureClk
Analyzing clock Dac0DciClk
Analyzing clock AdcBCaptureClk
Analyzing clock BusClock
Analyzing clock DacVirtualClock
Analyzing clock RadioClk2x
Analyzing clock TheWindowx/cNiFpgaMmcmWrapper20802080_ClkOut0
Analyzing clock RadioClk1x
Analyzing clock LmkSpiClk
Analyzing clock AdcBTransferClk
Analyzing clock **async_default**
Analyzing clock **default**
Analyzing clock AdcATransferClk
Analyzing clock TxClockGenx/I
Analyzing clock RxLowSpeedClk
Analyzing clock DacDciClk2x
Analyzing clock Clocking/clk_pll_i
Analyzing clock RioClock40
Analyzing clock RioClock200
# set rows [list]
# dict for {ts_name min_period} $clock_table {
#     if {$min_period eq {PASS}} {
#         lappend rows [format "%s:%s;" $ts_name $min_period]
#     } else {
#         lappend rows [format "%s:%.3f;" $ts_name $min_period]
#     }
# }
# set report [join $rows ""]
# set FH [open $report_name w]
# puts -nonewline $FH $report
# close $FH
# namespace eval ::NationalInstruments {}
# proc ::NationalInstruments::xquote string {
#     join [string map "' &apos; \\\" &quot; < &lt; > &gt; & &amp;" $string]
# }
# proc ::NationalInstruments::get_delay {startpoint endpoint use_min_delay use_slow_corner} {
#     set timing_arcs [get_timing_arcs -from $startpoint -to $endpoint]
#     if {$use_min_delay} {
#         set delay_type MIN
#     } else {
#         set delay_type MAX
#     }
#     if {$use_slow_corner} {
#         set process_corner SLOW
#     } else {
#         set process_corner FAST
#     }
# 
#     foreach timing_arc $timing_arcs {
#         set rise_delay [get_property DELAY_${process_corner}_${delay_type}_RISE $timing_arc]
#         set fall_delay [get_property DELAY_${process_corner}_${delay_type}_FALL $timing_arc]
#         if {$use_min_delay} {
#             lappend timing_arc_delays [expr min($rise_delay, $fall_delay)]
#         } else {
#             lappend timing_arc_delays [expr max($rise_delay, $fall_delay)]
#         }
#     }
# 
#     set delay [lindex $timing_arc_delays 0]
#     foreach timing_arc_delay [lrange $timing_arc_delays 1 end] {
#         if {$use_min_delay} {
#             set delay [expr min($delay, $timing_arc_delay)]
#         } else {
#             set delay [expr max($delay, $timing_arc_delay)]
#         }
#     }
# 
#     return $delay
# }
# proc ::NationalInstruments::get_fanout net {
#     return [expr [get_property FLAT_PIN_COUNT $net]-1]
# }
# proc ::NationalInstruments::is_min_delay timing_path {
#     set delay_type [get_property DELAY_TYPE $timing_path]
#     return [string equal -nocase $delay_type "min"]
# }
# proc ::NationalInstruments::is_slow_corner timing_path {
#     set process_corner [get_property CORNER $timing_path]
#     return [string equal -nocase $process_corner "Slow"]
# }
# proc ::NationalInstruments::is_port pin {
#     return [string equal -nocase [get_property CLASS $pin] "port"]
# }
# proc ::NationalInstruments::is_pin pin {
#     return [string equal -nocase [get_property CLASS $pin] "pin"] 
# }
# proc ::NationalInstruments::is_output pin {
#     return [expr {[get_property DIRECTION $pin] == "OUT"}]
# }
# proc ::NationalInstruments::report_path_element {type site name delay max_fanout is_net} {
#     set report "<PathElement>"
#     append report "<Type>[xquote $type]</Type>"
#     append report "<Site>[xquote $site]</Site>"
#     append report "<Name>[xquote $name]</Name>"
#     append report "<Delay>[xquote $delay]</Delay>"
#     if {$is_net} {
#         append report "<MaxFanout>[xquote $max_fanout]</MaxFanout>" 
#     }
#     append report "</PathElement>"
#     return $report
# }
# proc ::NationalInstruments::get_input_port_report_and_delays {input_port first_pin first_net use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $input_port]
#     set logic_pin_name [get_property NAME $input_port]
#     append logic_pin_name " (input port)"
#     set logic_delay 0
#     set report [report_path_element "input" $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $first_net]
#     set max_fanout [get_fanout $first_net]
#     set net_delay [get_delay $input_port $first_pin $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_output_port_report_and_delays {output_port input_pin_of_last_cell output_pin_of_last_cell last_net last_cell use_min_delay use_slow_corner} {
#     set site [get_property PACKAGE_PIN $output_port]
#     set logic_type [get_property REF_NAME $last_cell]
#     set logic_pin_name [get_property NAME $output_pin_of_last_cell]
#     set logic_delay [get_delay $input_pin_of_last_cell $output_pin_of_last_cell $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $logic_pin_name $logic_delay {} false]
# 
#     set net_name [get_property NAME $last_net]
#     set max_fanout [get_fanout $last_net]
#     set net_delay [get_delay $output_pin_of_last_cell $output_port $use_min_delay $use_slow_corner]
#     append report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $logic_delay $net_delay]
# }
# proc ::NationalInstruments::get_logic_delay_report {cell start_pin end_pin use_min_delay use_slow_corner} {
#     set logic_type [get_property REF_NAME $cell]
#     set site [get_property LOC $cell]
#     set output_pin_name [get_property NAME $end_pin]
#     set logic_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set report [report_path_element $logic_type $site $output_pin_name $logic_delay {} false]
#     return [list $report $logic_delay]
# }
# proc ::NationalInstruments::get_net_delay_report {net cell start_pin end_pin use_min_delay use_slow_corner} {
#     set site [get_property LOC $cell]
#     set net_delay [get_delay $start_pin $end_pin $use_min_delay $use_slow_corner]
#     set net_name [get_property NAME $net]
#     # Calculate fanout the hard way
#     set max_fanout [get_fanout $net]
#     set report [report_path_element "net" $site $net_name $net_delay $max_fanout true]
#     return [list $report $net_delay]
# }
# proc ::NationalInstruments::get_delay_report_leading_path {leading_path_type startpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$leading_path_type == "from_port"} {
#         return [get_input_port_report_and_delays $startpoint_pin [lindex $pins 0] [lindex $nets 0] $use_min_delay $use_slow_corner]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         lassign [get_net_delay_report [lindex $nets 0] [lindex $cells 0] [lindex $pins 0] [lindex $pins 1] $use_min_delay $use_slow_corner] net_delay_report net_delay
#         return [list $net_delay_report 0 $net_delay]
#     }
#     return [list "" 0 0]
# }
# proc ::NationalInstruments::get_delay_report_trailing_path {trailing_path_type endpoint_pin pins nets cells use_min_delay use_slow_corner} {
#     if {$trailing_path_type == "to_port"} {
#         return [get_output_port_report_and_delays $endpoint_pin [lindex $pins end-1] [lindex $pins end] [lindex $nets end] [lindex $cells end] $use_min_delay $use_slow_corner]
#     } else {
#         # Add last cell as path element if the end point is not a port
#         set last_pin_name [get_property NAME [lindex $pins end]]
#         set last_logic_type [get_property REF_NAME [lindex $cells end]]
#         set last_logic_site [get_property LOC [lindex $cells end]]
#         append report [report_path_element $last_logic_type $last_logic_site $last_pin_name "0" {} false]
#         return [list $report 0 0]
#     }
# }
# proc ::NationalInstruments::get_internal_path_pins_nets_cells {leading_path_type trailing_path_type startpoint_pin pins nets cells} {
#     set internal_path_pins $pins
#     set internal_path_nets $nets
#     set internal_path_cells [lrange $cells 0 end-1]
#     if {$leading_path_type == "from_port"} {
#         set internal_path_pins $pins
#         set internal_path_nets [lrange $nets 1 end]
#     } elseif {$leading_path_type == "from_cell_output"} {
#         set internal_path_pins [lrange $pins 1 end]
#         set internal_path_nets [lrange $nets 1 end]
#         set internal_path_cells [lrange $internal_path_cells 1 end]
#     } else {
#         set internal_path_pins [linsert $pins 0 $startpoint_pin]
#     }
# 
#     if {$trailing_path_type == "to_port"} {
#         set internal_path_pins [lrange $internal_path_pins 0 end-1]
#         set internal_path_nets [lrange $internal_path_nets 0 end-1]
#     }
# 
#     return [list $internal_path_pins $internal_path_nets $internal_path_cells]
# }
# proc ::NationalInstruments::get_internal_path_report_and_delays {pins nets cells use_min_delay use_slow_corner} {
#     set total_logic_delay 0
#     set total_net_delay 0
#     set previous_net_pin [lindex $pins 0]
#     set report ""
#     # Here is an assumption: pins, nets, cells are in the same order along with timing path
#     foreach {logic_pin net_pin} [lrange $pins 1 end] net $nets cell $cells {
#         # Grab two pins at a time. The delay to the first pin should be 
#         # through a cell (logic delay), while the delay to the second pin should be 
#         # through a net (net delay).
#         lassign [get_logic_delay_report $cell $previous_net_pin $logic_pin $use_min_delay $use_slow_corner] logic_delay_report logic_delay
#         lassign [get_net_delay_report $net $cell $logic_pin $net_pin $use_min_delay $use_slow_corner] net_delay_report net_delay
#         append report $logic_delay_report $net_delay_report
#         
#         set total_logic_delay [expr $total_logic_delay + $logic_delay]
#         set total_net_delay [expr $total_net_delay + $net_delay]
#         set previous_net_pin $net_pin
#     }
#     return [list $report $total_logic_delay $total_net_delay]
# }
# proc ::NationalInstruments::report_path_elements timing_path {
#     set startpoint_pin [get_property STARTPOINT_PIN $timing_path]
#     set endpoint_pin [get_property ENDPOINT_PIN $timing_path]
#     set report "<StartPointPin>[xquote $startpoint_pin]</StartPointPin>"
#     append report "<EndPointPin>[xquote $endpoint_pin]</EndPointPin>"
# 
#     # Following are objects along with timing path
#     set pins [get_pins -of_objects $timing_path -filter {IS_LEAF}]
#     # Here is an assumption: The wire that passes into hierarchy share the same net.
#     set nets [get_nets -of_objects $timing_path]
#     set cells [get_cells -of_objects $timing_path -filter {IS_PRIMITIVE}]
#     if {[llength $cells] == 0} {
#         append report "<Warning>No cell found. Ignore this path.</Warning>"
#         puts "Warning: No cell found. Ignore this path."
#         return $report
#     }
#     set use_min_delay [is_min_delay $timing_path]
#     set use_slow_corner [is_slow_corner $timing_path]
#     set total_logic_delay 0
#     set total_net_delay 0
# 
#     # The timing path includes three parts: leading path, internal path and trailing path.
#     # If the timing path starts from a port, the leading path is from input port to the input pin of the first cell
#     # If the timing path starts from an output pin, the leading path is from the output pin of the first cell to the input pin of the second cell.
#     # Otherwise, the leading path contains nothing.
#     # If the timing path ends with a port, the trailing path is from the input pin of last cell to output port.
#     # Otherwise, the trailing path only contains the last cell.
#     # Everything else belongs to the internal path. The internal path consists of multiple segments and one extra pin on the tail. 
#     # Each segment consists of one cell, two pins and one net. The two pins are the input pin (net pin) and output pin (logic pin) of the cell along the timing path. 
#     # The net connects to the logic pin.
#     # The segment structure is: 
#     # net pin -> cell -> logic pin -> net
#     # The internal path structure is
#     # segment 1 -> segment 2 -> ... -> segment n -> the end pin of the last net
#     set leading_path_type "none"
#     if {[is_pin $startpoint_pin] && [is_output $startpoint_pin]} {
#         set leading_path_type "from_cell_output"
#     } elseif {[is_port $startpoint_pin]} {
#         set leading_path_type "from_port"
#     }
#     set trailing_path_type "none"
#     if {[is_port $endpoint_pin]} {
#         set trailing_path_type "to_port"
#     }
#     set return_value [get_delay_report_leading_path $leading_path_type $startpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value leading_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_delay_report_trailing_path $trailing_path_type $endpoint_pin $pins $nets $cells $use_min_delay $use_slow_corner]
#     lassign $return_value trailing_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     set return_value [get_internal_path_pins_nets_cells $leading_path_type $trailing_path_type $startpoint_pin $pins $nets $cells]
#     lassign $return_value internal_path_pins internal_path_nets internal_path_cells
# 
#     if {[llength $internal_path_nets] != [llength $internal_path_cells] || [llength $internal_path_pins] != 2 * [llength $internal_path_cells] + 1} {
#         append report "<Warning>The count of nets, cells and pins do not match. Ignore this path.</Warning>"
#         puts "Warning: The count of nets, cells and pins do not match. Ignore this path."
#         return $report
#     }
# 
#     lassign [get_internal_path_report_and_delays $internal_path_pins $internal_path_nets $internal_path_cells $use_min_delay $use_slow_corner] internal_path_report logic_delay net_delay
#     set total_logic_delay [expr $total_logic_delay + $logic_delay]
#     set total_net_delay [expr $total_net_delay + $net_delay]
# 
#     append report "<PathElements>"
#     append report $leading_path_report
#     append report $internal_path_report
#     append report $trailing_path_report
#     append report "</PathElements>"
#     set total_delay [get_property DATAPATH_DELAY $timing_path]
#     append report "<TotalDelay>[xquote $total_delay]</TotalDelay>"
#     append report "<TotalLogicDelay>[xquote [format "%.3f" $total_logic_delay]]</TotalLogicDelay>"
#     append report "<TotalRouteDelay>[xquote [format "%.3f" $total_net_delay]]</TotalRouteDelay>"
#     return $report
# }
# proc ::NationalInstruments::report_timing_xml {xml_file hide_hold_path} {
#     if {$hide_hold_path} {
#         set timing_paths [get_timing_paths -quiet -setup -sort_by group -slack_lesser_than 0.0]
#     } else {
#         set timing_paths [get_timing_paths -quiet -setup -hold -sort_by group -slack_lesser_than 0.0]
#     }
# 
#     if { [catch {set content [::NationalInstruments::get_timing_xml $timing_paths]} error_message] } {
#         puts $error_message
#         set content "<Error />"
#     }
#     
#     set fp [open $xml_file w]
#     puts -nonewline $fp $content
#     close $fp
# }
# proc ::NationalInstruments::get_timing_xml {timing_paths} {
#     # Report header
#     set report {<?xml version="1.0" encoding="utf-8"?>}
#     append report "<ConstrainedPaths>"
#     foreach timing_path $timing_paths {
#         # Path info
#         set requirement [get_property REQUIREMENT $timing_path]
#         set negative_slack [expr -[get_property SLACK $timing_path]]
#         append report "<ConstrainedPath>"
#         append report "<Requirement>[xquote $requirement]</Requirement>"
#         append report "<NegativeSlack>[xquote $negative_slack]</NegativeSlack>"
#         if {[llength [list_property $timing_path UNCERTAINTY]] > 0} {
#             set uncertainty [get_property UNCERTAINTY $timing_path]
#             append report "<ClockUncertainty>[xquote $uncertainty]</ClockUncertainty>"
#         }        
#         append report [report_path_elements $timing_path]
#         append report "</ConstrainedPath>"
#     }
#     append report "</ConstrainedPaths>"
#     return $report
# }
# ::NationalInstruments::report_timing_xml "UsrpRioTop.xtwr" "false"
# report_timing -setup -hold -nworst 3 -slack_lesser_than 0
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 3 -delay_type min_max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Timing 38-72] No paths found.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1_AR71289_AR70173_AR70069_AR69663_AR69485 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Tue Aug 18 11:12:07 2020
| Host         : HUDSON running 64-bit major release  (build 9200)
| Command      : report_timing -setup -hold -nworst 3 -slack_lesser_than 0
| Design       : UsrpRioTop
| Device       : 7k410t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------

Timing Report

No timing paths found.


report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5601.164 ; gain = 0.000
# write_checkpoint -force "workerCheckpoints/route_design.dcp"
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 5601.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/NIFPGA/jobs2/w1K917T_dxdhKAV/workerCheckpoints/route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:18 ; elapsed = 00:01:27 . Memory (MB): peak = 5601.164 ; gain = 0.000
# package require struct::list
# package require struct::set
# set_property "BITSTREAM.GENERAL.CRC" "Enable" [current_design]
# set_property "BITSTREAM.CONFIG.CCLKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M0PIN" "Pullnone" [current_design]
# set_property "BITSTREAM.CONFIG.M1PIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.M2PIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.DONEPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.INITPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TCKPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDIPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TDOPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.TMSPIN" "Pullup" [current_design]
# set_property "BITSTREAM.CONFIG.UNUSEDPIN" "Pullnone" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_SYNC_MODE" "Disable" [current_design]
# set_property "BITSTREAM.STARTUP.DONE_CYCLE" "4" [current_design]
# set_property "BITSTREAM.STARTUP.STARTUPCLK" "Cclk" [current_design]
# set_property "BITSTREAM.STARTUP.MATCH_CYCLE" "NoWait" [current_design]
# set_property "BITSTREAM.STARTUP.LCK_CYCLE" "NoWait" [current_design]
# set_property "BITSTREAM.STARTUP.GTS_CYCLE" "5" [current_design]
# set_property "BITSTREAM.STARTUP.GWE_CYCLE" "6" [current_design]
# set_property "BITSTREAM.STARTUP.DONEPIPE" "Yes" [current_design]
# set_property "BITSTREAM.ENCRYPTION.ENCRYPT" "No" [current_design]
# set_property "BITSTREAM.CONFIG.USR_ACCESS" "TIMESTAMP" [current_design]
# set_property "BITSTREAM.CONFIG.USERID" "0xACE0BA5E" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_PAGE_SIZE" "1" [current_design]
# set_property "BITSTREAM.CONFIG.BPI_1ST_READ_CYCLE" "1" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGFALLBACK" "Disable" [current_design]
# set_property "BITSTREAM.CONFIG.CONFIGRATE" "3" [current_design]
# set_property "BITSTREAM.CONFIG.EXTMASTERCCLK_EN" "Disable" [current_design]
# write_bitstream -force -bin_file -no_binary_bitfile "UsrpRioTop"
Command: write_bitstream -force -bin_file -no_binary_bitfile UsrpRioTop
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k410t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -961 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Clockingx/RefClkIBufg has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[0].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[10].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[11].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[12].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[13].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[14].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[15].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[16].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[17].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[18].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[19].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[1].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[20].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[21].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[22].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[23].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[24].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[25].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[26].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[27].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[28].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[29].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[2].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[30].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[31].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[3].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[4].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[5].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[6].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[7].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[8].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.BitGen[9].DQBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.ByteGen[0].DQSBuf/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.ByteGen[1].DQSBuf/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.ByteGen[2].DQSBuf/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer DramBankx/MigNoGen.ByteGen[3].DQSBuf/IBUFDS has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[0].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[10].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[11].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[1].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[2].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[3].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[4].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[5].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[6].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[7].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[8].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer GpioIoBufGen[9].FrontPanelGpioBuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SfpNotPresent.CpriRefClkBuf has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SfpNotPresent.Eth10GClkBuf has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SfpNotPresent.Eth1GClkBuf has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[0] input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[0] input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[0] input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_B_reg[0] input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_B_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__100__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__100__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__102__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__102__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__104 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__104/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__104__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__104__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__105 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__105/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__106 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__106/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__107 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__107/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__108 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__108/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__109 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__109/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__110 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__110/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__111 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__111/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__112 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__112/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__113 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__113/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__115 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__115/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__116 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__116/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__117 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__117/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__118 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__118/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__14__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__16__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__17__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__2 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__18__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__1 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__3 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__4 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__4/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__5 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__19__5/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1__0__0 input TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 input pin TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPIR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[0] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[10] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[10]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[11] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[11]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[12] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[12]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[13] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[13]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[14] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[14]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[15] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[15]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[16] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[16]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[17] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[17]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[18] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[18]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[19] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[19]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[1] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[20] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[20]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[21] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[21]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[22] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[22]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[23] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[23]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[24] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[24]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[25] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[25]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[26] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[26]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[27] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[27]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[28] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[28]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[29] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[29]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[2] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[30] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[30]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[31] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[31]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[32] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[32]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[33] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[33]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[34] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[34]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[35] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[35]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[36] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[36]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[37] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[37]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[38] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[38]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[39] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[39]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[3] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[3]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[40] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[40]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[41] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[41]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[42] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[42]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[43] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[43]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[44] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[44]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[45] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[45]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[46] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[46]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[47] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[47]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[4] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[4]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[5] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[6] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[6]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[7] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[8] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[8]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[9] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_A_reg[9]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[0] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[10] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[10]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[11] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[11]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[12] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[12]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[13] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[13]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[14] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[14]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[15] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[15]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[16] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[16]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[17] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[17]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[18] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[18]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[19] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[19]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[1] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[1]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[20] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[20]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[21] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[21]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[22] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[22]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[23] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[23]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[24] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[24]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[25] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[25]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[26] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[26]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[27] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[27]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[28] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[28]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[29] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[29]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[2] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[2]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[30] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[30]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[31] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[31]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[32] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[32]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[33] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[33]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[34] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[34]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[35] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[35]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[36] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[36]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[37] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[37]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[38] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[38]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[39] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[39]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[3] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[3]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[40] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[40]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[41] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[41]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[42] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[42]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[43] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[43]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[44] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[44]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[45] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[45]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[46] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[46]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[47] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[47]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[4] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[4]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[5] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[5]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[6] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[6]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[7] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[7]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[8] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[8]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[9] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/I_B_reg[9]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[0] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[0]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[10] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[10]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[11] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[11]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[12] output TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/Q_A_reg[12]/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop96/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop96/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop97/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop97/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara191212484395/NiFpgaFxpDsp48eTop237/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara191212484395/NiFpgaFxpDsp48eTop237/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909396/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909396/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909397/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909397/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiFpgaFxpDsp48eTop257/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiFpgaFxpDsp48eTop257/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__4 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__5 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__100__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__100__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__101__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__102__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__102__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__103__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__105 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__105/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__106 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__106/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__107 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__107/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__108 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__108/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__2 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__4 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__5 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__10__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__110 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__110/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__111 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__111/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__112 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__112/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__113 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__113/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__115 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__115/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__116 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__116/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__117 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__117/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__118 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__118/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__2 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__4 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__5 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__11__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__2 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__4 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__5 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__12__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__4 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__5 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__13__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__0 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__1 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__2 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__3 multiplier stage TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump1CDL55716121d2567/TOP306/arg__15__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-101] enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND: IoPort2Wrapperx/RxClockGenx/RxClockSerdes: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[0].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[10].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[11].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[12].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[13].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[14].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[15].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[16].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[1].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[2].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[3].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[4].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[5].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[6].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[7].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[8].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/LvdsDeserializerx/ISerdesGen[9].UserPathSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-107] enum_IOBDELAY_BOTH_enum_IOBDELAY_IBUF_connects_O: IoPort2Wrapperx/RxClockGenx/RxClockSerdes: The O output pin is required for IOBDELAY set BOTH or IBUF.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[10] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[4]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[11] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[5]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[12] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[6]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[13] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[7]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[7].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[14] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[8]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[6] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[0]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[7] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[1]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[8] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[2]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRARDADDR[9] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/bAddr[3]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/oeOutputCountGrayx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[10] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[4]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[4].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[11] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[5]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[5].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[12] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[6]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[6].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[13] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[7]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[7].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[14] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[8]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[8].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[6] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[0]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[0].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[7] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[1]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[1].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[8] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[2]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[2].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ADDRBWRADDR[9] (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/ieAddr[3]) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/FifoFlags/ieInputCountGrayx/GenFlops[3].DFlopx/GenClr.ClearFDCPEx) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ENBWREN (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/reFifoWrite2_out) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/ReAlign.reData_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg has an input control pin IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoReceiveFifoBasex/DualPortRAMx/InferredRamx/iRAM_reg/ENBWREN (net: IoPort2Wrapperx/IoPort2x/IoPort2Basex/reFifoWrite2_out) which is driven by a register (IoPort2Wrapperx/IoPort2x/IoPort2Basex/ReceiveSide.IoPort2Receiverx/ReAlign.reData_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[0] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[10]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[11]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[12]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[13]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[1] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][10]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][11]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][12]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][13]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][8]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[13][9]) which is driven by a register (TheWindowx/FifoCommonClock1880/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aSfp1SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aSfp1SDA expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aSfp2SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port aSfp2SDA expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RTSTAT-10] No routable loads: 140 net(s) have no routable loads. The problem bus(es) and/or net(s) are AdcDacInterfacesx/Adc0Regs/bDebugData_ms[CurrentClockDelay][4:0], AdcDacInterfacesx/Adc0Regs/bDebugData_ms[InitClockDelay][4:0], AdcDacInterfacesx/Adc0Regs/bDebugData_ms[InitCount][23:0], AdcDacInterfacesx/Adc1Regs/bDebugData_ms[CurrentClockDelay][4:0], AdcDacInterfacesx/Adc1Regs/bDebugData_ms[InitClockDelay][4:0], AdcDacInterfacesx/Adc1Regs/bDebugData_ms[InitCount][23:0], Clockingx/RefClkSe, AdcDacInterfacesx/Dac0Interface/rReset, AdcDacInterfacesx/Dac0Interface/rReset_ms, AdcDacInterfacesx/Dac1Interface/rReset, AdcDacInterfacesx/Dac1Interface/rReset_ms, AdcDacInterfacesx/DacRegsx/SafeStartx/cSafeToStartLcl[7], DramBankx/aDramReadyLcl, UsrpIoDelaysx/Adc0DelayControl0/cIoDelayControlRdyLcl, UsrpIoDelaysx/Adc0DelayControl0/cIoDelayControlRdyLcl_ms... and (the first 15 of 78 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/FractionalDecimatorCalculationCyclesPerMAC_431b3265683/NiFpgaFxpDsp48eTop56/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorCalculateProcessingParameters_421b226480/NiFpgaFxpDsp48eTop677/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu149062377676/FDPB1spc2x1p72/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu415052421074/FDPB1spc2x1p64/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu92390606109/FDPB1spc2x2pb98/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[0].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[1].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[2].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/FractDecCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorProcessingBlockIPINSub1SpcSub2xOcSu4084784495108/FDPB1spc2x2pb97/FractDecProcBlockTopSLVInstX/FractDecProcBlockTopx/FractDecProcBlockx/GenerateProcBlocks[1].GenerateProcUnits[3].FractDecProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorApplyPhaseDelaySub1Spc_368fb3bdd34870056694/NiFpgaFxpDsp48eTop76/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[10].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[11].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[12].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[13].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[14].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[15].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[1].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[2].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/FractInterpCoeffCalcx/MultiplyAddDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/MacI/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalInterpolatorSub1SpcSub2xOc_5ef11301651d22802be148/FractionalInterpolatorProcessingBlockIPINSub1SpcSub2xOc_38ef1a797/FIPB1spc2x31/FractInterpProcBlockTopSLVInstX/FractInterpProcBlockTopx/FractInterpProcBlockx/GenerateProcUnitRows[0].GenerateProcUnits[3].FractInterpProcUnitx/MacQ/FractResamplerDsp48E.dsp48e_x: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop96/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop97/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop142/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop143/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop254/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara69478786686/NiFpgaFxpDsp48eTop238/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909387/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909388/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorAccumulatorsSub1Spc_468590a7bed2e81313424285782/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1332235326685/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/CollectDataForDiSIC_3e84a6bcd1e6f012412f1641ae224261293888/FractionalDecimatorSub1SpcSub2xOc_40f21321661b1263143/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d8674342139785/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop96/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/DigitalGainSub1Spc_2f19e2532ae884/DigitalGainBase_3019f2542af26/NiFpgaFxpDsp48eTop97/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorFractionalAccumulatorSub1SpcSubPara191212484395/NiFpgaFxpDsp48eTop237/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909396/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1250428909397/NiFpgaFxpDsp48eTop256/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorAccumulatorsSub1Spc_46859fb5cadfeb158816091083/FractionalDecimatorPowerOfTwoDecimationAccumulatorSub1365839678594/NiFpgaFxpDsp48eTop257/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb3763475008149/FractionalDecimatorOutputScaleSub1Spc_1c178/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub1Pb4052163726148/FractionalDecimatorOutputScaleSub1Spc_1c176/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb2069639589147/FractionalDecimatorOutputScaleSub1Spc_1c1112/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1110/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop136/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FractionalDecimatorSub1SpcSub2xOc_6288b4eafe12814017213946352547891/FractionalDecimatorProcessingBlocksSub1SpcSub2xOc_4d86307903361086/FractionalDecimatorProcessingBlockSub1SpcSub2xOcSub2Pb392609699146/FractionalDecimatorOutputScaleSub1Spc_1c1111/NiFpgaFxpDsp48eTop138/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/ComplexMultiply_3c1ad25f99/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_39828da3b9cee412212d1aa22125c29129b2b1886/NCO_3a1ab25e98/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/ComplexMultiply_3c1ad25f98/NiFpgaFxpDsp48eTop151/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop501/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop503/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/FrequencyShiftSub1Spc_61879ee912713f1d82282842962a92c0889/NCO_3a1ab25e97/NiFpgaFxpDsp48eTop521/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop128/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_219824d2ad882/NiFpgaFxpDsp48eTop129/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop250/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: TheWindowx/mainFPGA_VI_1942122/mainFPGA_VI_EdClump0CDL3051621952563/IQImpairmentsSub1Spc_3d83a5bbd0e512312e1d7223260292887/NiFpgaFxpDsp48eTop252/NiFpgaFxpDsp48eWrapx/GenDSP48E.dsp48eInstance: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (ShimSwitchedLinkDmaPortIfcx/ShimSwitchedLinkDmaPortInputIfcx/PacketFifo/DualPortRAMx/InferredRamx/iRAM_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8420 Warnings, 317 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "9428B3B1" for option USR_ACCESS
Creating bitmap...
Creating bitstream...
Writing bitstream ./UsrpRioTop.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
172 Infos, 518 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:46 ; elapsed = 00:02:49 . Memory (MB): peak = 5601.164 ; gain = 0.000
# set toplevelname "UsrpRioTop"
# if {[catch {write_bmm -force -quiet $toplevelname\_bd.bmm }]} {}
# if {[file exists $toplevelname\_bd.bmm] == 0} {
#     set fileId [open $toplevelname\.brm "w"]
#     foreach cell [ get_cells -hier -filter {REF_NAME =~ RAMB*} ] {
#         puts $fileId $cell
#         puts $fileId [report_property -return_string  $cell LOC ]
#     }
#    close $fileId
# }
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 18 11:18:55 2020...
