# Using variables in makefiles

CC = gcc
SRC = main.c school.c

all: $(SRC)
	$(CC) $(SRC) -o school
