Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 22 17:51:03 2019
| Host         : DESKTOP-QEOALQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_jitter_timing_summary_routed.rpt -pb key_jitter_timing_summary_routed.pb -rpx key_jitter_timing_summary_routed.rpx -warn_on_violation
| Design       : key_jitter
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.639        0.000                      0                   52        0.262        0.000                      0                   52        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              16.639        0.000                      0                   52        0.262        0.000                      0                   52        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.589ns (19.998%)  route 2.356ns (80.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.519     7.253    key0/clear
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[10]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[10]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.589ns (19.998%)  route 2.356ns (80.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.519     7.253    key0/clear
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[11]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[11]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.589ns (19.998%)  route 2.356ns (80.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.519     7.253    key0/clear
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[8]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[8]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.589ns (19.998%)  route 2.356ns (80.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.519     7.253    key0/clear
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[9]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[9]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 16.639    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.589ns (20.763%)  route 2.248ns (79.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.411     7.145    key0/clear
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[4]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[4]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.589ns (20.763%)  route 2.248ns (79.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.411     7.145    key0/clear
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[5]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[5]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.589ns (20.763%)  route 2.248ns (79.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.411     7.145    key0/clear
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[6]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[6]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.589ns (20.763%)  route 2.248ns (79.237%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.411     7.145    key0/clear
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y103         FDRE                                         r  key0/cnt10ms_reg[7]/C
                         clock pessimism              0.316    24.280    
                         clock uncertainty           -0.035    24.245    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.352    23.893    key0/cnt10ms_reg[7]
  -------------------------------------------------------------------
                         required time                         23.893    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.752ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.589ns (20.591%)  route 2.271ns (79.409%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.435     7.168    key0/clear
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[0]/C
                         clock pessimism              0.344    24.308    
                         clock uncertainty           -0.035    24.273    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.352    23.921    key0/cnt10ms_reg[0]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 16.752    

Slack (MET) :             16.752ns  (required time - arrival time)
  Source:                 key0/cnt10ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.589ns (20.591%)  route 2.271ns (79.409%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 23.964 - 20.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.689     2.637    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.718 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590     4.308    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.379     4.687 r  key0/cnt10ms_reg[3]/Q
                         net (fo=2, routed)           1.058     5.745    key0/cnt10ms_reg[3]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.105     5.850 f  key0/en_10ms_inferred_i_3/O
                         net (fo=2, routed)           0.779     6.629    key0/en_10ms_inferred_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.105     6.734 r  key0/cnt10ms[0]_i_1/O
                         net (fo=20, routed)          0.435     7.168    key0/clear
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    V4                                                0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.816    20.816 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.415    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.492 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.472    23.964    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[1]/C
                         clock pessimism              0.344    24.308    
                         clock uncertainty           -0.035    24.273    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.352    23.921    key0/cnt10ms_reg[1]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 16.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  led_o_reg[1]/Q
                         net (fo=2, routed)           0.167     1.814    led_o_OBUF[1]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  led_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_2_in[1]
    SLICE_X1Y103         FDRE                                         r  led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    clk_i_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  led_o_reg[1]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.091     1.597    led_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    clk_i_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  led_o_reg[2]/Q
                         net (fo=2, routed)           0.167     1.814    led_o_OBUF[2]
    SLICE_X1Y106         LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  led_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_2_in[2]
    SLICE_X1Y106         FDRE                                         r  led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    clk_i_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  led_o_reg[2]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.091     1.597    led_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    clk_i_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  led_o_reg[3]/Q
                         net (fo=2, routed)           0.167     1.814    led_o_OBUF[3]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  led_o[3]_i_2/O
                         net (fo=1, routed)           0.000     1.859    p_2_in[3]
    SLICE_X1Y105         FDRE                                         r  led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    clk_i_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  led_o_reg[3]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     1.597    led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 key0/key_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/key_s_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.953%)  route 0.203ns (59.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/key_s_reg[0]/Q
                         net (fo=4, routed)           0.203     1.850    key0/key_s[0]
    SLICE_X1Y104         FDRE                                         r  key0/key_s_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_r_reg[0]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.075     1.581    key0/key_s_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 key0/key_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/key_s_reg[1]/Q
                         net (fo=4, routed)           0.178     1.824    key0/key_s[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I3_O)        0.045     1.869 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    key0/key_s[1]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[1]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.091     1.597    key0/key_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 key0/key_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.881%)  route 0.180ns (49.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/key_s_reg[1]/Q
                         net (fo=4, routed)           0.180     1.826    key0/key_s[1]
    SLICE_X1Y104         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    key0/key_s[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X1Y104         FDRE                                         r  key0/key_s_reg[0]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.092     1.598    key0/key_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 key0/cnt10ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.676     1.507    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  key0/cnt10ms_reg[2]/Q
                         net (fo=2, routed)           0.128     1.776    key0/cnt10ms_reg[2]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  key0/cnt10ms_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.887    key0/cnt10ms_reg[0]_i_2_n_5
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.951     2.068    key0/clk_i
    SLICE_X0Y102         FDRE                                         r  key0/cnt10ms_reg[2]/C
                         clock pessimism             -0.561     1.507    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.612    key0/cnt10ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 key0/cnt10ms_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/cnt10ms_reg[10]/Q
                         net (fo=2, routed)           0.129     1.776    key0/cnt10ms_reg[10]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  key0/cnt10ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    key0/cnt10ms_reg[8]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X0Y104         FDRE                                         r  key0/cnt10ms_reg[10]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.611    key0/cnt10ms_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 key0/cnt10ms_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X0Y106         FDRE                                         r  key0/cnt10ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/cnt10ms_reg[18]/Q
                         net (fo=3, routed)           0.129     1.776    key0/cnt10ms_reg[18]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  key0/cnt10ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    key0/cnt10ms_reg[16]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  key0/cnt10ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X0Y106         FDRE                                         r  key0/cnt10ms_reg[18]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.611    key0/cnt10ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 key0/cnt10ms_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key0/cnt10ms_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.628%)  route 0.138ns (35.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.174     0.174 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.805    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.831 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.675     1.506    key0/clk_i
    SLICE_X0Y105         FDRE                                         r  key0/cnt10ms_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  key0/cnt10ms_reg[14]/Q
                         net (fo=3, routed)           0.138     1.785    key0/cnt10ms_reg[14]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  key0/cnt10ms_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    key0/cnt10ms_reg[12]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  key0/cnt10ms_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    V4                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.087    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.950     2.067    key0/clk_i
    SLICE_X0Y105         FDRE                                         r  key0/cnt10ms_reg[14]/C
                         clock pessimism             -0.561     1.506    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.611    key0/cnt10ms_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y102   key0/cnt10ms_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y104   key0/cnt10ms_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y104   key0/cnt10ms_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105   key0/cnt10ms_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105   key0/cnt10ms_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105   key0/cnt10ms_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105   key0/cnt10ms_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106   key0/cnt10ms_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106   key0/cnt10ms_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106   key0/cnt10ms_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106   key0/cnt10ms_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106   key0/cnt10ms_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106   key0/cnt10ms_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   led_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y104   key0/cnt10ms_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y104   key0/cnt10ms_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y104   key0/cnt10ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y104   key0/cnt10ms_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y104   key0/cnt10ms_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   key0/cnt10ms_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   key0/cnt10ms_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   key0/cnt10ms_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105   key0/cnt10ms_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102   key0/cnt10ms_reg[3]/C



