
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue May 20 06:14:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 37201
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7s25csga324-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 153850
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1830.621 ; gain = 341.859 ; free physical = 4894 ; free virtual = 10827
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'match_template' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template.v:9]
INFO: [Synth 8-6157] synthesizing module 'match_template_control_s_axi' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_control_s_axi.v:197]
INFO: [Synth 8-6155] done synthesizing module 'match_template_control_s_axi' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'match_template_mul_32ns_34ns_55_5_1' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mul_32ns_34ns_55_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mul_32ns_34ns_55_5_1' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mul_32ns_34ns_55_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'match_template_mul_9s_9s_18_2_1' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mul_9s_9s_18_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mul_9s_9s_18_2_1' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mul_9s_9s_18_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'match_template_mac_muladd_9s_9s_18s_18_4_1' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mac_muladd_9s_9s_18s_18_4_1' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'match_template_mac_muladd_9s_9s_18s_19_4_1' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template_mac_muladd_9s_9s_18s_19_4_1' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'match_template_flow_control_loop_pipe' [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template_flow_control_loop_pipe' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'match_template' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_control_s_axi.v:254]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port ap_done_int in module match_template_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module match_template_mul_9s_9s_18_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module match_template_mul_32ns_34ns_55_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module match_template_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[7] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[6] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[5] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[4] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[3] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[2] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[1] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_allocatedFlag[0] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[31] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[30] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[29] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[28] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[27] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[26] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[25] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[24] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[23] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[22] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[21] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[20] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[19] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[18] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[17] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[16] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[15] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[14] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[13] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[12] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[11] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[10] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[9] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[8] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[7] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[6] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[5] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[4] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[3] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[2] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[1] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_rows[0] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[31] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[30] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[29] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[28] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[27] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[26] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[25] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[24] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[23] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[22] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[21] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[20] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[19] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[18] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[17] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[16] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[15] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[14] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[13] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[12] in module match_template is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_cols[11] in module match_template is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.590 ; gain = 444.828 ; free physical = 4781 ; free virtual = 10719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1945.465 ; gain = 456.703 ; free physical = 4773 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1945.465 ; gain = 456.703 ; free physical = 4773 ; free virtual = 10711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1945.465 ; gain = 0.000 ; free physical = 4789 ; free virtual = 10726
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/match_template_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/match_template_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2091.215 ; gain = 0.000 ; free physical = 4680 ; free virtual = 10631
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2091.215 ; gain = 0.000 ; free physical = 4680 ; free virtual = 10631
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2091.215 ; gain = 602.453 ; free physical = 4683 ; free virtual = 10634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.219 ; gain = 610.457 ; free physical = 4682 ; free virtual = 10634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.219 ; gain = 610.457 ; free physical = 4682 ; free virtual = 10634
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'match_template_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'match_template_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'match_template_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'match_template_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.219 ; gain = 610.457 ; free physical = 4682 ; free virtual = 10635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 16    
	   2 Input   19 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               55 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 32    
	               18 Bit    Registers := 136   
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 100   
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Multipliers : 
	              33x35  Multipliers := 1     
+---Muxes : 
	   2 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   98 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 1     
	   2 Input   91 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_18_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mac_muladd_9s_9s_18s_19_4_1.v:34]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element mul_32ns_34ns_55_5_1_U1/buff0_reg was removed.  [/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/738b/hdl/verilog/match_template_mul_32ns_34ns_55_5_1.v:67]
DSP Report: Generating DSP mul_ln28_93_reg_3104_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_reg_3079_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register diff_reg_3079_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register mul_ln28_93_reg_3104_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register mul_9s_9s_18_2_1_U2/buff0_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: operator mul_9s_9s_18_2_1_U2/tmp_product is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_reg_3153_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_9_reg_3148_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_4_reg_3120_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register diff_4_reg_3120_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register mul_ln28_9_reg_3148_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register mul_9s_9s_18_2_1_U3/buff0_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: operator mul_9s_9s_18_2_1_U3/tmp_product is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_2_reg_3206_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_61_reg_3201_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_7_reg_3163_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register diff_7_reg_3163_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register mul_ln28_61_reg_3201_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register mul_9s_9s_18_2_1_U4/buff0_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: operator mul_9s_9s_18_2_1_U4/tmp_product is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_5_reg_3264_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_14_reg_3254_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_10_reg_3216_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register diff_10_reg_3216_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register mul_ln28_14_reg_3254_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register mul_9s_9s_18_2_1_U5/buff0_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: operator mul_9s_9s_18_2_1_U5/tmp_product is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_7_reg_3317_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_5_reg_3312_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_13_reg_3274_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register diff_13_reg_3274_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register mul_ln28_5_reg_3312_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register mul_9s_9s_18_2_1_U6/buff0_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: operator mul_9s_9s_18_2_1_U6/tmp_product is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_11_reg_3375_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_76_reg_3365_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_16_reg_3327_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register diff_16_reg_3327_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register mul_ln28_76_reg_3365_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register mul_9s_9s_18_2_1_U7/buff0_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: operator mul_9s_9s_18_2_1_U7/tmp_product is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_13_reg_3438_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_22_reg_3433_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_19_reg_3385_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register diff_19_reg_3385_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register mul_ln28_22_reg_3433_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register mul_9s_9s_18_2_1_U8/buff0_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: operator mul_9s_9s_18_2_1_U8/tmp_product is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_16_reg_3507_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_7_reg_3475_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_21_reg_3428_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register diff_21_reg_3428_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register mul_ln28_7_reg_3475_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register mul_9s_9s_18_2_1_U9/buff0_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: operator mul_9s_9s_18_2_1_U9/tmp_product is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_15_reg_3518_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_23_reg_3470_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register diff_23_reg_3470_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register mul_ln28_15_reg_3518_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register mul_9s_9s_18_2_1_U10/buff0_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: operator mul_9s_9s_18_2_1_U10/tmp_product is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_24_reg_3560_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_26_reg_3523_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register diff_26_reg_3523_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register mul_ln28_24_reg_3560_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register mul_9s_9s_18_2_1_U11/buff0_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: operator mul_9s_9s_18_2_1_U11/tmp_product is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_24_reg_3623_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_82_reg_3613_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_29_reg_3575_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register diff_29_reg_3575_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register mul_ln28_82_reg_3613_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register mul_9s_9s_18_2_1_U12/buff0_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: operator mul_9s_9s_18_2_1_U12/tmp_product is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_26_reg_3681_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_77_reg_3676_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_32_reg_3633_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register diff_32_reg_3633_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register mul_ln28_77_reg_3676_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register mul_9s_9s_18_2_1_U13/buff0_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: operator mul_9s_9s_18_2_1_U13/tmp_product is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_29_reg_3739_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_97_reg_3729_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_35_reg_3691_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register diff_35_reg_3691_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register mul_ln28_97_reg_3729_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register mul_9s_9s_18_2_1_U14/buff0_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: operator mul_9s_9s_18_2_1_U14/tmp_product is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_31_reg_3792_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_73_reg_3787_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_38_reg_3749_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register diff_38_reg_3749_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register mul_ln28_73_reg_3787_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register mul_9s_9s_18_2_1_U15/buff0_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: operator mul_9s_9s_18_2_1_U15/tmp_product is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_35_reg_3850_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_89_reg_3840_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_41_reg_3802_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register diff_41_reg_3802_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register mul_ln28_89_reg_3840_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register mul_9s_9s_18_2_1_U16/buff0_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: operator mul_9s_9s_18_2_1_U16/tmp_product is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_37_reg_3913_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_31_reg_3908_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_44_reg_3860_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register diff_44_reg_3860_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register mul_ln28_31_reg_3908_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register mul_9s_9s_18_2_1_U17/buff0_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: operator mul_9s_9s_18_2_1_U17/tmp_product is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_40_reg_3982_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_62_reg_3950_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_46_reg_3903_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register diff_46_reg_3903_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register mul_ln28_62_reg_3950_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register mul_9s_9s_18_2_1_U18/buff0_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: operator mul_9s_9s_18_2_1_U18/tmp_product is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_85_reg_3993_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_48_reg_3945_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register diff_48_reg_3945_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register mul_ln28_85_reg_3993_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register mul_9s_9s_18_2_1_U19/buff0_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: operator mul_9s_9s_18_2_1_U19/tmp_product is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_96_reg_4035_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_51_reg_3998_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register diff_51_reg_3998_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register mul_ln28_96_reg_4035_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register mul_9s_9s_18_2_1_U20/buff0_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: operator mul_9s_9s_18_2_1_U20/tmp_product is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_49_reg_4098_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_27_reg_4088_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_54_reg_4050_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register diff_54_reg_4050_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register mul_ln28_27_reg_4088_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register mul_9s_9s_18_2_1_U21/buff0_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: operator mul_9s_9s_18_2_1_U21/tmp_product is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_51_reg_4161_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_87_reg_4156_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_57_reg_4108_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register diff_57_reg_4108_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register mul_ln28_87_reg_4156_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register mul_9s_9s_18_2_1_U22/buff0_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: operator mul_9s_9s_18_2_1_U22/tmp_product is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_54_reg_4219_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_66_reg_4209_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_60_reg_4171_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register diff_60_reg_4171_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register mul_ln28_66_reg_4209_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register mul_9s_9s_18_2_1_U23/buff0_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: operator mul_9s_9s_18_2_1_U23/tmp_product is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_56_reg_4272_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_43_reg_4267_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_63_reg_4229_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register diff_63_reg_4229_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register mul_ln28_43_reg_4267_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register mul_9s_9s_18_2_1_U24/buff0_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: operator mul_9s_9s_18_2_1_U24/tmp_product is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_60_reg_4330_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_56_reg_4320_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_66_reg_4282_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register diff_66_reg_4282_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register mul_ln28_56_reg_4320_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register mul_9s_9s_18_2_1_U25/buff0_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: operator mul_9s_9s_18_2_1_U25/tmp_product is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_62_reg_4393_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_83_reg_4388_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_69_reg_4340_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register diff_69_reg_4340_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register mul_ln28_83_reg_4388_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register mul_9s_9s_18_2_1_U26/buff0_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: operator mul_9s_9s_18_2_1_U26/tmp_product is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_65_reg_4462_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_16_reg_4430_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_71_reg_4383_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register diff_71_reg_4383_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register mul_ln28_16_reg_4430_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register mul_9s_9s_18_2_1_U27/buff0_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: operator mul_9s_9s_18_2_1_U27/tmp_product is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_78_reg_4473_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_73_reg_4425_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register diff_73_reg_4425_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register mul_ln28_78_reg_4473_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register mul_9s_9s_18_2_1_U28/buff0_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: operator mul_9s_9s_18_2_1_U28/tmp_product is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_58_reg_4515_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_76_reg_4478_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register diff_76_reg_4478_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register mul_ln28_58_reg_4515_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register mul_9s_9s_18_2_1_U29/buff0_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: operator mul_9s_9s_18_2_1_U29/tmp_product is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_73_reg_4578_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_63_reg_4568_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_79_reg_4530_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register diff_79_reg_4530_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register mul_ln28_63_reg_4568_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register mul_9s_9s_18_2_1_U30/buff0_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: operator mul_9s_9s_18_2_1_U30/tmp_product is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_75_reg_4636_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_81_reg_4631_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_82_reg_4588_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register diff_82_reg_4588_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register mul_ln28_81_reg_4631_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register mul_9s_9s_18_2_1_U31/buff0_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: operator mul_9s_9s_18_2_1_U31/tmp_product is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_78_reg_4694_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_20_reg_4684_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_85_reg_4646_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register diff_85_reg_4646_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register mul_ln28_20_reg_4684_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register mul_9s_9s_18_2_1_U32/buff0_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: operator mul_9s_9s_18_2_1_U32/tmp_product is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_80_reg_4747_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_70_reg_4742_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_88_reg_4704_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register diff_88_reg_4704_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register mul_ln28_70_reg_4742_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register mul_9s_9s_18_2_1_U33/buff0_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: operator mul_9s_9s_18_2_1_U33/tmp_product is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_84_reg_4805_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_57_reg_4795_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_91_reg_4757_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register diff_91_reg_4757_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register mul_ln28_57_reg_4795_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register mul_9s_9s_18_2_1_U34/buff0_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: operator mul_9s_9s_18_2_1_U34/tmp_product is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_86_reg_4868_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_35_reg_4863_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_94_reg_4815_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register diff_94_reg_4815_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register mul_ln28_35_reg_4863_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register mul_9s_9s_18_2_1_U35/buff0_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: operator mul_9s_9s_18_2_1_U35/tmp_product is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_89_reg_4937_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_45_reg_4905_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_96_reg_4858_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register diff_96_reg_4858_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register mul_ln28_45_reg_4905_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register mul_9s_9s_18_2_1_U36/buff0_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: operator mul_9s_9s_18_2_1_U36/tmp_product is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_2_reg_4948_reg, operation Mode is: (A2*B2)'.
DSP Report: register diff_98_reg_4900_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register diff_98_reg_4900_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register mul_ln28_2_reg_4948_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register mul_9s_9s_18_2_1_U37/buff0_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: operator mul_9s_9s_18_2_1_U37/tmp_product is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/din0_reg_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff2_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/din0_reg_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff2_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[47]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[46]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[45]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[44]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[43]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[42]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[41]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[40]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[39]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[38]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[37]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[36]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[35]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[34]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[33]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[32]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[31]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[30]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[29]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[28]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[27]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[26]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[25]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[24]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[23]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[22]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[21]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[20]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[19]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[18]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[17]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[16]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[15]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[14]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[13]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[12]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[11]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[10]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[9]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[8]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[7]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[6]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[5]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[4]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[3]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[2]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[1]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff1_reg[0]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[47]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[46]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[45]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[44]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[43]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[42]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[41]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[40]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[39]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[38]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[37]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[36]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[35]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[34]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[33]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[32]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[31]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[30]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[29]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[28]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[27]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[26]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[25]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[24]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[23]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[22]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[21]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[20]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[19]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[18]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[17]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[16]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[15]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[14]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[13]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[12]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[11]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[10]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[9]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[8]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[7]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[6]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[5]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[4]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[3]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[2]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[1]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[0]) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[47]__0) is unused and will be removed from module match_template.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_34ns_55_5_1_U1/buff2_reg[46]__0) is unused and will be removed from module match_template.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2099.219 ; gain = 610.457 ; free physical = 4693 ; free virtual = 10641
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 104, Available = 80. Use report_utilization command for details.
 Sort Area is  mul_32ns_34ns_55_5_1_U1/buff0_reg_43 : 0 0 : 3203 12254 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_55_5_1_U1/buff0_reg_43 : 0 1 : 3252 12254 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_55_5_1_U1/buff0_reg_43 : 0 2 : 2875 12254 : Used 1 time 0
 Sort Area is  mul_32ns_34ns_55_5_1_U1/buff0_reg_43 : 0 3 : 2924 12254 : Used 1 time 0
 Sort Area is  mul_ln28_14_reg_3254_reg_3b : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_14_reg_3254_reg_3b : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_15_reg_3518_reg_33 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_15_reg_3518_reg_33 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_16_reg_4430_reg_14 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_16_reg_4430_reg_14 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_20_reg_4684_reg_b : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_20_reg_4684_reg_b : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_22_reg_3433_reg_35 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_22_reg_3433_reg_35 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_24_reg_3560_reg_31 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_24_reg_3560_reg_31 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_27_reg_4088_reg_1f : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_27_reg_4088_reg_1f : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_2_reg_4948_reg_0 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_2_reg_4948_reg_0 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_31_reg_3908_reg_25 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_31_reg_3908_reg_25 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_35_reg_4863_reg_4 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_35_reg_4863_reg_4 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_43_reg_4267_reg_19 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_43_reg_4267_reg_19 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_45_reg_4905_reg_3 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_45_reg_4905_reg_3 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_56_reg_4320_reg_17 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_56_reg_4320_reg_17 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_57_reg_4795_reg_7 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_57_reg_4795_reg_7 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_58_reg_4515_reg_11 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_58_reg_4515_reg_11 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_5_reg_3312_reg_39 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_5_reg_3312_reg_39 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_61_reg_3201_reg_3d : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_61_reg_3201_reg_3d : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_62_reg_3950_reg_24 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_62_reg_3950_reg_24 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_63_reg_4568_reg_f : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_63_reg_4568_reg_f : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_66_reg_4209_reg_1b : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_66_reg_4209_reg_1b : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_70_reg_4742_reg_9 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_70_reg_4742_reg_9 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_73_reg_3787_reg_29 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_73_reg_3787_reg_29 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_76_reg_3365_reg_37 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_76_reg_3365_reg_37 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_77_reg_3676_reg_2d : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_77_reg_3676_reg_2d : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_78_reg_4473_reg_13 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_78_reg_4473_reg_13 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_7_reg_3475_reg_34 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_7_reg_3475_reg_34 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_81_reg_4631_reg_d : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_81_reg_4631_reg_d : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_82_reg_3613_reg_2f : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_82_reg_3613_reg_2f : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_83_reg_4388_reg_15 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_83_reg_4388_reg_15 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_85_reg_3993_reg_23 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_85_reg_3993_reg_23 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_87_reg_4156_reg_1d : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_87_reg_4156_reg_1d : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_89_reg_3840_reg_27 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_89_reg_3840_reg_27 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_93_reg_3104_reg_41 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_93_reg_3104_reg_41 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_96_reg_4035_reg_21 : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_96_reg_4035_reg_21 : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_97_reg_3729_reg_2b : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_97_reg_3729_reg_2b : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mul_ln28_9_reg_3148_reg_3f : 0 0 : 634 1476 : Used 1 time 0
 Sort Area is  mul_ln28_9_reg_3148_reg_3f : 0 1 : 842 1476 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_5 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_42 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_40 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3e : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3c : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3a : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_38 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_36 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_26 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 867 867 : Used 1 time 0
 Sort Area is  mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 867 867 : Used 1 time 0
 DSP resource Status: mul_ln28_93_reg_3104_reg_41 0 1476 634: Used 1 time : Accepted (69 < 80) uniquify 0 
 DSP resource Status: mul_ln28_93_reg_3104_reg_41 1 1476 842: Used 1 time : Accepted (70 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_42 0 867 867: Used 1 time : Accepted (78 < 80) uniquify 0 
 DSP resource Status: mul_ln28_9_reg_3148_reg_3f 0 1476 634: Used 1 time : Accepted (75 < 80) uniquify 0 
 DSP resource Status: mul_ln28_9_reg_3148_reg_3f 1 1476 842: Used 1 time : Accepted (76 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_40 0 867 867: Used 1 time : Accepted (79 < 80) uniquify 0 
 DSP resource Status: mul_ln28_61_reg_3201_reg_3d 0 1476 634: Used 1 time : Accepted (37 < 80) uniquify 0 
 DSP resource Status: mul_ln28_61_reg_3201_reg_3d 1 1476 842: Used 1 time : Accepted (38 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3e 0 867 867: Used 1 time : Accepted (80 < 80) uniquify 0 
 DSP resource Status: mul_ln28_14_reg_3254_reg_3b 0 1476 634: Used 1 time : Accepted (5 < 80) uniquify 0 
 DSP resource Status: mul_ln28_14_reg_3254_reg_3b 1 1476 842: Used 1 time : Accepted (6 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3c 0 867 867: Used 1 time : Rejected (81 > 80) uniquify 0 
 DSP resource Status: mul_ln28_5_reg_3312_reg_39 0 1476 634: Used 1 time : Accepted (35 < 80) uniquify 0 
 DSP resource Status: mul_ln28_5_reg_3312_reg_39 1 1476 842: Used 1 time : Accepted (36 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_3a 0 867 867: Used 1 time : Rejected (82 > 80) uniquify 0 
 DSP resource Status: mul_ln28_76_reg_3365_reg_37 0 1476 634: Used 1 time : Accepted (49 < 80) uniquify 0 
 DSP resource Status: mul_ln28_76_reg_3365_reg_37 1 1476 842: Used 1 time : Accepted (50 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_38 0 867 867: Used 1 time : Rejected (83 > 80) uniquify 0 
 DSP resource Status: mul_ln28_22_reg_3433_reg_35 0 1476 634: Used 1 time : Accepted (13 < 80) uniquify 0 
 DSP resource Status: mul_ln28_22_reg_3433_reg_35 1 1476 842: Used 1 time : Accepted (14 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_36 0 867 867: Used 1 time : Rejected (84 > 80) uniquify 0 
 DSP resource Status: mul_ln28_7_reg_3475_reg_34 0 1476 634: Used 1 time : Accepted (55 < 80) uniquify 0 
 DSP resource Status: mul_ln28_7_reg_3475_reg_34 1 1476 842: Used 1 time : Accepted (56 < 80) uniquify 0 
 DSP resource Status: mul_ln28_15_reg_3518_reg_33 0 1476 634: Used 1 time : Accepted (7 < 80) uniquify 0 
 DSP resource Status: mul_ln28_15_reg_3518_reg_33 1 1476 842: Used 1 time : Accepted (8 < 80) uniquify 0 
 DSP resource Status: mul_ln28_24_reg_3560_reg_31 0 1476 634: Used 1 time : Accepted (15 < 80) uniquify 0 
 DSP resource Status: mul_ln28_24_reg_3560_reg_31 1 1476 842: Used 1 time : Accepted (16 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_32 0 867 867: Used 1 time : Rejected (85 > 80) uniquify 0 
 DSP resource Status: mul_ln28_82_reg_3613_reg_2f 0 1476 634: Used 1 time : Accepted (59 < 80) uniquify 0 
 DSP resource Status: mul_ln28_82_reg_3613_reg_2f 1 1476 842: Used 1 time : Accepted (60 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_30 0 867 867: Used 1 time : Rejected (86 > 80) uniquify 0 
 DSP resource Status: mul_ln28_77_reg_3676_reg_2d 0 1476 634: Used 1 time : Accepted (51 < 80) uniquify 0 
 DSP resource Status: mul_ln28_77_reg_3676_reg_2d 1 1476 842: Used 1 time : Accepted (52 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2e 0 867 867: Used 1 time : Rejected (87 > 80) uniquify 0 
 DSP resource Status: mul_ln28_97_reg_3729_reg_2b 0 1476 634: Used 1 time : Accepted (73 < 80) uniquify 0 
 DSP resource Status: mul_ln28_97_reg_3729_reg_2b 1 1476 842: Used 1 time : Accepted (74 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2c 0 867 867: Used 1 time : Rejected (88 > 80) uniquify 0 
 DSP resource Status: mul_ln28_73_reg_3787_reg_29 0 1476 634: Used 1 time : Accepted (47 < 80) uniquify 0 
 DSP resource Status: mul_ln28_73_reg_3787_reg_29 1 1476 842: Used 1 time : Accepted (48 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_2a 0 867 867: Used 1 time : Rejected (89 > 80) uniquify 0 
 DSP resource Status: mul_ln28_89_reg_3840_reg_27 0 1476 634: Used 1 time : Accepted (67 < 80) uniquify 0 
 DSP resource Status: mul_ln28_89_reg_3840_reg_27 1 1476 842: Used 1 time : Accepted (68 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_28 0 867 867: Used 1 time : Rejected (90 > 80) uniquify 0 
 DSP resource Status: mul_ln28_31_reg_3908_reg_25 0 1476 634: Used 1 time : Accepted (21 < 80) uniquify 0 
 DSP resource Status: mul_ln28_31_reg_3908_reg_25 1 1476 842: Used 1 time : Accepted (22 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_26 0 867 867: Used 1 time : Rejected (91 > 80) uniquify 0 
 DSP resource Status: mul_ln28_62_reg_3950_reg_24 0 1476 634: Used 1 time : Accepted (39 < 80) uniquify 0 
 DSP resource Status: mul_ln28_62_reg_3950_reg_24 1 1476 842: Used 1 time : Accepted (40 < 80) uniquify 0 
 DSP resource Status: mul_ln28_85_reg_3993_reg_23 0 1476 634: Used 1 time : Accepted (63 < 80) uniquify 0 
 DSP resource Status: mul_ln28_85_reg_3993_reg_23 1 1476 842: Used 1 time : Accepted (64 < 80) uniquify 0 
 DSP resource Status: mul_ln28_96_reg_4035_reg_21 0 1476 634: Used 1 time : Accepted (71 < 80) uniquify 0 
 DSP resource Status: mul_ln28_96_reg_4035_reg_21 1 1476 842: Used 1 time : Accepted (72 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_22 0 867 867: Used 1 time : Rejected (92 > 80) uniquify 0 
 DSP resource Status: mul_ln28_27_reg_4088_reg_1f 0 1476 634: Used 1 time : Accepted (17 < 80) uniquify 0 
 DSP resource Status: mul_ln28_27_reg_4088_reg_1f 1 1476 842: Used 1 time : Accepted (18 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_20 0 867 867: Used 1 time : Rejected (93 > 80) uniquify 0 
 DSP resource Status: mul_ln28_87_reg_4156_reg_1d 0 1476 634: Used 1 time : Accepted (65 < 80) uniquify 0 
 DSP resource Status: mul_ln28_87_reg_4156_reg_1d 1 1476 842: Used 1 time : Accepted (66 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1e 0 867 867: Used 1 time : Rejected (94 > 80) uniquify 0 
 DSP resource Status: mul_ln28_66_reg_4209_reg_1b 0 1476 634: Used 1 time : Accepted (43 < 80) uniquify 0 
 DSP resource Status: mul_ln28_66_reg_4209_reg_1b 1 1476 842: Used 1 time : Accepted (44 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1c 0 867 867: Used 1 time : Rejected (95 > 80) uniquify 0 
 DSP resource Status: mul_ln28_43_reg_4267_reg_19 0 1476 634: Used 1 time : Accepted (25 < 80) uniquify 0 
 DSP resource Status: mul_ln28_43_reg_4267_reg_19 1 1476 842: Used 1 time : Accepted (26 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_1a 0 867 867: Used 1 time : Rejected (96 > 80) uniquify 0 
 DSP resource Status: mul_ln28_56_reg_4320_reg_17 0 1476 634: Used 1 time : Accepted (29 < 80) uniquify 0 
 DSP resource Status: mul_ln28_56_reg_4320_reg_17 1 1476 842: Used 1 time : Accepted (30 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_18 0 867 867: Used 1 time : Rejected (97 > 80) uniquify 0 
 DSP resource Status: mul_ln28_83_reg_4388_reg_15 0 1476 634: Used 1 time : Accepted (61 < 80) uniquify 0 
 DSP resource Status: mul_ln28_83_reg_4388_reg_15 1 1476 842: Used 1 time : Accepted (62 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_16 0 867 867: Used 1 time : Rejected (98 > 80) uniquify 0 
 DSP resource Status: mul_ln28_16_reg_4430_reg_14 0 1476 634: Used 1 time : Accepted (9 < 80) uniquify 0 
 DSP resource Status: mul_ln28_16_reg_4430_reg_14 1 1476 842: Used 1 time : Accepted (10 < 80) uniquify 0 
 DSP resource Status: mul_ln28_78_reg_4473_reg_13 0 1476 634: Used 1 time : Accepted (53 < 80) uniquify 0 
 DSP resource Status: mul_ln28_78_reg_4473_reg_13 1 1476 842: Used 1 time : Accepted (54 < 80) uniquify 0 
 DSP resource Status: mul_ln28_58_reg_4515_reg_11 0 1476 634: Used 1 time : Accepted (33 < 80) uniquify 0 
 DSP resource Status: mul_ln28_58_reg_4515_reg_11 1 1476 842: Used 1 time : Accepted (34 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_12 0 867 867: Used 1 time : Rejected (99 > 80) uniquify 0 
 DSP resource Status: mul_ln28_63_reg_4568_reg_f 0 1476 634: Used 1 time : Accepted (41 < 80) uniquify 0 
 DSP resource Status: mul_ln28_63_reg_4568_reg_f 1 1476 842: Used 1 time : Accepted (42 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_10 0 867 867: Used 1 time : Rejected (100 > 80) uniquify 0 
 DSP resource Status: mul_ln28_81_reg_4631_reg_d 0 1476 634: Used 1 time : Accepted (57 < 80) uniquify 0 
 DSP resource Status: mul_ln28_81_reg_4631_reg_d 1 1476 842: Used 1 time : Accepted (58 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_e 0 867 867: Used 1 time : Rejected (101 > 80) uniquify 0 
 DSP resource Status: mul_ln28_20_reg_4684_reg_b 0 1476 634: Used 1 time : Accepted (11 < 80) uniquify 0 
 DSP resource Status: mul_ln28_20_reg_4684_reg_b 1 1476 842: Used 1 time : Accepted (12 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_c 0 867 867: Used 1 time : Rejected (102 > 80) uniquify 0 
 DSP resource Status: mul_ln28_70_reg_4742_reg_9 0 1476 634: Used 1 time : Accepted (45 < 80) uniquify 0 
 DSP resource Status: mul_ln28_70_reg_4742_reg_9 1 1476 842: Used 1 time : Accepted (46 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_a 0 867 867: Used 1 time : Rejected (103 > 80) uniquify 0 
 DSP resource Status: mul_ln28_57_reg_4795_reg_7 0 1476 634: Used 1 time : Accepted (31 < 80) uniquify 0 
 DSP resource Status: mul_ln28_57_reg_4795_reg_7 1 1476 842: Used 1 time : Accepted (32 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_8 0 867 867: Used 1 time : Rejected (104 > 80) uniquify 0 
 DSP resource Status: mul_ln28_35_reg_4863_reg_4 0 1476 634: Used 1 time : Accepted (23 < 80) uniquify 0 
 DSP resource Status: mul_ln28_35_reg_4863_reg_4 1 1476 842: Used 1 time : Accepted (24 < 80) uniquify 0 
 DSP resource Status: mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg_5 0 867 867: Used 1 time : Accepted (77 < 80) uniquify 0 
 DSP resource Status: mul_ln28_45_reg_4905_reg_3 0 1476 634: Used 1 time : Accepted (27 < 80) uniquify 0 
 DSP resource Status: mul_ln28_45_reg_4905_reg_3 1 1476 842: Used 1 time : Accepted (28 < 80) uniquify 0 
 DSP resource Status: mul_ln28_2_reg_4948_reg_0 0 1476 634: Used 1 time : Accepted (19 < 80) uniquify 0 
 DSP resource Status: mul_ln28_2_reg_4948_reg_0 1 1476 842: Used 1 time : Accepted (20 < 80) uniquify 0 
 DSP resource Status: mul_32ns_34ns_55_5_1_U1/buff0_reg_43 0 12254 3203: Used 1 time : Accepted (1 < 80) uniquify 0 
 DSP resource Status: mul_32ns_34ns_55_5_1_U1/buff0_reg_43 1 12254 3252: Used 1 time : Accepted (2 < 80) uniquify 0 
 DSP resource Status: mul_32ns_34ns_55_5_1_U1/buff0_reg_43 2 12254 2875: Used 1 time : Accepted (3 < 80) uniquify 0 
 DSP resource Status: mul_32ns_34ns_55_5_1_U1/buff0_reg_43 3 12254 2924: Used 1 time : Accepted (4 < 80) uniquify 0 
DSP Report: Generating DSP mul_ln28_93_reg_3104_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_reg_3079_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register diff_reg_3079_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register mul_ln28_93_reg_3104_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: register mul_9s_9s_18_2_1_U2/buff0_reg is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: operator mul_9s_9s_18_2_1_U2/tmp_product is absorbed into DSP mul_ln28_93_reg_3104_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U38/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_reg_3153_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_9_reg_3148_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_4_reg_3120_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register diff_4_reg_3120_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register mul_ln28_9_reg_3148_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: register mul_9s_9s_18_2_1_U3/buff0_reg is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: operator mul_9s_9s_18_2_1_U3/tmp_product is absorbed into DSP mul_ln28_9_reg_3148_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U40/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_2_reg_3206_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U41/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_61_reg_3201_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_7_reg_3163_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register diff_7_reg_3163_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register mul_ln28_61_reg_3201_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: register mul_9s_9s_18_2_1_U4/buff0_reg is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: operator mul_9s_9s_18_2_1_U4/tmp_product is absorbed into DSP mul_ln28_61_reg_3201_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_5_reg_3264_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U43/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_14_reg_3254_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_10_reg_3216_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register diff_10_reg_3216_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register mul_ln28_14_reg_3254_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: register mul_9s_9s_18_2_1_U5/buff0_reg is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: operator mul_9s_9s_18_2_1_U5/tmp_product is absorbed into DSP mul_ln28_14_reg_3254_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U44/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_5_reg_3312_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_13_reg_3274_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register diff_13_reg_3274_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register mul_ln28_5_reg_3312_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: register mul_9s_9s_18_2_1_U6/buff0_reg is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: operator mul_9s_9s_18_2_1_U6/tmp_product is absorbed into DSP mul_ln28_5_reg_3312_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_76_reg_3365_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_16_reg_3327_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register diff_16_reg_3327_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register mul_ln28_76_reg_3365_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: register mul_9s_9s_18_2_1_U7/buff0_reg is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: operator mul_9s_9s_18_2_1_U7/tmp_product is absorbed into DSP mul_ln28_76_reg_3365_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U48/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_22_reg_3433_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_19_reg_3385_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register diff_19_reg_3385_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register mul_ln28_22_reg_3433_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: register mul_9s_9s_18_2_1_U8/buff0_reg is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: operator mul_9s_9s_18_2_1_U8/tmp_product is absorbed into DSP mul_ln28_22_reg_3433_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U50/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_7_reg_3475_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_21_reg_3428_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register diff_21_reg_3428_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register mul_ln28_7_reg_3475_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: register mul_9s_9s_18_2_1_U9/buff0_reg is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: operator mul_9s_9s_18_2_1_U9/tmp_product is absorbed into DSP mul_ln28_7_reg_3475_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U51/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_15_reg_3518_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_23_reg_3470_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register diff_23_reg_3470_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register mul_ln28_15_reg_3518_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: register mul_9s_9s_18_2_1_U10/buff0_reg is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: operator mul_9s_9s_18_2_1_U10/tmp_product is absorbed into DSP mul_ln28_15_reg_3518_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U53/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_24_reg_3560_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_26_reg_3523_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register diff_26_reg_3523_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register mul_ln28_24_reg_3560_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: register mul_9s_9s_18_2_1_U11/buff0_reg is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: operator mul_9s_9s_18_2_1_U11/tmp_product is absorbed into DSP mul_ln28_24_reg_3560_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U54/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_82_reg_3613_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_29_reg_3575_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register diff_29_reg_3575_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register mul_ln28_82_reg_3613_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: register mul_9s_9s_18_2_1_U12/buff0_reg is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: operator mul_9s_9s_18_2_1_U12/tmp_product is absorbed into DSP mul_ln28_82_reg_3613_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U56/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_77_reg_3676_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_32_reg_3633_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register diff_32_reg_3633_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register mul_ln28_77_reg_3676_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: register mul_9s_9s_18_2_1_U13/buff0_reg is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: operator mul_9s_9s_18_2_1_U13/tmp_product is absorbed into DSP mul_ln28_77_reg_3676_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U58/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_97_reg_3729_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_35_reg_3691_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register diff_35_reg_3691_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register mul_ln28_97_reg_3729_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: register mul_9s_9s_18_2_1_U14/buff0_reg is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: operator mul_9s_9s_18_2_1_U14/tmp_product is absorbed into DSP mul_ln28_97_reg_3729_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U60/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_73_reg_3787_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_38_reg_3749_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register diff_38_reg_3749_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register mul_ln28_73_reg_3787_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: register mul_9s_9s_18_2_1_U15/buff0_reg is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: operator mul_9s_9s_18_2_1_U15/tmp_product is absorbed into DSP mul_ln28_73_reg_3787_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U62/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_89_reg_3840_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_41_reg_3802_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register diff_41_reg_3802_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register mul_ln28_89_reg_3840_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: register mul_9s_9s_18_2_1_U16/buff0_reg is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: operator mul_9s_9s_18_2_1_U16/tmp_product is absorbed into DSP mul_ln28_89_reg_3840_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U64/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_31_reg_3908_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_44_reg_3860_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register diff_44_reg_3860_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register mul_ln28_31_reg_3908_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: register mul_9s_9s_18_2_1_U17/buff0_reg is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: operator mul_9s_9s_18_2_1_U17/tmp_product is absorbed into DSP mul_ln28_31_reg_3908_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U66/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_62_reg_3950_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_46_reg_3903_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register diff_46_reg_3903_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register mul_ln28_62_reg_3950_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: register mul_9s_9s_18_2_1_U18/buff0_reg is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: operator mul_9s_9s_18_2_1_U18/tmp_product is absorbed into DSP mul_ln28_62_reg_3950_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U67/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_85_reg_3993_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_48_reg_3945_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register diff_48_reg_3945_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register mul_ln28_85_reg_3993_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: register mul_9s_9s_18_2_1_U19/buff0_reg is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: operator mul_9s_9s_18_2_1_U19/tmp_product is absorbed into DSP mul_ln28_85_reg_3993_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U69/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_96_reg_4035_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_51_reg_3998_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register diff_51_reg_3998_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register mul_ln28_96_reg_4035_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: register mul_9s_9s_18_2_1_U20/buff0_reg is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: operator mul_9s_9s_18_2_1_U20/tmp_product is absorbed into DSP mul_ln28_96_reg_4035_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U70/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_27_reg_4088_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_54_reg_4050_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register diff_54_reg_4050_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register mul_ln28_27_reg_4088_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: register mul_9s_9s_18_2_1_U21/buff0_reg is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: operator mul_9s_9s_18_2_1_U21/tmp_product is absorbed into DSP mul_ln28_27_reg_4088_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U72/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_87_reg_4156_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_57_reg_4108_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register diff_57_reg_4108_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register mul_ln28_87_reg_4156_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: register mul_9s_9s_18_2_1_U22/buff0_reg is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: operator mul_9s_9s_18_2_1_U22/tmp_product is absorbed into DSP mul_ln28_87_reg_4156_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U74/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_66_reg_4209_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_60_reg_4171_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register diff_60_reg_4171_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register mul_ln28_66_reg_4209_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: register mul_9s_9s_18_2_1_U23/buff0_reg is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: operator mul_9s_9s_18_2_1_U23/tmp_product is absorbed into DSP mul_ln28_66_reg_4209_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U76/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_43_reg_4267_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_63_reg_4229_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register diff_63_reg_4229_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register mul_ln28_43_reg_4267_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: register mul_9s_9s_18_2_1_U24/buff0_reg is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: operator mul_9s_9s_18_2_1_U24/tmp_product is absorbed into DSP mul_ln28_43_reg_4267_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U78/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_56_reg_4320_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_66_reg_4282_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register diff_66_reg_4282_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register mul_ln28_56_reg_4320_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: register mul_9s_9s_18_2_1_U25/buff0_reg is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: operator mul_9s_9s_18_2_1_U25/tmp_product is absorbed into DSP mul_ln28_56_reg_4320_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U80/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_83_reg_4388_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_69_reg_4340_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register diff_69_reg_4340_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register mul_ln28_83_reg_4388_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: register mul_9s_9s_18_2_1_U26/buff0_reg is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: operator mul_9s_9s_18_2_1_U26/tmp_product is absorbed into DSP mul_ln28_83_reg_4388_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U82/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_16_reg_4430_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_71_reg_4383_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register diff_71_reg_4383_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register mul_ln28_16_reg_4430_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: register mul_9s_9s_18_2_1_U27/buff0_reg is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: operator mul_9s_9s_18_2_1_U27/tmp_product is absorbed into DSP mul_ln28_16_reg_4430_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U83/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_78_reg_4473_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_73_reg_4425_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register diff_73_reg_4425_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register mul_ln28_78_reg_4473_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: register mul_9s_9s_18_2_1_U28/buff0_reg is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: operator mul_9s_9s_18_2_1_U28/tmp_product is absorbed into DSP mul_ln28_78_reg_4473_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U85/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_58_reg_4515_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_76_reg_4478_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register diff_76_reg_4478_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register mul_ln28_58_reg_4515_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: register mul_9s_9s_18_2_1_U29/buff0_reg is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: operator mul_9s_9s_18_2_1_U29/tmp_product is absorbed into DSP mul_ln28_58_reg_4515_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U86/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_63_reg_4568_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_79_reg_4530_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register diff_79_reg_4530_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register mul_ln28_63_reg_4568_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: register mul_9s_9s_18_2_1_U30/buff0_reg is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: operator mul_9s_9s_18_2_1_U30/tmp_product is absorbed into DSP mul_ln28_63_reg_4568_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U88/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_81_reg_4631_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_82_reg_4588_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register diff_82_reg_4588_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register mul_ln28_81_reg_4631_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: register mul_9s_9s_18_2_1_U31/buff0_reg is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: operator mul_9s_9s_18_2_1_U31/tmp_product is absorbed into DSP mul_ln28_81_reg_4631_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U90/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_20_reg_4684_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_85_reg_4646_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register diff_85_reg_4646_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register mul_ln28_20_reg_4684_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: register mul_9s_9s_18_2_1_U32/buff0_reg is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: operator mul_9s_9s_18_2_1_U32/tmp_product is absorbed into DSP mul_ln28_20_reg_4684_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U92/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_70_reg_4742_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_88_reg_4704_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register diff_88_reg_4704_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register mul_ln28_70_reg_4742_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: register mul_9s_9s_18_2_1_U33/buff0_reg is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: operator mul_9s_9s_18_2_1_U33/tmp_product is absorbed into DSP mul_ln28_70_reg_4742_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U94/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_57_reg_4795_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_91_reg_4757_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register diff_91_reg_4757_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register mul_ln28_57_reg_4795_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: register mul_9s_9s_18_2_1_U34/buff0_reg is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: operator mul_9s_9s_18_2_1_U34/tmp_product is absorbed into DSP mul_ln28_57_reg_4795_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U96/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_35_reg_4863_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_94_reg_4815_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register diff_94_reg_4815_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register mul_ln28_35_reg_4863_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: register mul_9s_9s_18_2_1_U35/buff0_reg is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: operator mul_9s_9s_18_2_1_U35/tmp_product is absorbed into DSP mul_ln28_35_reg_4863_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U98/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (C'+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln28_89_reg_4937_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_19_4_1_U100/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_45_reg_4905_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_96_reg_4858_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register diff_96_reg_4858_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register mul_ln28_45_reg_4905_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: register mul_9s_9s_18_2_1_U36/buff0_reg is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: operator mul_9s_9s_18_2_1_U36/tmp_product is absorbed into DSP mul_ln28_45_reg_4905_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U99/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln28_2_reg_4948_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register diff_98_reg_4900_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register diff_98_reg_4900_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register mul_ln28_2_reg_4948_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: register mul_9s_9s_18_2_1_U37/buff0_reg is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: operator mul_9s_9s_18_2_1_U37/tmp_product is absorbed into DSP mul_ln28_2_reg_4948_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U101/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff0_reg, operation Mode is (post resource management): (A''*(B:0x147b)')'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff1_reg, operation Mode is (post resource management): (PCIN>>17)+(A''*(B:0xa3d7))'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff1_reg.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/tmp_product, operation Mode is (post resource management): PCIN+((A:0x147b)''*B'')'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/din0_reg_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_55_5_1_U1/buff2_reg, operation Mode is (post resource management): (PCIN>>17)+((A:0xa3d7)'*B'')'.
DSP Report: register mul_32ns_34ns_55_5_1_U1/din0_reg_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff0_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff2_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: register mul_32ns_34ns_55_5_1_U1/buff1_reg is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
DSP Report: operator mul_32ns_34ns_55_5_1_U1/tmp_product is absorbed into DSP mul_32ns_34ns_55_5_1_U1/buff2_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'     | 10     | 10     | 18     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A2*B2)'             | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'   | 10     | 10     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|match_template | (PCIN>>17)+(A''*B)'  | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|match_template | PCIN+(A''*B'')'      | 18     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|match_template | (PCIN>>17)+(A2*B'')' | 18     | 16     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2181.219 ; gain = 692.457 ; free physical = 4587 ; free virtual = 10543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.219 ; gain = 712.457 ; free physical = 4563 ; free virtual = 10518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2243.273 ; gain = 754.512 ; free physical = 4519 ; free virtual = 10475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4400 ; free virtual = 10356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4400 ; free virtual = 10356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4396 ; free virtual = 10352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4396 ; free virtual = 10352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4396 ; free virtual = 10352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4396 ; free virtual = 10352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | ((A'*B')')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'      | 30     | 18     | 48     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'      | 30     | 18     | 48     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'      | 30     | 18     | 48     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (C'+(A''*B'')')'      | 30     | 18     | 48     | -      | 19     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|match_template | (A''*B')'             | 17     | 13     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|match_template | (PCIN>>17+(A''*B)')'  | 17     | 16     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|match_template | PCIN+(A''*B'')'       | 13     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|match_template | (PCIN>>17+(A'*B'')')' | 16     | 15     | -      | -      | 21     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+---------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   923|
|2     |DSP48E1 |    80|
|8     |LUT1    |    85|
|9     |LUT2    |  1800|
|10    |LUT3    |  1038|
|11    |LUT4    |   412|
|12    |LUT5    |   469|
|13    |LUT6    |   866|
|14    |FDRE    |  3379|
|15    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.086 ; gain = 889.324 ; free physical = 4396 ; free virtual = 10352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 689 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.086 ; gain = 743.574 ; free physical = 4395 ; free virtual = 10351
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2378.094 ; gain = 889.324 ; free physical = 4397 ; free virtual = 10353
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2378.094 ; gain = 0.000 ; free physical = 4567 ; free virtual = 10523
INFO: [Netlist 29-17] Analyzing 1003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.113 ; gain = 0.000 ; free physical = 4540 ; free virtual = 10497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: db27fdf8
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.113 ; gain = 945.352 ; free physical = 4540 ; free virtual = 10497
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1680.935; main = 1608.248; forked = 274.317
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3137.484; main = 2434.113; forked = 908.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2458.125 ; gain = 0.000 ; free physical = 4537 ; free virtual = 10495
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5a218b7d38f15d61
INFO: [Coretcl 2-1174] Renamed 132 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2458.125 ; gain = 0.000 ; free physical = 4533 ; free virtual = 10501
INFO: [Common 17-1381] The checkpoint '/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 06:15:03 2025...
