// Seed: 1051972352
module module_0;
  wire id_2;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input logic id_4,
    input logic id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input wire id_9,
    output logic id_10
);
  always @(*) begin
    #1 force id_0 = id_5;
    id_10 <= id_4;
    wait (id_4);
    assume (1 || 1);
  end
  module_0();
endmodule
