$date
	Sun Aug 28 12:53:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! t_y $end
$var wire 1 " t_x $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_c $end
$scope module my_gate $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " x $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
0!
0%
1$
#15
1!
1"
1%
#20
0"
0%
0$
1#
#25
1"
0!
1%
#30
0%
1$
#35
1!
1%
#40
0!
0"
0%
0$
0#
#45
1!
1%
#50
0!
0%
1$
#55
1!
1"
1%
#60
0"
0%
0$
1#
#65
1"
0!
1%
#70
0%
1$
#75
1!
1%
