Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jul 10 20:52:15 2025
| Host         : PCSLasVegas.iee.nycu.edu.tw running 64-bit unknown
| Command      : report_utilization -file vivado_synth.rpt
| Design       : myproject
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs*                  | 405171 |     0 |          0 |   1303680 | 31.08 |
|   LUT as Logic             | 291422 |     0 |          0 |   1303680 | 22.35 |
|   LUT as Memory            | 113749 |     0 |          0 |    600960 | 18.93 |
|     LUT as Distributed RAM | 101694 |     0 |            |           |       |
|     LUT as Shift Register  |  12055 |     0 |            |           |       |
| CLB Registers              | 160325 |     0 |          0 |   2607360 |  6.15 |
|   Register as Flip Flop    | 160325 |     0 |          0 |   2607360 |  6.15 |
|   Register as Latch        |      0 |     0 |          0 |   2607360 |  0.00 |
| CARRY8                     |  13629 |     0 |          0 |    162960 |  8.36 |
| F7 Muxes                   |  42357 |     0 |          0 |    651840 |  6.50 |
| F8 Muxes                   |  17653 |     0 |          0 |    325920 |  5.42 |
| F9 Muxes                   |      0 |     0 |          0 |    162960 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 1496   |          Yes |         Set |            - |
| 158829 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+--------+-------+------------+-----------+-------+
|     Site Type     |  Used  | Fixed | Prohibited | Available | Util% |
+-------------------+--------+-------+------------+-----------+-------+
| Block RAM Tile    | 1877.5 |     0 |          0 |      2016 | 93.13 |
|   RAMB36/FIFO*    |   1858 |     0 |          0 |      2016 | 92.16 |
|     RAMB36E2 only |   1858 |       |            |           |       |
|   RAMB18          |     39 |     0 |          0 |      4032 |  0.97 |
|     RAMB18E2 only |     39 |       |            |           |       |
| URAM              |     72 |     0 |          0 |       960 |  7.50 |
+-------------------+--------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1606 |     0 |          0 |      9024 | 17.80 |
|   DSP48E2 only | 1606 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   60 |     0 |          0 |       624 |  9.62 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |      1008 |  0.10 |
|   BUFGCE             |    1 |     0 |          0 |       288 |  0.35 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        96 |  0.00 |
| PLL                  |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        12 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |          0 |        40 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |          0 |        10 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        20 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| LUT6     | 168139 |                 CLB |
| FDRE     | 158829 |            Register |
| RAMD64E  | 100344 |                 CLB |
| LUT3     |  48730 |                 CLB |
| MUXF7    |  42357 |                 CLB |
| LUT5     |  40448 |                 CLB |
| LUT2     |  38191 |                 CLB |
| LUT4     |  31657 |                 CLB |
| MUXF8    |  17653 |                 CLB |
| CARRY8   |  13629 |                 CLB |
| SRL16E   |  12055 |                 CLB |
| LUT1     |   5446 |                 CLB |
| RAMB36E2 |   1858 |            BLOCKRAM |
| DSP48E2  |   1606 |          Arithmetic |
| FDSE     |   1496 |            Register |
| RAMS64E  |   1350 |                 CLB |
| URAM288  |     72 |            BLOCKRAM |
| RAMB18E2 |     39 |            BLOCKRAM |
| OBUF     |     37 |                 I/O |
| INBUF    |     23 |                 I/O |
| IBUFCTRL |     23 |              Others |
| BUFGCE   |      1 |               Clock |
+----------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


