<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ila_0_synth_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/ila_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fir_filter_fir_compiler_v7_2_i0_synth_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/fir_filter_fir_compiler_v7_2_i0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fir_filter_c_counter_binary_v12_0_i0_synth_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/fir_filter_c_counter_binary_v12_0_i0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fir_filter_blk_mem_gen_i0_synth_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/fir_filter_blk_mem_gen_i0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ila_0_synth_1"/>
		<Parent Id="fir_filter_fir_compiler_v7_2_i0_synth_1"/>
		<Parent Id="fir_filter_c_counter_binary_v12_0_i0_synth_1"/>
		<Parent Id="fir_filter_blk_mem_gen_i0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/Bilibili_FPGA/N4_Project/VIVADO/hdl_netlist/fir_filter.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="ila_0_synth_1"/>
		<Parent Id="fir_filter_fir_compiler_v7_2_i0_synth_1"/>
		<Parent Id="fir_filter_c_counter_binary_v12_0_i0_synth_1"/>
		<Parent Id="fir_filter_blk_mem_gen_i0_synth_1"/>
	</Run>
</Runs>

