Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri May 20 20:46:46 2022
| Host             : DESKTOP-LMP8HP8 running 64-bit major release  (build 9200)
| Command          : report_power -file E:/Xilinx/Projects/firstMaxPool/power_power_1.pwr -name power_1
| Design           : firstMaxPool_synt
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.774        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.494        |
| Device Static (W)        | 0.280        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.060 |        3 |       --- |             --- |
| Slice Logic    |     0.007 |     8180 |       --- |             --- |
|   LUT as Logic |     0.005 |     3218 |    303600 |            1.06 |
|   CARRY4       |    <0.001 |      480 |     75900 |            0.63 |
|   Register     |    <0.001 |     4005 |    607200 |            0.66 |
|   F7/F8 Muxes  |    <0.001 |       64 |    303600 |            0.02 |
|   Others       |     0.000 |      194 |       --- |             --- |
| Signals        |     0.057 |     7603 |       --- |             --- |
| Block RAM      |     0.351 |      576 |      1030 |           55.92 |
| I/O            |     0.019 |      579 |       700 |           82.71 |
| Static Power   |     0.280 |          |           |                 |
| Total          |     0.774 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.598 |       0.446 |      0.152 |
| Vccaux    |       1.800 |     0.039 |       0.001 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.009 |       0.008 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.054 |       0.031 |      0.023 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| firstMaxPool_synt |     0.494 |
|   img0_mem        |     0.011 |
|   img10_mem       |     0.010 |
|   img11_mem       |     0.011 |
|   img12_mem       |     0.011 |
|   img13_mem       |     0.011 |
|   img14_mem       |     0.011 |
|   img15_mem       |     0.011 |
|   img16_mem       |     0.011 |
|   img17_mem       |     0.011 |
|   img18_mem       |     0.011 |
|   img19_mem       |     0.011 |
|   img1_mem        |     0.002 |
|   img20_mem       |     0.011 |
|   img21_mem       |     0.011 |
|   img22_mem       |     0.011 |
|   img23_mem       |     0.011 |
|   img24_mem       |     0.011 |
|   img25_mem       |     0.011 |
|   img26_mem       |     0.011 |
|   img27_mem       |     0.011 |
|   img28_mem       |     0.011 |
|   img29_mem       |     0.011 |
|   img2_mem        |     0.011 |
|   img30_mem       |     0.011 |
|   img31_mem       |     0.011 |
|   img3_mem        |     0.011 |
|   img4_mem        |     0.011 |
|   img5_mem        |     0.010 |
|   img6_mem        |     0.010 |
|   img7_mem        |     0.011 |
|   img8_mem        |     0.011 |
|   img9_mem        |     0.011 |
|   result0_mem     |     0.001 |
|   result10_mem    |     0.001 |
|   result11_mem    |     0.003 |
|   result12_mem    |     0.001 |
|   result13_mem    |     0.001 |
|   result14_mem    |     0.001 |
|   result15_mem    |     0.002 |
|   result16_mem    |     0.001 |
|   result17_mem    |     0.001 |
|   result18_mem    |     0.001 |
|   result19_mem    |     0.002 |
|   result1_mem     |    <0.001 |
|   result20_mem    |     0.001 |
|   result21_mem    |     0.001 |
|   result22_mem    |     0.001 |
|   result23_mem    |     0.002 |
|   result24_mem    |     0.001 |
|   result25_mem    |     0.001 |
|   result26_mem    |     0.001 |
|   result27_mem    |     0.003 |
|   result28_mem    |     0.001 |
|   result29_mem    |     0.001 |
|   result2_mem     |     0.001 |
|   result30_mem    |     0.001 |
|   result31_mem    |     0.002 |
|   result3_mem     |     0.002 |
|   result4_mem     |     0.001 |
|   result5_mem     |     0.001 |
|   result6_mem     |     0.001 |
|   result7_mem     |     0.002 |
|   result8_mem     |     0.001 |
|   result9_mem     |     0.001 |
+-------------------+-----------+


