[2020-11-06 10:52:03,326][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-11-06 10:52:03,326][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-11-06 10:52:04,233][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-11-06 10:52:04,520][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-11-06 10:52:04,521][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-11-06 10:52:04,521][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-11-06 10:52:04,521][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-11-06 10:52:04,522][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-11-06 10:52:04,523][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-11-06 10:52:04,524][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-11-06 10:52:04,524][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-11-06 10:52:04,524][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-11-06 10:52:04,524][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-11-06 10:52:04,525][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source']
[2020-11-06 10:52:04,525][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output
[2020-11-06 10:52:04,525][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output
[2020-11-06 10:52:04,526][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-11-06 10:52:04,526][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-11-06 10:52:04,527][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,528][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-11-06 10:52:04,528][xml2vhdl.py:120][__init__][INFO][MainThread]: 	adc_in_snap_ss_bram
[2020-11-06 10:52:04,528][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-11-06 10:52:04,528][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-11-06 10:52:04,528][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-11-06 10:52:04,528][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/adc_in_snap_ss_bram_memory_map.xml
[2020-11-06 10:52:04,528][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-11-06 10:52:04,528][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-11-06 10:52:04,528][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-11-06 10:52:04,528][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-11-06 10:52:04,528][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,528][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/adc_in_snap_ss_bram_memory_map.xml"
[2020-11-06 10:52:04,529][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-11-06 10:52:04,529][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-11-06 10:52:04,529][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-11-06 10:52:04,529][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-11-06 10:52:04,529][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-11-06 10:52:04,529][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-11-06 10:52:04,529][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-11-06 10:52:04,529][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-11-06 10:52:04,529][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-11-06 10:52:04,529][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-11-06 10:52:04,529][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-11-06 10:52:04,529][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-11-06 10:52:04,544][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-11-06 10:52:04,544][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-11-06 10:52:04,545][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,545][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,545][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-11-06 10:52:04,545][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-11-06 10:52:04,545][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,545][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-11-06 10:52:04,545][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,545][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-11-06 10:52:04,545][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-11-06 10:52:04,545][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-11-06 10:52:04,545][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-11-06 10:52:04,546][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-11-06 10:52:04,546][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/adc_in_snap_ss_bram_memory_map_output.xml
[2020-11-06 10:52:04,548][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_adc_in_snap_ss_bram_pkg.vhd
[2020-11-06 10:52:04,549][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_adc_in_snap_ss_bram.vhd
[2020-11-06 10:52:04,549][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_adc_in_snap_ss_bram_muxdemux.vhd
[2020-11-06 10:52:04,549][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/ipb_adc_in_snap_ss_bram_dp_ram.vhd
[2020-11-06 10:52:04,550][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-11-06 10:52:04,550][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-11-06 10:52:04,550][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,550][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/sw_reg_memory_map.xml
[2020-11-06 10:52:04,550][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-11-06 10:52:04,550][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-11-06 10:52:04,551][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-11-06 10:52:04,551][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-11-06 10:52:04,551][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,551][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-11-06 10:52:04,551][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-11-06 10:52:04,551][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 5
[2020-11-06 10:52:04,552][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-11-06 10:52:04,552][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-11-06 10:52:04,552][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-11-06 10:52:04,552][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-11-06 10:52:04,552][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-11-06 10:52:04,552][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-11-06 10:52:04,552][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-11-06 10:52:04,552][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-11-06 10:52:04,552][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-11-06 10:52:04,553][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 4
[2020-11-06 10:52:04,553][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-11-06 10:52:04,553][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-11-06 10:52:04,554][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,554][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,554][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,554][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-11-06 10:52:04,554][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,554][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,554][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-11-06 10:52:04,555][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,555][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,555][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,555][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,555][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,556][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v0
[2020-11-06 10:52:04,556][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,556][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,556][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,556][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,556][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,556][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,556][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v1
[2020-11-06 10:52:04,556][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,556][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,556][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,556][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,556][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,557][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_3v0': [], '-1v0_3v1': [], '-1v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,557][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_3v0': [], '-1v0_3v1': [], '-1v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,557][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,557][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,557][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,557][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v0
[2020-11-06 10:52:04,558][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,558][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v1
[2020-11-06 10:52:04,558][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,558][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v0_2v0
[2020-11-06 10:52:04,558][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,558][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v0_2v1
[2020-11-06 10:52:04,558][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,558][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v1_2v0
[2020-11-06 10:52:04,558][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,558][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_3v1_2v1
[2020-11-06 10:52:04,558][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_3v0': [], '-1v0_3v1': [], '-1v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,558][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-11-06 10:52:04,558][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,558][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-11-06 10:52:04,558][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,558][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xc
[2020-11-06 10:52:04,558][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,558][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-11-06 10:52:04,559][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,559][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xc
[2020-11-06 10:52:04,559][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,559][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-11-06 10:52:04,559][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,559][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xc
[2020-11-06 10:52:04,559][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,559][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-11-06 10:52:04,559][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,559][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xc
[2020-11-06 10:52:04,559][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-11-06 10:52:04,559][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-11-06 10:52:04,559][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-11-06 10:52:04,559][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-11-06 10:52:04,559][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-11-06 10:52:04,559][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-11-06 10:52:04,559][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-11-06 10:52:04,560][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-11-06 10:52:04,560][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-11-06 10:52:04,561][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-11-06 10:52:04,561][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-11-06 10:52:04,562][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-11-06 10:52:04,562][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,562][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/sys_block_memory_map.xml
[2020-11-06 10:52:04,562][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-11-06 10:52:04,562][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-11-06 10:52:04,562][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-11-06 10:52:04,562][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-11-06 10:52:04,563][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,563][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/sys_block_memory_map.xml"
[2020-11-06 10:52:04,563][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-11-06 10:52:04,563][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-11-06 10:52:04,563][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-11-06 10:52:04,563][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-11-06 10:52:04,564][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-11-06 10:52:04,564][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-11-06 10:52:04,564][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-11-06 10:52:04,564][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-11-06 10:52:04,564][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-11-06 10:52:04,564][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-11-06 10:52:04,564][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-11-06 10:52:04,564][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-11-06 10:52:04,565][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-11-06 10:52:04,566][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-11-06 10:52:04,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,566][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,566][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-11-06 10:52:04,566][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-11-06 10:52:04,566][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,566][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-11-06 10:52:04,567][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,568][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,568][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,568][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,568][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,568][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-11-06 10:52:04,568][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,568][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-11-06 10:52:04,568][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,568][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,568][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-11-06 10:52:04,568][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,568][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-11-06 10:52:04,568][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,569][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,569][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,569][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,569][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,569][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,570][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,570][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,570][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,570][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,570][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-11-06 10:52:04,570][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,570][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-11-06 10:52:04,570][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,571][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-11-06 10:52:04,571][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,571][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,571][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,571][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,571][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,571][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,571][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-11-06 10:52:04,571][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,571][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-11-06 10:52:04,571][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,571][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-11-06 10:52:04,572][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,572][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-11-06 10:52:04,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-11-06 10:52:04,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-11-06 10:52:04,574][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,574][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-11-06 10:52:04,574][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,575][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-11-06 10:52:04,575][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,575][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-11-06 10:52:04,575][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,575][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-11-06 10:52:04,575][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,575][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-11-06 10:52:04,575][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,575][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-11-06 10:52:04,575][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,575][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-11-06 10:52:04,575][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,575][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-11-06 10:52:04,575][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,575][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-11-06 10:52:04,575][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,575][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-11-06 10:52:04,575][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,575][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-11-06 10:52:04,576][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-11-06 10:52:04,576][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-11-06 10:52:04,576][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-11-06 10:52:04,576][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-11-06 10:52:04,576][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-11-06 10:52:04,576][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-11-06 10:52:04,576][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-11-06 10:52:04,576][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-11-06 10:52:04,577][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-11-06 10:52:04,579][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-11-06 10:52:04,579][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-11-06 10:52:04,579][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-11-06 10:52:04,580][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-11-06 10:52:04,580][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,580][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-11-06 10:52:04,580][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,580][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-11-06 10:52:04,580][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-11-06 10:52:04,580][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output
[2020-11-06 10:52:04,584][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-11-06 10:52:04,584][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-11-06 10:52:04,584][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.adc_in_snap_ss_bram
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.adc_in_snap_ss_status
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.adc_sample_cnt
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.reg_cntrl
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-11-06 10:52:04,585][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-11-06 10:52:04,585][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-11-06 10:52:04,585][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-11-06 10:52:04,585][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 3
[2020-11-06 10:52:04,586][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-11-06 10:52:04,586][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-11-06 10:52:04,586][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-11-06 10:52:04,586][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,587][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,587][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-11-06 10:52:04,587][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,587][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,587][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-11-06 10:52:04,587][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,588][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,588][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-11-06 10:52:04,588][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,588][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2020-11-06 10:52:04,588][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v0
[2020-11-06 10:52:04,588][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2020-11-06 10:52:04,588][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v1
[2020-11-06 10:52:04,588][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_12v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-11-06 10:52:04,588][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,588][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,588][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-11-06 10:52:04,588][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-11-06 10:52:04,589][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1': [], '-1v0_12v1_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,589][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1': [], '-1v0_12v1_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,589][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-11-06 10:52:04,589][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-11-06 10:52:04,589][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2020-11-06 10:52:04,589][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v0
[2020-11-06 10:52:04,590][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  12
[2020-11-06 10:52:04,590][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v1
[2020-11-06 10:52:04,590][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  5
[2020-11-06 10:52:04,590][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v1_5v0
[2020-11-06 10:52:04,590][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  5
[2020-11-06 10:52:04,590][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_12v1_5v1
[2020-11-06 10:52:04,590][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_12v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1': [], '-1v0_12v1_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_12v1_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-11-06 10:52:04,590][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-11-06 10:52:04,590][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,590][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-11-06 10:52:04,591][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,591][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1000
[2020-11-06 10:52:04,591][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,591][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	4096
[2020-11-06 10:52:04,591][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,591][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1020
[2020-11-06 10:52:04,591][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-11-06 10:52:04,591][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	4128
[2020-11-06 10:52:04,591][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-11-06 10:52:04,591][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x1020
[2020-11-06 10:52:04,592][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-11-06 10:52:04,592][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-11-06 10:52:04,592][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-11-06 10:52:04,592][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-11-06 10:52:04,594][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-11-06 10:52:04,594][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram', '0x40000000', 0, 32, 'rw', 'adc_in_snap_ss_bram', 'adc_in_snap_ss_bram_adc_in_snap_ss_bram', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0x40001000', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '4', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0x40001004', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '65536', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0x4000100C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0x40001010', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0x40001014', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.adc_in_snap_ss_ctrl', '0x40001020', 0, 32, 'rw', 'adc_in_snap_ss_ctrl', 'sw_reg_adc_in_snap_ss_ctrl', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.adc_in_snap_ss_status', '0x40001024', 0, 32, 'r', 'adc_in_snap_ss_status', 'sw_reg_adc_in_snap_ss_status', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.adc_sample_cnt', '0x40001028', 0, 32, 'r', 'adc_sample_cnt', 'sw_reg_adc_sample_cnt', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.reg_cntrl', '0x4000102C', 0, 32, 'rw', 'reg_cntrl', 'sw_reg_reg_cntrl', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,594][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram, Changed from: 
[2020-11-06 10:52:04,594][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram, Field: adc_in_snap_ss_bram
[2020-11-06 10:52:04,595][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram
[2020-11-06 10:52:04,595][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-11-06 10:52:04,595][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-11-06 10:52:04,595][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-11-06 10:52:04,595][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,595][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram', '0x40000000', 0, 32, 'rw', 'adc_in_snap_ss_bram', 'adc_in_snap_ss_bram_adc_in_snap_ss_bram', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,595][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-11-06 10:52:04,595][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-11-06 10:52:04,595][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-11-06 10:52:04,595][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-11-06 10:52:04,595][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-11-06 10:52:04,595][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,595][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0x40001000', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '4', 0]
[2020-11-06 10:52:04,595][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-11-06 10:52:04,595][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-11-06 10:52:04,595][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-11-06 10:52:04,595][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-11-06 10:52:04,595][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-11-06 10:52:04,595][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,595][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0x40001004', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '65536', 0]
[2020-11-06 10:52:04,595][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-11-06 10:52:04,595][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-11-06 10:52:04,595][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-11-06 10:52:04,595][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-11-06 10:52:04,595][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-11-06 10:52:04,595][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,595][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0x4000100C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-11-06 10:52:04,596][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-11-06 10:52:04,596][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-11-06 10:52:04,596][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-11-06 10:52:04,596][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-11-06 10:52:04,596][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-11-06 10:52:04,596][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,596][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0x40001010', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,596][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-11-06 10:52:04,596][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl, Changed from: axi4lite_top.sys_block.sys_clkcounter
[2020-11-06 10:52:04,596][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,596][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,596][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,596][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,596][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0x40001014', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,596][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl, Field: adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,596][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.adc_in_snap_ss_status, Changed from: axi4lite_top.sw_reg.adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,596][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_status
[2020-11-06 10:52:04,596][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_status
[2020-11-06 10:52:04,596][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.adc_in_snap_ss_status
[2020-11-06 10:52:04,596][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,596][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.adc_in_snap_ss_ctrl', '0x40001020', 0, 32, 'rw', 'adc_in_snap_ss_ctrl', 'sw_reg_adc_in_snap_ss_ctrl', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,596][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.adc_in_snap_ss_status, Field: adc_in_snap_ss_status
[2020-11-06 10:52:04,596][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.adc_sample_cnt, Changed from: axi4lite_top.sw_reg.adc_in_snap_ss_status
[2020-11-06 10:52:04,596][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.adc_sample_cnt
[2020-11-06 10:52:04,596][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.adc_sample_cnt
[2020-11-06 10:52:04,596][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.adc_sample_cnt
[2020-11-06 10:52:04,596][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,596][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.adc_in_snap_ss_status', '0x40001024', 0, 32, 'r', 'adc_in_snap_ss_status', 'sw_reg_adc_in_snap_ss_status', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,597][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.adc_sample_cnt, Field: adc_sample_cnt
[2020-11-06 10:52:04,597][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.reg_cntrl, Changed from: axi4lite_top.sw_reg.adc_sample_cnt
[2020-11-06 10:52:04,597][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.reg_cntrl
[2020-11-06 10:52:04,597][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.reg_cntrl
[2020-11-06 10:52:04,597][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.reg_cntrl
[2020-11-06 10:52:04,597][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,597][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.adc_sample_cnt', '0x40001028', 0, 32, 'r', 'adc_sample_cnt', 'sw_reg_adc_sample_cnt', '0xffffffff', '0x0', 0]
[2020-11-06 10:52:04,597][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.reg_cntrl, Field: reg_cntrl
[2020-11-06 10:52:04,597][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sw_reg.reg_cntrl
[2020-11-06 10:52:04,597][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-11-06 10:52:04,597][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.reg_cntrl', '0x4000102C', 0, 32, 'rw', 'reg_cntrl', 'sw_reg_reg_cntrl', '0xffffffff', '0', 0]
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-11-06 10:52:04,597][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram"><tt><a href="#axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram">axi4lite_top.adc_in_snap_ss_bram.adc_in_snap_ss_bram</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40000000</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001000</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001004</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x4000100C</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001010</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001014</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.adc_in_snap_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.adc_in_snap_ss_ctrl">axi4lite_top.sw_reg.adc_in_snap_ss_ctrl</a></tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001020</tt></td>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,598][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.adc_in_snap_ss_status"><tt><a href="#axi4lite_top.sw_reg.adc_in_snap_ss_status">axi4lite_top.sw_reg.adc_in_snap_ss_status</a></tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001024</tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.adc_sample_cnt"><tt><a href="#axi4lite_top.sw_reg.adc_sample_cnt">axi4lite_top.sw_reg.adc_sample_cnt</a></tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x40001028</tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.reg_cntrl"><tt><a href="#axi4lite_top.sw_reg.reg_cntrl">axi4lite_top.sw_reg.reg_cntrl</a></tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0x4000102C</tt></td>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-11-06 10:52:04,599][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-11-06 10:52:04,599][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-11-06 10:52:04,600][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-11-06 10:52:04,600][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-11-06 10:52:04,600][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-11-06 10:52:04,600][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-11-06 10:52:04,600][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-11-06 10:52:04,600][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: tut_adc_dac
[2020-11-06 10:52:04,600][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,600][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-11-06 10:52:04,600][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_adc0_data_i_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,600][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_adc0_data_i_out" is new
[2020-11-06 10:52:04,600][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_adc1_data_q_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,600][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_adc1_data_q_out" is new
[2020-11-06 10:52:04,600][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_adc_data_val_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,600][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_adc_data_val_out" is new
[2020-11-06 10:52:04,600][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,600][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_bram_data_out" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_ctrl_user_data_out" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_reg_cntrl_user_data_out" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_reg_cntrl_user_data_out" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_adc_reset_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_adc_reset_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_bram_addr" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_bram_addr" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_bram_data_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_bram_we" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_bram_we" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_in_snap_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_in_snap_ss_status_user_data_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_adc_sample_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_adc_sample_cnt_user_data_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_dac_dac0_data_i_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_dac_dac0_data_i_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_dac_dac1_data_q_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,601][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_dac_dac1_data_q_in" is new
[2020-11-06 10:52:04,601][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_dac_dac_data_valid_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,602][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_dac_dac_data_valid_in" is new
[2020-11-06 10:52:04,602][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_dac_dac_reset_in" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,602][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_dac_dac_reset_in" is new
[2020-11-06 10:52:04,602][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_adc_data_channel_1_gateway" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,602][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_adc_data_channel_1_gateway" is new
[2020-11-06 10:52:04,602][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_adc_data_valid_gateway" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,602][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_adc_data_valid_gateway" is new
[2020-11-06 10:52:04,602][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_led_gateway" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,602][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_led_gateway" is new
[2020-11-06 10:52:04,602][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-11-06 10:52:04,603][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-11-06 10:52:04,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_gpio_adc_data_channel_1
[2020-11-06 10:52:04,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal tut_adc_dac_gpio_adc_data_channel_1_gateway to top
[2020-11-06 10:52:04,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_gpio_adc_data_channel_1_gateway" is new
[2020-11-06 10:52:04,603][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-11-06 10:52:04,603][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_adc_data_channel_1_ext" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,603][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_adc_data_channel_1_ext" is new
[2020-11-06 10:52:04,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_gpio_adc_data_valid
[2020-11-06 10:52:04,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal tut_adc_dac_gpio_adc_data_valid_gateway to top
[2020-11-06 10:52:04,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_gpio_adc_data_valid_gateway" is new
[2020-11-06 10:52:04,603][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-11-06 10:52:04,603][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_adc_data_valid_ext" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,603][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_adc_data_valid_ext" is new
[2020-11-06 10:52:04,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_gpio_led
[2020-11-06 10:52:04,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal tut_adc_dac_gpio_led_gateway to top
[2020-11-06 10:52:04,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_gpio_led_gateway" is new
[2020-11-06 10:52:04,603][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-11-06 10:52:04,603][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "tut_adc_dac_gpio_led_ext" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,604][verilog.py:953][add_port][DEBUG][MainThread]:   Port "tut_adc_dac_gpio_led_ext" is new
[2020-11-06 10:52:04,604][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for red_pitaya_inst
[2020-11-06 10:52:04,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-11-06 10:52:04,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-11-06 10:52:04,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-11-06 10:52:04,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-11-06 10:52:04,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-11-06 10:52:04,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-11-06 10:52:04,604][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrp to top
[2020-11-06 10:52:04,604][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrp" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,604][verilog.py:953][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrp" is new
[2020-11-06 10:52:04,604][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ddr_vrn to top
[2020-11-06 10:52:04,604][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ddr_vrn" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,604][verilog.py:953][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ddr_vrn" is new
[2020-11-06 10:52:04,604][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_we_n to top
[2020-11-06 10:52:04,604][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_we_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,604][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_we_n" is new
[2020-11-06 10:52:04,604][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_RAS_n to top
[2020-11-06 10:52:04,604][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_RAS_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,604][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_RAS_n" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ODT to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ODT" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_ODT" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_reset_n to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_reset_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_reset_n" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_DQS_p to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_DQS_p" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_DQS_p" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_DQS_n to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_DQS_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_DQS_n" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_DQ to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_DQ" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_DQ" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_DM to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_DM" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_DM" is new
[2020-11-06 10:52:04,605][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_CS_n to top
[2020-11-06 10:52:04,605][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_CS_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,605][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_CS_n" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_CKE to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_CKE" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_CKE" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_Ck_p to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_Ck_p" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_Ck_p" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_Ck_n to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_Ck_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_Ck_n" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_CAS_n to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_CAS_n" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_CAS_n" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_ba to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_ba" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_ba" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DDR_Addr to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DDR_Addr" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,606][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DDR_Addr" is new
[2020-11-06 10:52:04,606][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_porb to top
[2020-11-06 10:52:04,606][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_porb" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,607][verilog.py:953][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_porb" is new
[2020-11-06 10:52:04,607][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_srstb to top
[2020-11-06 10:52:04,607][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_srstb" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,607][verilog.py:953][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_srstb" is new
[2020-11-06 10:52:04,607][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port FIXED_IO_ps_clk to top
[2020-11-06 10:52:04,607][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "FIXED_IO_ps_clk" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,607][verilog.py:953][add_port][DEBUG][MainThread]:   Port "FIXED_IO_ps_clk" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-11-06 10:52:04,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-11-06 10:52:04,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-11-06 10:52:04,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-11-06 10:52:04,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-11-06 10:52:04,609][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for red_pitaya_infr_inst
[2020-11-06 10:52:04,609][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk_in to top
[2020-11-06 10:52:04,609][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ADC_CLK_IN_P" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,609][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ADC_CLK_IN_P" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dsp_rst as signal sys_rst to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk_125 as signal adc_clk to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "adc_clk" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk_p90 as signal adc_clk90 to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "adc_clk90" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk_p180 as signal adc_clk180 to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "adc_clk180" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_clk_p270 as signal adc_clk270 to top
[2020-11-06 10:52:04,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "adc_clk270" is new
[2020-11-06 10:52:04,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port adc_rst as signal adc_rst to top
[2020-11-06 10:52:04,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "adc_rst" is new
[2020-11-06 10:52:04,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac_clk_250 as signal dac_clk to top
[2020-11-06 10:52:04,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "dac_clk" is new
[2020-11-06 10:52:04,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac_clk_250_p315 as signal dac_clk_p to top
[2020-11-06 10:52:04,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "dac_clk_p" is new
[2020-11-06 10:52:04,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dac_rst as signal dac_rst  to top
[2020-11-06 10:52:04,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "dac_rst" is new
[2020-11-06 10:52:04,610][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_adc
[2020-11-06 10:52:04,610][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC_DATA_IN1 to top
[2020-11-06 10:52:04,610][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ADC_DATA_IN1" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,610][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ADC_DATA_IN1" is new
[2020-11-06 10:52:04,610][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC_DATA_IN2 to top
[2020-11-06 10:52:04,610][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ADC_DATA_IN2" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,610][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ADC_DATA_IN2" is new
[2020-11-06 10:52:04,610][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC_CLK_STB_OUT to top
[2020-11-06 10:52:04,610][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ADC_CLK_STB_OUT" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,610][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ADC_CLK_STB_OUT" is new
[2020-11-06 10:52:04,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC_RST_IN as signal tut_adc_dac_adc_adc_reset_in to top
[2020-11-06 10:52:04,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_adc_reset_in" is new
[2020-11-06 10:52:04,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC_DATA_VAL_OUT as signal tut_adc_dac_adc_adc_data_val_out to top
[2020-11-06 10:52:04,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_adc_data_val_out" is new
[2020-11-06 10:52:04,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC0_DATA_I_OUT as signal tut_adc_dac_adc_adc0_data_i_out to top
[2020-11-06 10:52:04,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_adc0_data_i_out" is new
[2020-11-06 10:52:04,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADC1_DATA_Q_OUT as signal tut_adc_dac_adc_adc1_data_q_out to top
[2020-11-06 10:52:04,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_adc1_data_q_out" is new
[2020-11-06 10:52:04,611][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_dac
[2020-11-06 10:52:04,611][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_DATA_OUT to top
[2020-11-06 10:52:04,611][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DAC_DATA_OUT" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,611][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DAC_DATA_OUT" is new
[2020-11-06 10:52:04,611][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_IQWRT to top
[2020-11-06 10:52:04,611][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DAC_IQWRT" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,611][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DAC_IQWRT" is new
[2020-11-06 10:52:04,611][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_IQSEL to top
[2020-11-06 10:52:04,611][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DAC_IQSEL" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,611][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DAC_IQSEL" is new
[2020-11-06 10:52:04,611][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_IQCLK to top
[2020-11-06 10:52:04,611][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DAC_IQCLK" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,611][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DAC_IQCLK" is new
[2020-11-06 10:52:04,611][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_IQRESET to top
[2020-11-06 10:52:04,611][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "DAC_IQRESET" (parent sig: False, parent port: False)
[2020-11-06 10:52:04,612][verilog.py:953][add_port][DEBUG][MainThread]:   Port "DAC_IQRESET" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_RST_IN as signal tut_adc_dac_dac_dac_reset_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_dac_dac_reset_in" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC_DATA_VAL_IN as signal tut_adc_dac_dac_dac_data_valid_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_dac_dac_data_valid_in" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC0_DATA_I_IN as signal tut_adc_dac_dac_dac0_data_i_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_dac_dac0_data_i_in" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAC1_DATA_Q_IN as signal tut_adc_dac_dac_dac1_data_q_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_dac_dac1_data_q_in" is new
[2020-11-06 10:52:04,612][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal tut_adc_dac_adc_in_snap_ss_ctrl_out to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_ctrl_out" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal tut_adc_dac_adc_in_snap_ss_ctrl_user_data_out to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_ctrl_user_data_out" is new
[2020-11-06 10:52:04,612][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_adc_in_snap_ss_status
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal tut_adc_dac_adc_in_snap_ss_status_user_data_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_status_user_data_in" is new
[2020-11-06 10:52:04,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal tut_adc_dac_adc_in_snap_ss_status_in to top
[2020-11-06 10:52:04,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_status_in" is new
[2020-11-06 10:52:04,612][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_adc_sample_cnt
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal tut_adc_dac_adc_sample_cnt_user_data_in to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_sample_cnt_user_data_in" is new
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal tut_adc_dac_adc_sample_cnt_in to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_sample_cnt_in" is new
[2020-11-06 10:52:04,613][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_reg_cntrl
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal tut_adc_dac_reg_cntrl_out to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_reg_cntrl_out" is new
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal tut_adc_dac_reg_cntrl_user_data_out to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_reg_cntrl_user_data_out" is new
[2020-11-06 10:52:04,613][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-11-06 10:52:04,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal tut_adc_dac_sys_clkcounter_we to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_clkcounter_we" is new
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal tut_adc_dac_sys_clkcounter_in to top
[2020-11-06 10:52:04,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_clkcounter_in" is new
[2020-11-06 10:52:04,613][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-11-06 10:52:04,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-11-06 10:52:04,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-11-06 10:52:04,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_adc_in_snap_ss_bram_adc_in_snap_ss_bram_add as signal tut_adc_dac_adc_in_snap_ss_bram_addr to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_bram_addr" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_adc_in_snap_ss_bram_adc_in_snap_ss_bram_data_in as signal tut_adc_dac_adc_in_snap_ss_bram_data_in to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_bram_data_in" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_adc_in_snap_ss_bram_adc_in_snap_ss_bram_data_out as signal tut_adc_dac_adc_in_snap_ss_bram_data_out to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_bram_data_out" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_adc_in_snap_ss_bram_adc_in_snap_ss_bram_we as signal tut_adc_dac_adc_in_snap_ss_bram_we to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_bram_we" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal tut_adc_dac_sys_board_id_in to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_board_id_in" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal tut_adc_dac_sys_board_id_in_we to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_board_id_in_we" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal tut_adc_dac_sys_rev_in to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_rev_in" is new
[2020-11-06 10:52:04,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal tut_adc_dac_sys_rev_in_we to top
[2020-11-06 10:52:04,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_rev_in_we" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal tut_adc_dac_sys_rev_rcs_in to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_rev_rcs_in" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal tut_adc_dac_sys_rev_rcs_in_we to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_rev_rcs_in_we" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal tut_adc_dac_sys_scratchpad_out to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_scratchpad_out" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal tut_adc_dac_sys_scratchpad_out_we to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_scratchpad_out_we" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal tut_adc_dac_sys_clkcounter_in to top
[2020-11-06 10:52:04,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_clkcounter_in" already exists
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal tut_adc_dac_sys_clkcounter_in_we to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_sys_clkcounter_in_we" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_in_snap_ss_ctrl_out as signal tut_adc_dac_adc_in_snap_ss_ctrl_out to top
[2020-11-06 10:52:04,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_ctrl_out" already exists
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_in_snap_ss_ctrl_out_we as signal tut_adc_dac_adc_in_snap_ss_ctrl_out_we to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_ctrl_out_we" is new
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_in_snap_ss_status_in as signal tut_adc_dac_adc_in_snap_ss_status_in to top
[2020-11-06 10:52:04,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_status_in" already exists
[2020-11-06 10:52:04,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_in_snap_ss_status_in_we as signal tut_adc_dac_adc_in_snap_ss_status_in_we to top
[2020-11-06 10:52:04,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_in_snap_ss_status_in_we" is new
[2020-11-06 10:52:04,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_sample_cnt_in as signal tut_adc_dac_adc_sample_cnt_in to top
[2020-11-06 10:52:04,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_sample_cnt_in" already exists
[2020-11-06 10:52:04,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_adc_sample_cnt_in_we as signal tut_adc_dac_adc_sample_cnt_in_we to top
[2020-11-06 10:52:04,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_adc_sample_cnt_in_we" is new
[2020-11-06 10:52:04,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_reg_cntrl_out as signal tut_adc_dac_reg_cntrl_out to top
[2020-11-06 10:52:04,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_reg_cntrl_out" already exists
[2020-11-06 10:52:04,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_reg_cntrl_out_we as signal tut_adc_dac_reg_cntrl_out_we to top
[2020-11-06 10:52:04,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tut_adc_dac_reg_cntrl_out_we" is new
[2020-11-06 10:52:04,616][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tut_adc_dac_inst
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port tut_adc_dac_gpio_adc_data_channel_1_ext
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port tut_adc_dac_gpio_adc_data_valid_ext
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port tut_adc_dac_gpio_led_ext
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ADC_CLK_IN_P
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_Addr
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_CAS_n
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_CKE
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_CS_n
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_Ck_n
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_Ck_p
[2020-11-06 10:52:04,616][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_DM
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_DQ
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_DQS_n
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_DQS_p
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_ODT
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_RAS_n
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_ba
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_reset_n
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DDR_we_n
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrn
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ddr_vrp
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_clk
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_porb
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port FIXED_IO_ps_srstb
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ADC_DATA_IN1
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ADC_DATA_IN2
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ADC_CLK_STB_OUT
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DAC_DATA_OUT
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DAC_IQCLK
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DAC_IQRESET
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DAC_IQSEL
[2020-11-06 10:52:04,617][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port DAC_IQWRT
[2020-11-06 10:52:04,617][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 33 n_ports: 32
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_gpio_adc_data_channel_1_gateway
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_gpio_adc_data_valid_gateway
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_gpio_led_gateway
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-11-06 10:52:04,618][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk180
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk270
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_clk90
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal adc_rst
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal dac_clk
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal dac_clk_p
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal dac_rst
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_adc0_data_i_out
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_adc1_data_q_out
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_adc_data_val_out
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_adc_reset_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_dac_dac0_data_i_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_dac_dac1_data_q_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_dac_dac_data_valid_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_dac_dac_reset_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_ctrl_out
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_ctrl_user_data_out
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_status_in
[2020-11-06 10:52:04,619][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_status_user_data_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_sample_cnt_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_sample_cnt_user_data_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_reg_cntrl_out
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_reg_cntrl_user_data_out
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_bram_addr
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_bram_data_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_bram_data_out
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_bram_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_ctrl_out_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_in_snap_ss_status_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_adc_sample_cnt_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_reg_cntrl_out_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_board_id_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_board_id_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_clkcounter_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_clkcounter_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_clkcounter_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_rev_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_rev_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_rev_rcs_in
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_rev_rcs_in_we
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_scratchpad_out
[2020-11-06 10:52:04,620][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tut_adc_dac_sys_scratchpad_out_we
[2020-11-06 10:52:04,621][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-11-06 10:52:04,621][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-11-06 10:52:04,621][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-11-06 10:52:04,621][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-11-06 10:52:04,621][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-11-06 10:52:04,621][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-11-06 10:52:04,622][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-11-06 10:52:04,622][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,622][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ADC_DATA_IN1
[2020-11-06 10:52:04,622][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: ADC_DATA_IN1
[2020-11-06 10:52:04,622][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,622][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,622][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,622][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,622][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,622][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ADC_DATA_IN2
[2020-11-06 10:52:04,622][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: ADC_DATA_IN2
[2020-11-06 10:52:04,622][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,622][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,622][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,623][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,623][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,623][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ADC_CLK_STB_OUT
[2020-11-06 10:52:04,623][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: ADC_CLK_STB_OUT
[2020-11-06 10:52:04,623][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,623][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,623][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,623][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,623][constraints.py:262][__init__][DEBUG][MainThread]: New input delay constraint
[2020-11-06 10:52:04,623][constraints.py:263][__init__][DEBUG][MainThread]: clock name: ADC_CLK_IN_P
[2020-11-06 10:52:04,623][constraints.py:264][__init__][DEBUG][MainThread]: constraint type: min
[2020-11-06 10:52:04,623][constraints.py:265][__init__][DEBUG][MainThread]: constraint delay: 3.4
[2020-11-06 10:52:04,623][constraints.py:266][__init__][DEBUG][MainThread]: add delay enabled: True
[2020-11-06 10:52:04,623][constraints.py:267][__init__][DEBUG][MainThread]: port name: ADC_DATA_IN1[*]
[2020-11-06 10:52:04,623][constraints.py:262][__init__][DEBUG][MainThread]: New input delay constraint
[2020-11-06 10:52:04,623][constraints.py:263][__init__][DEBUG][MainThread]: clock name: ADC_CLK_IN_P
[2020-11-06 10:52:04,623][constraints.py:264][__init__][DEBUG][MainThread]: constraint type: max
[2020-11-06 10:52:04,623][constraints.py:265][__init__][DEBUG][MainThread]: constraint delay: 3.4
[2020-11-06 10:52:04,623][constraints.py:266][__init__][DEBUG][MainThread]: add delay enabled: True
[2020-11-06 10:52:04,623][constraints.py:267][__init__][DEBUG][MainThread]: port name: ADC_DATA_IN1[*]
[2020-11-06 10:52:04,623][constraints.py:262][__init__][DEBUG][MainThread]: New input delay constraint
[2020-11-06 10:52:04,623][constraints.py:263][__init__][DEBUG][MainThread]: clock name: ADC_CLK_IN_P
[2020-11-06 10:52:04,623][constraints.py:264][__init__][DEBUG][MainThread]: constraint type: min
[2020-11-06 10:52:04,624][constraints.py:265][__init__][DEBUG][MainThread]: constraint delay: 3.4
[2020-11-06 10:52:04,624][constraints.py:266][__init__][DEBUG][MainThread]: add delay enabled: True
[2020-11-06 10:52:04,624][constraints.py:267][__init__][DEBUG][MainThread]: port name: ADC_DATA_IN2[*]
[2020-11-06 10:52:04,624][constraints.py:262][__init__][DEBUG][MainThread]: New input delay constraint
[2020-11-06 10:52:04,624][constraints.py:263][__init__][DEBUG][MainThread]: clock name: ADC_CLK_IN_P
[2020-11-06 10:52:04,624][constraints.py:264][__init__][DEBUG][MainThread]: constraint type: max
[2020-11-06 10:52:04,624][constraints.py:265][__init__][DEBUG][MainThread]: constraint delay: 3.4
[2020-11-06 10:52:04,624][constraints.py:266][__init__][DEBUG][MainThread]: add delay enabled: True
[2020-11-06 10:52:04,624][constraints.py:267][__init__][DEBUG][MainThread]: port name: ADC_DATA_IN2[*]
[2020-11-06 10:52:04,624][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,624][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DAC_DATA_OUT
[2020-11-06 10:52:04,624][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DAC_DATA_OUT
[2020-11-06 10:52:04,624][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,624][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,624][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,625][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,625][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,625][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DAC_IQWRT
[2020-11-06 10:52:04,625][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DAC_IQWRT
[2020-11-06 10:52:04,625][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,625][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,625][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,625][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,625][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,625][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DAC_IQSEL
[2020-11-06 10:52:04,625][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DAC_IQSEL
[2020-11-06 10:52:04,625][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,625][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,625][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,625][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,626][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,626][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DAC_IQCLK
[2020-11-06 10:52:04,626][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DAC_IQCLK
[2020-11-06 10:52:04,626][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,626][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,626][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,626][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,626][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,626][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DAC_IQRESET
[2020-11-06 10:52:04,626][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DAC_IQRESET
[2020-11-06 10:52:04,626][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,626][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,626][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,627][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,627][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-11-06 10:52:04,627][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
[2020-11-06 10:52:04,627][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1]
[2020-11-06 10:52:04,627][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-11-06 10:52:04,627][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-11-06 10:52:04,627][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1]
[2020-11-06 10:52:04,627][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
[2020-11-06 10:52:04,627][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-11-06 10:52:04,627][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,627][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,627][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {DAC_DATA_OUT[*]}]
[2020-11-06 10:52:04,627][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,627][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,628][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {DAC_IQWRT}]
[2020-11-06 10:52:04,628][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,628][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,628][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {DAC_IQCLK}]
[2020-11-06 10:52:04,628][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,628][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,628][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {DAC_IQRESET}]
[2020-11-06 10:52:04,628][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,628][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,628][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {DAC_IQSEL}]
[2020-11-06 10:52:04,628][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,628][constraints.py:38][__init__][DEBUG][MainThread]:   portname: tut_adc_dac_gpio_adc_data_channel_1_ext
[2020-11-06 10:52:04,628][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: gpio
[2020-11-06 10:52:04,629][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,629][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]
[2020-11-06 10:52:04,629][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,629][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,629][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,629][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,629][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
[2020-11-06 10:52:04,629][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,629][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,629][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,629][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
[2020-11-06 10:52:04,629][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,629][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,630][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,630][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
[2020-11-06 10:52:04,630][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,630][constraints.py:38][__init__][DEBUG][MainThread]:   portname: tut_adc_dac_gpio_adc_data_valid_ext
[2020-11-06 10:52:04,630][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: gpio
[2020-11-06 10:52:04,630][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-11-06 10:52:04,630][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [10]
[2020-11-06 10:52:04,630][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,630][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,630][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,630][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,630][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
[2020-11-06 10:52:04,630][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,631][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,631][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,631][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
[2020-11-06 10:52:04,631][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,631][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,631][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,631][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
[2020-11-06 10:52:04,631][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,631][constraints.py:38][__init__][DEBUG][MainThread]:   portname: tut_adc_dac_gpio_led_ext
[2020-11-06 10:52:04,631][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-11-06 10:52:04,631][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-11-06 10:52:04,631][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,631][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,632][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,632][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,632][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,632][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_led_ext[*]}]
[2020-11-06 10:52:04,632][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,632][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-11-06 10:52:04,632][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,632][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_led_ext[*]}]
[2020-11-06 10:52:04,632][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-11-06 10:52:04,632][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-11-06 10:52:04,632][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-11-06 10:52:04,632][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {tut_adc_dac_gpio_led_ext[*]}]
[2020-11-06 10:52:04,632][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,633][constraints.py:38][__init__][DEBUG][MainThread]:   portname: FIXED_IO_ddr_vrp
[2020-11-06 10:52:04,633][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: FIXED_IO_ddr_vrp
[2020-11-06 10:52:04,633][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,633][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,633][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,633][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,633][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,633][constraints.py:38][__init__][DEBUG][MainThread]:   portname: FIXED_IO_ddr_vrn
[2020-11-06 10:52:04,633][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: FIXED_IO_ddr_vrn
[2020-11-06 10:52:04,633][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,633][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,633][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,633][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,633][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,634][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_we_n
[2020-11-06 10:52:04,634][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_we_n
[2020-11-06 10:52:04,634][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,634][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,634][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,634][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,634][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,634][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_RAS_n
[2020-11-06 10:52:04,634][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_RAS_n
[2020-11-06 10:52:04,634][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,634][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,634][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,634][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,634][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,634][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_ODT
[2020-11-06 10:52:04,635][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_ODT
[2020-11-06 10:52:04,635][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,635][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,635][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,635][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,635][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,635][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_reset_n
[2020-11-06 10:52:04,635][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_reset_n
[2020-11-06 10:52:04,635][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,635][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,635][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,635][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,635][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,635][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_DQS_p
[2020-11-06 10:52:04,635][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_DQS_p
[2020-11-06 10:52:04,635][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,635][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,636][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,636][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,636][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,636][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_DQS_n
[2020-11-06 10:52:04,636][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_DQS_n
[2020-11-06 10:52:04,636][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,636][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,636][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,636][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,636][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,636][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_DQ
[2020-11-06 10:52:04,636][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_DQ
[2020-11-06 10:52:04,636][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
[2020-11-06 10:52:04,636][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]
[2020-11-06 10:52:04,636][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,636][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,636][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,636][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_DM
[2020-11-06 10:52:04,636][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_DM
[2020-11-06 10:52:04,636][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,636][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3]
[2020-11-06 10:52:04,636][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,636][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,637][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,637][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_CS_n
[2020-11-06 10:52:04,637][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_CS_n
[2020-11-06 10:52:04,637][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,637][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,637][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,637][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,637][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,637][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_CKE
[2020-11-06 10:52:04,637][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_CKE
[2020-11-06 10:52:04,637][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,637][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,637][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,637][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,637][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,637][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_Ck_p
[2020-11-06 10:52:04,637][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_Ck_p
[2020-11-06 10:52:04,637][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,637][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,637][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,637][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,637][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,637][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_Ck_n
[2020-11-06 10:52:04,637][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_Ck_n
[2020-11-06 10:52:04,637][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,638][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,638][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,638][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,638][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,638][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_CAS_n
[2020-11-06 10:52:04,638][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_CAS_n
[2020-11-06 10:52:04,638][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,638][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,638][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,638][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,638][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,638][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_ba
[2020-11-06 10:52:04,638][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_ba
[2020-11-06 10:52:04,638][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2]
[2020-11-06 10:52:04,638][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2]
[2020-11-06 10:52:04,638][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,638][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,638][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,638][constraints.py:38][__init__][DEBUG][MainThread]:   portname: DDR_Addr
[2020-11-06 10:52:04,638][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: DDR_Addr
[2020-11-06 10:52:04,638][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]
[2020-11-06 10:52:04,638][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14]
[2020-11-06 10:52:04,638][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,638][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,639][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,639][constraints.py:38][__init__][DEBUG][MainThread]:   portname: FIXED_IO_ps_porb
[2020-11-06 10:52:04,639][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: FIXED_IO_ps_porb
[2020-11-06 10:52:04,639][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,639][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,639][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,639][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,639][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,639][constraints.py:38][__init__][DEBUG][MainThread]:   portname: FIXED_IO_ps_srstb
[2020-11-06 10:52:04,639][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: FIXED_IO_ps_srstb
[2020-11-06 10:52:04,639][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,639][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,639][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,639][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,639][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,639][constraints.py:38][__init__][DEBUG][MainThread]:   portname: FIXED_IO_ps_clk
[2020-11-06 10:52:04,639][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: FIXED_IO_ps_clk
[2020-11-06 10:52:04,639][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,639][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,639][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,639][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,639][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-11-06 10:52:04,639][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ADC_CLK_IN_P
[2020-11-06 10:52:04,639][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: ADC_CLK_IN_P
[2020-11-06 10:52:04,639][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-11-06 10:52:04,640][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-11-06 10:52:04,640][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-11-06 10:52:04,640][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-11-06 10:52:04,640][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-11-06 10:52:04,640][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ADC_CLK_IN_P
[2020-11-06 10:52:04,640][constraints.py:137][__init__][DEBUG][MainThread]: name: ADC_CLK_IN_P
[2020-11-06 10:52:04,640][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-11-06 10:52:04,640][constraints.py:139][__init__][DEBUG][MainThread]: period: 8.0
[2020-11-06 10:52:04,640][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-11-06 10:52:04,640][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-11-06 10:52:04,640][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 4.0
[2020-11-06 10:52:04,640][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-11-06 10:52:04,640][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-11-06 10:52:04,640][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
[2020-11-06 10:52:04,640][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins red_pitaya_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
[2020-11-06 10:52:04,640][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-11-06 10:52:04,640][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-11-06 10:52:04,640][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins red_pitaya_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]
[2020-11-06 10:52:04,640][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]
[2020-11-06 10:52:04,640][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-11-06 10:52:04,640][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-11-06 10:52:04,640][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ADC_DATA_IN1 on ADC_DATA_IN1 
[2020-11-06 10:52:04,640][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 W14
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 Y14
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 W13
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 V12
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 V13
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 T14
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 T15
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 V15
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 T16
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN1 V16
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN1 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ADC_DATA_IN2 on ADC_DATA_IN2 
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 R19
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,641][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 T20
[2020-11-06 10:52:04,641][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 T19
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 U20
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 V20
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 W20
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 W19
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 Y19
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 W18
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_DATA_IN2 Y18
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_DATA_IN2 LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ADC_CLK_STB_OUT on ADC_CLK_STB_OUT 
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_CLK_STB_OUT V18
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_CLK_STB_OUT LVCMOS18
[2020-11-06 10:52:04,642][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DAC_DATA_OUT on DAC_DATA_OUT 
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT K19
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,642][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT J19
[2020-11-06 10:52:04,642][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT J20
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT H20
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT G19
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT G20
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT F19
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT F20
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT D20
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_DATA_OUT D19
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_DATA_OUT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DAC_IQWRT on DAC_IQWRT 
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_IQWRT M17
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_IQWRT LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DAC_IQSEL on DAC_IQSEL 
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_IQSEL N16
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_IQSEL LVCMOS33
[2020-11-06 10:52:04,643][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DAC_IQCLK on DAC_IQCLK 
[2020-11-06 10:52:04,643][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_IQCLK M18
[2020-11-06 10:52:04,643][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_IQCLK LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DAC_IQRESET on DAC_IQRESET 
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DAC_IQRESET N15
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DAC_IQRESET LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port tut_adc_dac_gpio_adc_data_channel_1_ext on gpio 
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext G17
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext G18
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext H16
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext H17
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext J18
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext H18
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext K17
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext K18
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext L14
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,644][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_channel_1_ext L15
[2020-11-06 10:52:04,644][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_channel_1_ext LVCMOS33
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port tut_adc_dac_gpio_adc_data_valid_ext on gpio 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_adc_data_valid_ext L16
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_adc_data_valid_ext LVCMOS33
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port tut_adc_dac_gpio_led_ext on led 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: tut_adc_dac_gpio_led_ext F16
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: tut_adc_dac_gpio_led_ext LVCMOS33
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port FIXED_IO_ddr_vrp on FIXED_IO_ddr_vrp 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: FIXED_IO_ddr_vrp H5
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: FIXED_IO_ddr_vrp SSTL15_T_DCI
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port FIXED_IO_ddr_vrn on FIXED_IO_ddr_vrn 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: FIXED_IO_ddr_vrn G5
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: FIXED_IO_ddr_vrn SSTL15_T_DCI
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_we_n on DDR_we_n 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_we_n M5
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_we_n SSTL15
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_RAS_n on DDR_RAS_n 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_RAS_n P4
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_RAS_n SSTL15
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_ODT on DDR_ODT 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_ODT N5
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_ODT SSTL15
[2020-11-06 10:52:04,645][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_reset_n on DDR_reset_n 
[2020-11-06 10:52:04,645][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_reset_n B4
[2020-11-06 10:52:04,645][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_reset_n SSTL15
[2020-11-06 10:52:04,646][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_DQS_p on DDR_DQS_p 
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_p C2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_p G2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_p R2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_p W5
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_p DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_DQS_n on DDR_DQS_n 
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_n B2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_n F2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_n T2
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQS_n W4
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQS_n DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_DQ on DDR_DQ 
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ C3
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ B3
[2020-11-06 10:52:04,646][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,646][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ A2
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ A4
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ D3
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ D1
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ C1
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ E1
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ E2
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ E3
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ G3
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ H3
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ J3
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ H2
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,647][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ H1
[2020-11-06 10:52:04,647][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ J1
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ P1
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ P3
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ R3
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ R1
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ T4
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ U4
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ U2
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ U3
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ V1
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ Y3
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,648][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ W1
[2020-11-06 10:52:04,648][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ Y4
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ Y2
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ W3
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ V2
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DQ V3
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DQ SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_DM on DDR_DM 
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DM A1
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DM F1
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DM T1
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_DM Y1
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_DM DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,649][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_CS_n on DDR_CS_n 
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_CS_n N1
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_CS_n SSTL15
[2020-11-06 10:52:04,649][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_CKE on DDR_CKE 
[2020-11-06 10:52:04,649][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_CKE N3
[2020-11-06 10:52:04,649][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_CKE SSTL15
[2020-11-06 10:52:04,650][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_Ck_p on DDR_Ck_p 
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Ck_p L2
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Ck_p SSTL15
[2020-11-06 10:52:04,650][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_Ck_n on DDR_Ck_n 
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Ck_n M2
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Ck_n SSTL15
[2020-11-06 10:52:04,650][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_CAS_n on DDR_CAS_n 
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_CAS_n P5
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_CAS_n SSTL15
[2020-11-06 10:52:04,650][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_ba on DDR_ba 
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_ba L5
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_ba DIFF_SSTL15
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_ba R4
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_ba DIFF_SSTL15
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_ba J5
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_ba DIFF_SSTL15
[2020-11-06 10:52:04,650][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port DDR_Addr on DDR_Addr 
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr N2
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr K2
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr M3
[2020-11-06 10:52:04,650][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,650][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr K3
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr M4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr L1
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr L4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr K4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr K1
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr J4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr F5
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr G4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr E4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr D4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: DDR_Addr F4
[2020-11-06 10:52:04,651][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: DDR_Addr SSTL15
[2020-11-06 10:52:04,651][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port FIXED_IO_ps_porb on FIXED_IO_ps_porb 
[2020-11-06 10:52:04,651][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: FIXED_IO_ps_porb C7
[2020-11-06 10:52:04,652][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: FIXED_IO_ps_porb LVCMOS33
[2020-11-06 10:52:04,652][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port FIXED_IO_ps_srstb on FIXED_IO_ps_srstb 
[2020-11-06 10:52:04,652][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: FIXED_IO_ps_srstb B10
[2020-11-06 10:52:04,652][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: FIXED_IO_ps_srstb LVCMOS33
[2020-11-06 10:52:04,652][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port FIXED_IO_ps_clk on FIXED_IO_ps_clk 
[2020-11-06 10:52:04,652][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: FIXED_IO_ps_clk E7
[2020-11-06 10:52:04,652][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: FIXED_IO_ps_clk LVCMOS33
[2020-11-06 10:52:04,652][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ADC_CLK_IN_P on ADC_CLK_IN_P 
[2020-11-06 10:52:04,652][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ADC_CLK_IN_P U18
[2020-11-06 10:52:04,652][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ADC_CLK_IN_P LVCMOS18
[2020-11-06 10:52:04,652][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.tab
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for adc_in_snap_ss_bram
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for adc_in_snap_ss_status
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for adc_sample_cnt
[2020-11-06 10:52:04,652][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for reg_cntrl
[2020-11-06 10:52:04,652][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.tab
[2020-11-06 10:52:04,652][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.jam.tab
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for adc_in_snap_ss_bram
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for adc_in_snap_ss_ctrl
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for adc_in_snap_ss_status
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for adc_sample_cnt
[2020-11-06 10:52:04,653][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for reg_cntrl
[2020-11-06 10:52:04,653][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya/core_info.jam.tab
[2020-11-06 10:52:04,714][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-11-06 10:52:04,714][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-11-06 10:52:04,759][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-11-06 10:52:04,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/myproj -part xc7z010clg400-1
[2020-11-06 10:52:04,760][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/top.v
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/top.v
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/adc_data_fifo/adc_data_fifo.xci
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_dac/red_pitaya_dac.v
[2020-11-06 10:52:04,849][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_dac/red_pitaya_dac.v
[2020-11-06 10:52:04,849][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_dac/dac_data_fifo/dac_data_fifo.xci
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/red_pitaya_dac/dac_data_fifo/dac_data_fifo.xci
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/imports/sysgen
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/imports/sysgen
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i2/tut_adc_dac_c_counter_binary_v12_0_i2.xci
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i2/tut_adc_dac_c_counter_binary_v12_0_i2.xci
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i0/tut_adc_dac_c_counter_binary_v12_0_i0.xci
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i0/tut_adc_dac_c_counter_binary_v12_0_i0.xci
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i3/tut_adc_dac_c_counter_binary_v12_0_i3.xci
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i3/tut_adc_dac_c_counter_binary_v12_0_i3.xci
[2020-11-06 10:52:04,850][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i1/tut_adc_dac_c_counter_binary_v12_0_i1.xci
[2020-11-06 10:52:04,850][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/sysgen/hdl_netlist/tut_adc_dac.srcs/sources_1/ip/tut_adc_dac_c_counter_binary_v12_0_i1/tut_adc_dac_c_counter_binary_v12_0_i1.xci
[2020-11-06 10:52:04,850][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ad30>
[2020-11-06 10:52:04,851][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ADC_DATA_IN1 -> ADC_DATA_IN1
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W14
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y14
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W13
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V12
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V13
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T14
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T15
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V15
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T16
[2020-11-06 10:52:04,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V16
[2020-11-06 10:52:04,851][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,851][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,852][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ad68>
[2020-11-06 10:52:04,852][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ADC_DATA_IN2 -> ADC_DATA_IN2
[2020-11-06 10:52:04,852][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,852][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R19
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T20
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T19
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U20
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V20
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W20
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W19
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y19
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W18
[2020-11-06 10:52:04,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y18
[2020-11-06 10:52:04,853][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,853][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,853][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,853][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ada0>
[2020-11-06 10:52:04,854][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ADC_CLK_STB_OUT -> ADC_CLK_STB_OUT
[2020-11-06 10:52:04,854][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,854][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V18
[2020-11-06 10:52:04,854][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,854][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4add8>
[2020-11-06 10:52:04,855][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DAC_DATA_OUT -> DAC_DATA_OUT
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K19
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J19
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J20
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H20
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G19
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G20
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F19
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F20
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D20
[2020-11-06 10:52:04,855][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,855][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D19
[2020-11-06 10:52:04,855][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,855][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,856][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,856][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,857][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,857][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,857][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ae10>
[2020-11-06 10:52:04,857][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DAC_IQWRT -> DAC_IQWRT
[2020-11-06 10:52:04,857][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,857][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M17
[2020-11-06 10:52:04,857][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,857][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,857][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ae48>
[2020-11-06 10:52:04,858][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DAC_IQSEL -> DAC_IQSEL
[2020-11-06 10:52:04,858][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,858][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N16
[2020-11-06 10:52:04,858][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,858][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,858][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4ae80>
[2020-11-06 10:52:04,858][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DAC_IQCLK -> DAC_IQCLK
[2020-11-06 10:52:04,858][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,858][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M18
[2020-11-06 10:52:04,858][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,858][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,858][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4aeb8>
[2020-11-06 10:52:04,859][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DAC_IQRESET -> DAC_IQRESET
[2020-11-06 10:52:04,859][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,859][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N15
[2020-11-06 10:52:04,859][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,859][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,859][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4aef0>
[2020-11-06 10:52:04,859][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: tut_adc_dac_gpio_adc_data_channel_1_ext -> gpio
[2020-11-06 10:52:04,859][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,859][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G17
[2020-11-06 10:52:04,859][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,859][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G18
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H16
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H17
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J18
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H18
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K17
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,860][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K18
[2020-11-06 10:52:04,860][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,861][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L14
[2020-11-06 10:52:04,861][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,861][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L15
[2020-11-06 10:52:04,861][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,861][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,861][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,861][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,861][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,861][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,861][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,861][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,861][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,861][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,862][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4af28>
[2020-11-06 10:52:04,862][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: tut_adc_dac_gpio_adc_data_valid_ext -> gpio
[2020-11-06 10:52:04,862][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,862][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L16
[2020-11-06 10:52:04,862][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,862][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,863][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4af60>
[2020-11-06 10:52:04,863][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: tut_adc_dac_gpio_led_ext -> led
[2020-11-06 10:52:04,863][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,863][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F16
[2020-11-06 10:52:04,863][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,863][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,863][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4af98>
[2020-11-06 10:52:04,863][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: FIXED_IO_ddr_vrp -> FIXED_IO_ddr_vrp
[2020-11-06 10:52:04,863][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,863][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H5
[2020-11-06 10:52:04,863][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,863][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,863][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73d4afd0>
[2020-11-06 10:52:04,863][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: FIXED_IO_ddr_vrn -> FIXED_IO_ddr_vrn
[2020-11-06 10:52:04,864][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,864][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G5
[2020-11-06 10:52:04,864][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,864][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,864][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4048>
[2020-11-06 10:52:04,864][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_we_n -> DDR_we_n
[2020-11-06 10:52:04,864][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,864][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M5
[2020-11-06 10:52:04,864][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,864][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,864][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4080>
[2020-11-06 10:52:04,865][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_RAS_n -> DDR_RAS_n
[2020-11-06 10:52:04,865][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,865][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at P4
[2020-11-06 10:52:04,865][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,865][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,865][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd40b8>
[2020-11-06 10:52:04,865][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_ODT -> DDR_ODT
[2020-11-06 10:52:04,865][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,865][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N5
[2020-11-06 10:52:04,865][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,866][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,866][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd40f0>
[2020-11-06 10:52:04,866][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_reset_n -> DDR_reset_n
[2020-11-06 10:52:04,866][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,866][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B4
[2020-11-06 10:52:04,866][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,866][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,866][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4128>
[2020-11-06 10:52:04,866][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_DQS_p -> DDR_DQS_p
[2020-11-06 10:52:04,866][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,866][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C2
[2020-11-06 10:52:04,866][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,867][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G2
[2020-11-06 10:52:04,867][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,867][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R2
[2020-11-06 10:52:04,867][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,867][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W5
[2020-11-06 10:52:04,867][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,867][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,867][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,867][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,867][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,867][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,867][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,867][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,867][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4160>
[2020-11-06 10:52:04,868][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_DQS_n -> DDR_DQS_n
[2020-11-06 10:52:04,868][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,868][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B2
[2020-11-06 10:52:04,868][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,868][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F2
[2020-11-06 10:52:04,868][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,868][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T2
[2020-11-06 10:52:04,868][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,868][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W4
[2020-11-06 10:52:04,868][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,868][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,868][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,868][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,868][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,868][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,868][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,868][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,868][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4198>
[2020-11-06 10:52:04,868][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_DQ -> DDR_DQ
[2020-11-06 10:52:04,868][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C3
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B3
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A2
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A4
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D3
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D1
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C1
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E1
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,869][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E2
[2020-11-06 10:52:04,869][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 12
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 13
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H2
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 14
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at H1
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 15
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J1
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 16
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at P1
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 17
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at P3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 18
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R3
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 19
[2020-11-06 10:52:04,870][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R1
[2020-11-06 10:52:04,870][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 20
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T4
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 21
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U4
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 22
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U2
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 23
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U3
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 24
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V1
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 25
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y3
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 26
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W1
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 27
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y4
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 28
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y2
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 29
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W3
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 30
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V2
[2020-11-06 10:52:04,871][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 31
[2020-11-06 10:52:04,871][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V3
[2020-11-06 10:52:04,871][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,872][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2020-11-06 10:52:04,872][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 12
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 13
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 14
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 15
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 16
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 17
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 18
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 19
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 20
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 21
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 22
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 23
[2020-11-06 10:52:04,873][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,873][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 24
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 25
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 26
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 27
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 28
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 29
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 30
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 31
[2020-11-06 10:52:04,874][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15_T_DCI
[2020-11-06 10:52:04,874][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd41d0>
[2020-11-06 10:52:04,874][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_DM -> DDR_DM
[2020-11-06 10:52:04,874][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,874][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at A1
[2020-11-06 10:52:04,874][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,874][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F1
[2020-11-06 10:52:04,874][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,874][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T1
[2020-11-06 10:52:04,875][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,875][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y1
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,875][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,875][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,875][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,875][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15_T_DCI
[2020-11-06 10:52:04,875][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4208>
[2020-11-06 10:52:04,875][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_CS_n -> DDR_CS_n
[2020-11-06 10:52:04,875][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,875][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N1
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,875][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,875][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4240>
[2020-11-06 10:52:04,875][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_CKE -> DDR_CKE
[2020-11-06 10:52:04,875][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,875][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N3
[2020-11-06 10:52:04,875][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,876][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4278>
[2020-11-06 10:52:04,876][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_Ck_p -> DDR_Ck_p
[2020-11-06 10:52:04,876][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L2
[2020-11-06 10:52:04,876][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,876][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd42b0>
[2020-11-06 10:52:04,876][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_Ck_n -> DDR_Ck_n
[2020-11-06 10:52:04,876][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M2
[2020-11-06 10:52:04,876][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,876][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd42e8>
[2020-11-06 10:52:04,876][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_CAS_n -> DDR_CAS_n
[2020-11-06 10:52:04,876][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,876][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at P5
[2020-11-06 10:52:04,877][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,877][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,877][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4320>
[2020-11-06 10:52:04,877][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_ba -> DDR_ba
[2020-11-06 10:52:04,877][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,877][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L5
[2020-11-06 10:52:04,877][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,877][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at R4
[2020-11-06 10:52:04,877][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,877][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J5
[2020-11-06 10:52:04,877][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,877][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15
[2020-11-06 10:52:04,877][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,877][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15
[2020-11-06 10:52:04,877][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,877][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: DIFF_SSTL15
[2020-11-06 10:52:04,877][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4358>
[2020-11-06 10:52:04,877][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: DDR_Addr -> DDR_Addr
[2020-11-06 10:52:04,877][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,877][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at N2
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 1
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K2
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 2
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M3
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 3
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K3
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 4
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at M4
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 5
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L1
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 6
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at L4
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 7
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K4
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 8
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at K1
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 9
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at J4
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 10
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F5
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 11
[2020-11-06 10:52:04,878][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at G4
[2020-11-06 10:52:04,878][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 12
[2020-11-06 10:52:04,879][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E4
[2020-11-06 10:52:04,879][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 13
[2020-11-06 10:52:04,879][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at D4
[2020-11-06 10:52:04,879][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 14
[2020-11-06 10:52:04,879][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at F4
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 1
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 2
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 3
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 4
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 5
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 6
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 7
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 8
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,879][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 9
[2020-11-06 10:52:04,879][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 10
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 11
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 12
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 13
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 14
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: SSTL15
[2020-11-06 10:52:04,880][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4390>
[2020-11-06 10:52:04,880][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: FIXED_IO_ps_porb -> FIXED_IO_ps_porb
[2020-11-06 10:52:04,880][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,880][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at C7
[2020-11-06 10:52:04,880][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,880][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,880][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd43c8>
[2020-11-06 10:52:04,880][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: FIXED_IO_ps_srstb -> FIXED_IO_ps_srstb
[2020-11-06 10:52:04,880][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,880][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at B10
[2020-11-06 10:52:04,881][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,881][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,881][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4400>
[2020-11-06 10:52:04,881][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: FIXED_IO_ps_clk -> FIXED_IO_ps_clk
[2020-11-06 10:52:04,881][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,881][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at E7
[2020-11-06 10:52:04,881][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,881][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS33
[2020-11-06 10:52:04,881][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f2e73cd4438>
[2020-11-06 10:52:04,881][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ADC_CLK_IN_P -> ADC_CLK_IN_P
[2020-11-06 10:52:04,881][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-11-06 10:52:04,881][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U18
[2020-11-06 10:52:04,881][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-11-06 10:52:04,881][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-11-06 10:52:04,881][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f2e73d4a7b8>
[2020-11-06 10:52:04,881][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-11-06 10:52:04,881][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f2e73d4a7f0>
[2020-11-06 10:52:04,882][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f2e73d4a828>
[2020-11-06 10:52:04,882][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f2e73d4a860>
[2020-11-06 10:52:04,882][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f2e73d4a898>
[2020-11-06 10:52:04,882][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.InDelayConstraint object at 0x7f2e73d4aac8>
[2020-11-06 10:52:04,882][toolflow.py:1880][get_tcl_const][DEBUG][MainThread]: New Input delay constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.InDelayConstraint object at 0x7f2e73d4ab00>
[2020-11-06 10:52:04,882][toolflow.py:1880][get_tcl_const][DEBUG][MainThread]: New Input delay constraint found
[2020-11-06 10:52:04,882][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.InDelayConstraint object at 0x7f2e73d4ab38>
[2020-11-06 10:52:04,882][toolflow.py:1880][get_tcl_const][DEBUG][MainThread]: New Input delay constraint found
[2020-11-06 10:52:04,883][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.InDelayConstraint object at 0x7f2e73d4ab70>
[2020-11-06 10:52:04,883][toolflow.py:1880][get_tcl_const][DEBUG][MainThread]: New Input delay constraint found
[2020-11-06 10:52:04,883][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f2e73d4abe0>
[2020-11-06 10:52:04,883][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-11-06 10:52:04,883][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f2e73d4ac18>
[2020-11-06 10:52:04,883][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-11-06 10:52:04,883][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f2e73d4ac50>
[2020-11-06 10:52:04,883][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-11-06 10:52:04,883][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f2e73d4ac88>
[2020-11-06 10:52:04,883][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-11-06 10:52:04,884][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f2e73d4acc0>
[2020-11-06 10:52:04,884][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-11-06 10:52:04,884][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f2e73d4acf8>
[2020-11-06 10:52:04,884][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-11-06 10:52:04,884][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4a908>
[2020-11-06 10:52:04,884][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,884][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4a940>
[2020-11-06 10:52:04,884][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,885][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4a978>
[2020-11-06 10:52:04,885][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,885][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4a9b0>
[2020-11-06 10:52:04,885][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,885][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4a9e8>
[2020-11-06 10:52:04,885][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,885][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4aa20>
[2020-11-06 10:52:04,885][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,885][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4aa58>
[2020-11-06 10:52:04,885][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,886][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f2e73d4aa90>
[2020-11-06 10:52:04,886][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-11-06 10:52:04,886][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN W14 [get_ports ADC_DATA_IN1[0]]
set_property PACKAGE_PIN Y14 [get_ports ADC_DATA_IN1[1]]
set_property PACKAGE_PIN W13 [get_ports ADC_DATA_IN1[2]]
set_property PACKAGE_PIN V12 [get_ports ADC_DATA_IN1[3]]
set_property PACKAGE_PIN V13 [get_ports ADC_DATA_IN1[4]]
set_property PACKAGE_PIN T14 [get_ports ADC_DATA_IN1[5]]
set_property PACKAGE_PIN T15 [get_ports ADC_DATA_IN1[6]]
set_property PACKAGE_PIN V15 [get_ports ADC_DATA_IN1[7]]
set_property PACKAGE_PIN T16 [get_ports ADC_DATA_IN1[8]]
set_property PACKAGE_PIN V16 [get_ports ADC_DATA_IN1[9]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[0]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[1]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[2]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[3]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[4]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[5]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[6]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[7]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[8]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN1[9]]
set_property PACKAGE_PIN R19 [get_ports ADC_DATA_IN2[0]]
set_property PACKAGE_PIN T20 [get_ports ADC_DATA_IN2[1]]
set_property PACKAGE_PIN T19 [get_ports ADC_DATA_IN2[2]]
set_property PACKAGE_PIN U20 [get_ports ADC_DATA_IN2[3]]
set_property PACKAGE_PIN V20 [get_ports ADC_DATA_IN2[4]]
set_property PACKAGE_PIN W20 [get_ports ADC_DATA_IN2[5]]
set_property PACKAGE_PIN W19 [get_ports ADC_DATA_IN2[6]]
set_property PACKAGE_PIN Y19 [get_ports ADC_DATA_IN2[7]]
set_property PACKAGE_PIN W18 [get_ports ADC_DATA_IN2[8]]
set_property PACKAGE_PIN Y18 [get_ports ADC_DATA_IN2[9]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[0]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[1]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[2]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[3]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[4]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[5]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[6]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[7]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[8]]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_DATA_IN2[9]]
set_property PACKAGE_PIN V18 [get_ports ADC_CLK_STB_OUT]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CLK_STB_OUT]
set_property PACKAGE_PIN K19 [get_ports DAC_DATA_OUT[0]]
set_property PACKAGE_PIN J19 [get_ports DAC_DATA_OUT[1]]
set_property PACKAGE_PIN J20 [get_ports DAC_DATA_OUT[2]]
set_property PACKAGE_PIN H20 [get_ports DAC_DATA_OUT[3]]
set_property PACKAGE_PIN G19 [get_ports DAC_DATA_OUT[4]]
set_property PACKAGE_PIN G20 [get_ports DAC_DATA_OUT[5]]
set_property PACKAGE_PIN F19 [get_ports DAC_DATA_OUT[6]]
set_property PACKAGE_PIN F20 [get_ports DAC_DATA_OUT[7]]
set_property PACKAGE_PIN D20 [get_ports DAC_DATA_OUT[8]]
set_property PACKAGE_PIN D19 [get_ports DAC_DATA_OUT[9]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[0]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[1]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[2]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[3]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[4]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[5]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[6]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[7]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[8]]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_DATA_OUT[9]]
set_property PACKAGE_PIN M17 [get_ports DAC_IQWRT]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_IQWRT]
set_property PACKAGE_PIN N16 [get_ports DAC_IQSEL]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_IQSEL]
set_property PACKAGE_PIN M18 [get_ports DAC_IQCLK]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_IQCLK]
set_property PACKAGE_PIN N15 [get_ports DAC_IQRESET]
set_property IOSTANDARD LVCMOS33 [get_ports DAC_IQRESET]
set_property PACKAGE_PIN G17 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[0]]
set_property PACKAGE_PIN G18 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[1]]
set_property PACKAGE_PIN H16 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[2]]
set_property PACKAGE_PIN H17 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[3]]
set_property PACKAGE_PIN J18 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[4]]
set_property PACKAGE_PIN H18 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[5]]
set_property PACKAGE_PIN K17 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[6]]
set_property PACKAGE_PIN K18 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[7]]
set_property PACKAGE_PIN L14 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[8]]
set_property PACKAGE_PIN L15 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[9]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[1]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[2]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[3]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[4]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[5]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[6]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[7]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[8]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_channel_1_ext[9]]
set_property PACKAGE_PIN L16 [get_ports tut_adc_dac_gpio_adc_data_valid_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_adc_data_valid_ext[0]]
set_property PACKAGE_PIN F16 [get_ports tut_adc_dac_gpio_led_ext[0]]
set_property IOSTANDARD LVCMOS33 [get_ports tut_adc_dac_gpio_led_ext[0]]
set_property PACKAGE_PIN H5 [get_ports FIXED_IO_ddr_vrp]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrp]
set_property PACKAGE_PIN G5 [get_ports FIXED_IO_ddr_vrn]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_ddr_vrn]
set_property PACKAGE_PIN M5 [get_ports DDR_we_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_we_n]
set_property PACKAGE_PIN P4 [get_ports DDR_RAS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_RAS_n]
set_property PACKAGE_PIN N5 [get_ports DDR_ODT]
set_property IOSTANDARD SSTL15 [get_ports DDR_ODT]
set_property PACKAGE_PIN B4 [get_ports DDR_reset_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_reset_n]
set_property PACKAGE_PIN C2 [get_ports DDR_DQS_p[0]]
set_property PACKAGE_PIN G2 [get_ports DDR_DQS_p[1]]
set_property PACKAGE_PIN R2 [get_ports DDR_DQS_p[2]]
set_property PACKAGE_PIN W5 [get_ports DDR_DQS_p[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_p[3]]
set_property PACKAGE_PIN B2 [get_ports DDR_DQS_n[0]]
set_property PACKAGE_PIN F2 [get_ports DDR_DQS_n[1]]
set_property PACKAGE_PIN T2 [get_ports DDR_DQS_n[2]]
set_property PACKAGE_PIN W4 [get_ports DDR_DQS_n[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DQS_n[3]]
set_property PACKAGE_PIN C3 [get_ports DDR_DQ[0]]
set_property PACKAGE_PIN B3 [get_ports DDR_DQ[1]]
set_property PACKAGE_PIN A2 [get_ports DDR_DQ[2]]
set_property PACKAGE_PIN A4 [get_ports DDR_DQ[3]]
set_property PACKAGE_PIN D3 [get_ports DDR_DQ[4]]
set_property PACKAGE_PIN D1 [get_ports DDR_DQ[5]]
set_property PACKAGE_PIN C1 [get_ports DDR_DQ[6]]
set_property PACKAGE_PIN E1 [get_ports DDR_DQ[7]]
set_property PACKAGE_PIN E2 [get_ports DDR_DQ[8]]
set_property PACKAGE_PIN E3 [get_ports DDR_DQ[9]]
set_property PACKAGE_PIN G3 [get_ports DDR_DQ[10]]
set_property PACKAGE_PIN H3 [get_ports DDR_DQ[11]]
set_property PACKAGE_PIN J3 [get_ports DDR_DQ[12]]
set_property PACKAGE_PIN H2 [get_ports DDR_DQ[13]]
set_property PACKAGE_PIN H1 [get_ports DDR_DQ[14]]
set_property PACKAGE_PIN J1 [get_ports DDR_DQ[15]]
set_property PACKAGE_PIN P1 [get_ports DDR_DQ[16]]
set_property PACKAGE_PIN P3 [get_ports DDR_DQ[17]]
set_property PACKAGE_PIN R3 [get_ports DDR_DQ[18]]
set_property PACKAGE_PIN R1 [get_ports DDR_DQ[19]]
set_property PACKAGE_PIN T4 [get_ports DDR_DQ[20]]
set_property PACKAGE_PIN U4 [get_ports DDR_DQ[21]]
set_property PACKAGE_PIN U2 [get_ports DDR_DQ[22]]
set_property PACKAGE_PIN U3 [get_ports DDR_DQ[23]]
set_property PACKAGE_PIN V1 [get_ports DDR_DQ[24]]
set_property PACKAGE_PIN Y3 [get_ports DDR_DQ[25]]
set_property PACKAGE_PIN W1 [get_ports DDR_DQ[26]]
set_property PACKAGE_PIN Y4 [get_ports DDR_DQ[27]]
set_property PACKAGE_PIN Y2 [get_ports DDR_DQ[28]]
set_property PACKAGE_PIN W3 [get_ports DDR_DQ[29]]
set_property PACKAGE_PIN V2 [get_ports DDR_DQ[30]]
set_property PACKAGE_PIN V3 [get_ports DDR_DQ[31]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[0]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[1]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[2]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[3]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[4]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[5]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[6]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[7]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[8]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[9]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[10]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[11]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[12]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[13]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[14]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[15]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[16]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[17]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[18]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[19]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[20]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[21]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[22]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[23]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[24]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[25]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[26]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[27]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[28]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[29]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[30]]
set_property IOSTANDARD SSTL15_T_DCI [get_ports DDR_DQ[31]]
set_property PACKAGE_PIN A1 [get_ports DDR_DM[0]]
set_property PACKAGE_PIN F1 [get_ports DDR_DM[1]]
set_property PACKAGE_PIN T1 [get_ports DDR_DM[2]]
set_property PACKAGE_PIN Y1 [get_ports DDR_DM[3]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[0]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[1]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[2]]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports DDR_DM[3]]
set_property PACKAGE_PIN N1 [get_ports DDR_CS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_CS_n]
set_property PACKAGE_PIN N3 [get_ports DDR_CKE]
set_property IOSTANDARD SSTL15 [get_ports DDR_CKE]
set_property PACKAGE_PIN L2 [get_ports DDR_Ck_p]
set_property IOSTANDARD SSTL15 [get_ports DDR_Ck_p]
set_property PACKAGE_PIN M2 [get_ports DDR_Ck_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_Ck_n]
set_property PACKAGE_PIN P5 [get_ports DDR_CAS_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_CAS_n]
set_property PACKAGE_PIN L5 [get_ports DDR_ba[0]]
set_property PACKAGE_PIN R4 [get_ports DDR_ba[1]]
set_property PACKAGE_PIN J5 [get_ports DDR_ba[2]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[0]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[1]]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_ba[2]]
set_property PACKAGE_PIN N2 [get_ports DDR_Addr[0]]
set_property PACKAGE_PIN K2 [get_ports DDR_Addr[1]]
set_property PACKAGE_PIN M3 [get_ports DDR_Addr[2]]
set_property PACKAGE_PIN K3 [get_ports DDR_Addr[3]]
set_property PACKAGE_PIN M4 [get_ports DDR_Addr[4]]
set_property PACKAGE_PIN L1 [get_ports DDR_Addr[5]]
set_property PACKAGE_PIN L4 [get_ports DDR_Addr[6]]
set_property PACKAGE_PIN K4 [get_ports DDR_Addr[7]]
set_property PACKAGE_PIN K1 [get_ports DDR_Addr[8]]
set_property PACKAGE_PIN J4 [get_ports DDR_Addr[9]]
set_property PACKAGE_PIN F5 [get_ports DDR_Addr[10]]
set_property PACKAGE_PIN G4 [get_ports DDR_Addr[11]]
set_property PACKAGE_PIN E4 [get_ports DDR_Addr[12]]
set_property PACKAGE_PIN D4 [get_ports DDR_Addr[13]]
set_property PACKAGE_PIN F4 [get_ports DDR_Addr[14]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[0]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[1]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[2]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[3]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[4]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[5]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[6]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[7]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[8]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[9]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[10]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[11]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[12]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[13]]
set_property IOSTANDARD SSTL15 [get_ports DDR_Addr[14]]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_ps_porb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_porb]
set_property PACKAGE_PIN B10 [get_ports FIXED_IO_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_srstb]
set_property PACKAGE_PIN E7 [get_ports FIXED_IO_ps_clk]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_ps_clk]
set_property PACKAGE_PIN U18 [get_ports ADC_CLK_IN_P]
set_property IOSTANDARD LVCMOS18 [get_ports ADC_CLK_IN_P]
create_clock -period 8.000 -name ADC_CLK_IN_P -waveform {0.000 4.000} [get_ports {ADC_CLK_IN_P}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1]] -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins red_pitaya_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins red_pitaya_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]]] -group [get_clocks -of_objects [get_pins red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0]]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -min -add_delay 3.400 [get_ports {ADC_DATA_IN1[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -max -add_delay 3.400 [get_ports {ADC_DATA_IN1[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -min -add_delay 3.400 [get_ports {ADC_DATA_IN2[*]}]
set_input_delay -clock [get_clocks ADC_CLK_IN_P] -max -add_delay 3.400 [get_ports {ADC_DATA_IN2[*]}]
set_max_delay 1.0 -to [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
set_max_delay 1.0 -to [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
set_max_delay 1.0 -to [get_ports {tut_adc_dac_gpio_led_ext[*]}]
set_min_delay 1.0 -to [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
set_min_delay 1.0 -to [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
set_min_delay 1.0 -to [get_ports {tut_adc_dac_gpio_led_ext[*]}]
set_false_path -to [get_ports {DAC_DATA_OUT[*]}]
set_false_path -to [get_ports {DAC_IQWRT}]
set_false_path -to [get_ports {DAC_IQCLK}]
set_false_path -to [get_ports {DAC_IQRESET}]
set_false_path -to [get_ports {DAC_IQSEL}]
set_false_path -to [get_ports {tut_adc_dac_gpio_adc_data_channel_1_ext[*]}]
set_false_path -to [get_ports {tut_adc_dac_gpio_adc_data_valid_ext[*]}]
set_false_path -to [get_ports {tut_adc_dac_gpio_led_ext[*]}]

[2020-11-06 10:52:04,886][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/user_const.xdc
[2020-11-06 10:52:04,886][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/user_const.xdc
[2020-11-06 10:52:04,886][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/user_const.xdc
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-11-06 10:52:04,887][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-11-06 10:52:04,887][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-11-06 10:52:04,888][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-11-06 10:52:04,889][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.tcl
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya/red_pitaya.bd]
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya/red_pitaya.bd] -top
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/red_pitaya/hdl/red_pitaya_wrapper.vhd
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-11-06 10:52:04,889][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-11-06 10:52:04,889][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-11-06 10:52:04,890][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/axi4lite_ic_wrapper.vhdl
[2020-11-06 10:52:04,890][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/axi4lite_ic_wrapper.vhdl
[2020-11-06 10:52:04,890][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-11-06 10:52:04,890][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/xml2vhdl_hdl_output/
[2020-11-06 10:52:04,890][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-11-06 10:56:47,596][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/core_info.tab
[2020-11-06 10:56:47,596][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/design_info.tab
[2020-11-06 10:56:47,596][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/red_pitaya/tut_adc_dac/git_info.tab
