Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Apr 23 15:20:31 2021
| Host              : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Device Cell Placement Summary for Global Clock g34
44. Device Cell Placement Summary for Global Clock g35
45. Device Cell Placement Summary for Global Clock g36
46. Device Cell Placement Summary for Global Clock g37
47. Device Cell Placement Summary for Global Clock g38
48. Device Cell Placement Summary for Global Clock g39
49. Device Cell Placement Summary for Global Clock g40
50. Device Cell Placement Summary for Global Clock g41
51. Device Cell Placement Summary for Global Clock g42
52. Device Cell Placement Summary for Global Clock g43
53. Device Cell Placement Summary for Global Clock g44
54. Clock Region Cell Placement per Global Clock: Region X2Y0
55. Clock Region Cell Placement per Global Clock: Region X3Y0
56. Clock Region Cell Placement per Global Clock: Region X4Y0
57. Clock Region Cell Placement per Global Clock: Region X5Y0
58. Clock Region Cell Placement per Global Clock: Region X1Y1
59. Clock Region Cell Placement per Global Clock: Region X2Y1
60. Clock Region Cell Placement per Global Clock: Region X3Y1
61. Clock Region Cell Placement per Global Clock: Region X4Y1
62. Clock Region Cell Placement per Global Clock: Region X5Y1
63. Clock Region Cell Placement per Global Clock: Region X1Y2
64. Clock Region Cell Placement per Global Clock: Region X2Y2
65. Clock Region Cell Placement per Global Clock: Region X3Y2
66. Clock Region Cell Placement per Global Clock: Region X4Y2
67. Clock Region Cell Placement per Global Clock: Region X5Y2
68. Clock Region Cell Placement per Global Clock: Region X0Y3
69. Clock Region Cell Placement per Global Clock: Region X1Y3
70. Clock Region Cell Placement per Global Clock: Region X2Y3
71. Clock Region Cell Placement per Global Clock: Region X3Y3
72. Clock Region Cell Placement per Global Clock: Region X4Y3
73. Clock Region Cell Placement per Global Clock: Region X5Y3
74. Clock Region Cell Placement per Global Clock: Region X0Y4
75. Clock Region Cell Placement per Global Clock: Region X1Y4
76. Clock Region Cell Placement per Global Clock: Region X2Y4
77. Clock Region Cell Placement per Global Clock: Region X3Y4
78. Clock Region Cell Placement per Global Clock: Region X4Y4
79. Clock Region Cell Placement per Global Clock: Region X5Y4
80. Clock Region Cell Placement per Global Clock: Region X0Y5
81. Clock Region Cell Placement per Global Clock: Region X1Y5
82. Clock Region Cell Placement per Global Clock: Region X2Y5
83. Clock Region Cell Placement per Global Clock: Region X3Y5
84. Clock Region Cell Placement per Global Clock: Region X4Y5
85. Clock Region Cell Placement per Global Clock: Region X5Y5
86. Clock Region Cell Placement per Global Clock: Region X0Y6
87. Clock Region Cell Placement per Global Clock: Region X1Y6
88. Clock Region Cell Placement per Global Clock: Region X2Y6
89. Clock Region Cell Placement per Global Clock: Region X3Y6
90. Clock Region Cell Placement per Global Clock: Region X4Y6
91. Clock Region Cell Placement per Global Clock: Region X5Y6
92. Clock Region Cell Placement per Global Clock: Region X0Y7
93. Clock Region Cell Placement per Global Clock: Region X1Y7
94. Clock Region Cell Placement per Global Clock: Region X2Y7
95. Clock Region Cell Placement per Global Clock: Region X3Y7
96. Clock Region Cell Placement per Global Clock: Region X4Y7
97. Clock Region Cell Placement per Global Clock: Region X5Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   44 |       216 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       312 |   0 |            0 |      0 |
| MMCM       |    1 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                         | Driver Pin                                                                                                                | Net                                                                                                             |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y2   | X4Y0         | X2Y3 |                   |                42 |      338703 |               0 |        4.545 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/clkout1_buf/O                                                                         | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y8   | X4Y0         | X3Y2 |                   |                16 |       43813 |               0 |        2.273 | clk_out3_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/clkout3_buf/O                                                                         | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | src1      | BUFG_PS/O       | None       | BUFG_PS_X0Y58 | X1Y2         | X3Y3 |                   |                30 |       16502 |               0 |       10.000 | clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                           | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g3        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y14  | X4Y0         | X4Y2 |                   |                 1 |           2 |               0 |        4.545 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/clkout2_buf/O                                                                         | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2                                                                    |
| g4        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y20  | X4Y0         | X5Y2 |                   |                 1 |           2 |               0 |        2.273 | clk_out4_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/clkout4_buf/O                                                                         | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4                                                                    |
| g5        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y83  | X4Y3         | X4Y3 | n/a               |                10 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | src3      | BUFGCE/O        | None       | BUFGCE_X0Y76  | X4Y3         | X4Y3 | n/a               |                 7 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y85  | X4Y3         | X4Y3 | n/a               |                 7 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g8        | src5      | BUFGCE/O        | None       | BUFGCE_X0Y94  | X4Y3         | X4Y3 | n/a               |                 7 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9        | src6      | BUFGCE/O        | None       | BUFGCE_X0Y75  | X4Y3         | X4Y3 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g10       | src7      | BUFGCE/O        | None       | BUFGCE_X0Y49  | X4Y2         | X4Y2 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0_bufg_place/O | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g11       | src8      | BUFGCE/O        | None       | BUFGCE_X0Y53  | X4Y2         | X4Y2 | n/a               |                 7 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_bufg_place/O  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g12       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y91  | X4Y3         | X4Y3 | n/a               |                 9 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y79  | X4Y3         | X4Y3 | n/a               |                 8 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y102 | X4Y4         | X4Y4 | n/a               |                 8 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1_bufg_place/O | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y117 | X4Y4         | X4Y4 | n/a               |                 8 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_bufg_place/O  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g16       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y89  | X4Y3         | X4Y3 | n/a               |                 8 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y84  | X4Y3         | X4Y3 | n/a               |                 8 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18       | src15     | BUFGCE/O        | None       | BUFGCE_X0Y81  | X4Y3         | X4Y3 | n/a               |                 8 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19       | src16     | BUFGCE/O        | None       | BUFGCE_X0Y90  | X4Y3         | X4Y3 | n/a               |                 9 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_bufg_place/O     | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g20       | src17     | BUFGCE/O        | None       | BUFGCE_X0Y112 | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21       | src18     | BUFGCE/O        | None       | BUFGCE_X0Y111 | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0_bufg_place/O | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | src19     | BUFGCE/O        | None       | BUFGCE_X0Y119 | X4Y4         | X4Y4 | n/a               |                 8 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_bufg_place/O  | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g23       | src20     | BUFGCE/O        | None       | BUFGCE_X0Y118 | X4Y4         | X4Y4 | n/a               |                 5 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24       | src21     | BUFGCE/O        | None       | BUFGCE_X0Y99  | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25       | src22     | BUFGCE/O        | None       | BUFGCE_X0Y97  | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1_bufg_place/O | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26       | src23     | BUFGCE/O        | None       | BUFGCE_X0Y108 | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_bufg_place/O  | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27       | src24     | BUFGCE/O        | None       | BUFGCE_X0Y105 | X4Y4         | X4Y4 | n/a               |                 4 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g28       | src25     | BUFGCE/O        | None       | BUFGCE_X0Y169 | X4Y7         | X4Y7 | n/a               |                 5 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | src26     | BUFGCE/O        | None       | BUFGCE_X0Y173 | X4Y7         | X4Y7 | n/a               |                 6 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_bufg_place/O     | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30       | src27     | BUFGCE/O        | None       | BUFGCE_X0Y148 | X4Y6         | X4Y6 | n/a               |                 7 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0_bufg_place/O | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | src28     | BUFGCE/O        | None       | BUFGCE_X0Y161 | X4Y6         | X4Y6 | n/a               |                 8 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_bufg_place/O  | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32       | src29     | BUFGCE/O        | None       | BUFGCE_X0Y166 | X4Y6         | X4Y6 | n/a               |                 5 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_place/O       | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | src30     | BUFGCE/O        | None       | BUFGCE_X0Y175 | X4Y7         | X4Y7 | n/a               |                 5 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1_bufg_place/O | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34       | src31     | BUFGCE/O        | None       | BUFGCE_X0Y179 | X4Y7         | X4Y7 | n/a               |                 4 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_bufg_place/O  | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35       | src32     | BUFGCE/O        | None       | BUFGCE_X0Y156 | X4Y6         | X4Y6 | n/a               |                 2 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_place/O      | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g36       | src33     | BUFGCE/O        | None       | BUFGCE_X0Y171 | X4Y7         | X4Y7 | n/a               |                 2 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g37       | src34     | BUFGCE/O        | None       | BUFGCE_X0Y189 | X4Y7         | X4Y7 | n/a               |                 4 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_bufg_place/O     | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g38       | src35     | BUFGCE/O        | None       | BUFGCE_X0Y135 | X4Y5         | X4Y5 | n/a               |                 6 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0_bufg_place/O | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | src36     | BUFGCE/O        | None       | BUFGCE_X0Y162 | X4Y6         | X4Y6 | n/a               |                 6 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_bufg_place/O  | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g40       | src37     | BUFGCE/O        | None       | BUFGCE_X0Y157 | X4Y6         | X4Y6 | n/a               |                 3 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1_bufg_place/O | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | src38     | BUFGCE/O        | None       | BUFGCE_X0Y160 | X4Y6         | X4Y6 | n/a               |                 6 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_bufg_place/O  | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g42       | src39     | BUFGCE/O        | None       | BUFGCE_X0Y150 | X4Y6         | X4Y6 | n/a               |                 7 |           0 |            4864 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1_bufg_place/O    | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | src40     | BUFGCE/O        | None       | BUFGCE_X0Y163 | X4Y6         | X4Y6 | n/a               |                 7 |           0 |            4096 |          n/a | n/a                           | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_bufg_place/O     | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | src41     | BUFGCE/O        | None       | BUFGCE_X0Y72  | X4Y3         | X4Y3 | n/a               |                25 |           0 |            5011 |          n/a | n/a                           | design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                  | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin    | Constraint | Site           | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                  | Driver Pin                                                                                                         | Net                                                                                                                           |
+-----------+-----------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0 | None       | MMCM_X0Y0      | X4Y0         |           1 |               0 |               4.545 | clk_out1_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                                        | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                             |
| src0      | g3        | MMCME4_ADV/CLKOUT1 | None       | MMCM_X0Y0      | X4Y0         |           1 |               0 |               4.545 | clk_out2_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1                                                        | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                             |
| src0      | g1        | MMCME4_ADV/CLKOUT2 | None       | MMCM_X0Y0      | X4Y0         |           1 |               0 |               2.273 | clk_out3_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2                                                        | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0                                                             |
| src0      | g4        | MMCME4_ADV/CLKOUT3 | None       | MMCM_X0Y0      | X4Y0         |           1 |               0 |               2.273 | clk_out4_design_1_clk_wiz_0_0 | design_1_i/MTS_Block/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3                                                        | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0                                                             |
| src1      | g2        | PS8/PLCLK[0]       | None       | PS8_X0Y0       | X0Y0         |           1 |               0 |              10.000 | clk_pl_0                      | design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]                                                                     | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                                                          |
| src2      | g5        | FDRE/Q             | None       | SLICE_X68Y174  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src3      | g6        | FDRE/Q             | None       | SLICE_X71Y178  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src4      | g7        | LUT2/O             | None       | SLICE_X87Y207  | X4Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1/O        | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]_bufg_place               |
| src5      | g8        | FDRE/Q             | None       | SLICE_X70Y177  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src6      | g9        | FDRE/Q             | None       | SLICE_X74Y176  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src7      | g10       | LUT2/O             | None       | SLICE_X80Y122  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0/O     | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]_bufg_place               |
| src8      | g11       | LUT2/O             | None       | SLICE_X83Y115  | X4Y1         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0_bufg_place    |
| src9      | g12       | FDRE/Q             | None       | SLICE_X73Y186  | X3Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src10     | g13       | FDRE/Q             | None       | SLICE_X73Y186  | X3Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src11     | g14       | LUT2/O             | None       | SLICE_X67Y235  | X3Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1/O     | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]_bufg_place               |
| src12     | g15       | LUT2/O             | None       | SLICE_X50Y228  | X2Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1/O      | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0_bufg_place    |
| src13     | g16       | FDRE/Q             | None       | SLICE_X70Y175  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src14     | g17       | FDRE/Q             | None       | SLICE_X74Y176  | X3Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src15     | g18       | LUT2/O             | None       | SLICE_X54Y169  | X2Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1/O        | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]_bufg_place               |
| src16     | g19       | LUT2/O             | None       | SLICE_X56Y160  | X2Y2         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1/O         | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0_bufg_place       |
| src17     | g20       | FDRE/Q             | None       | SLICE_X77Y241  | X3Y4         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src18     | g21       | LUT2/O             | None       | SLICE_X101Y260 | X5Y4         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0/O     | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]_bufg_place               |
| src19     | g22       | LUT2/O             | None       | SLICE_X107Y234 | X5Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0/O      | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0_bufg_place    |
| src20     | g23       | FDRE/Q             | None       | SLICE_X70Y234  | X3Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src21     | g24       | FDRE/Q             | None       | SLICE_X69Y237  | X3Y3         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src22     | g25       | LUT2/O             | None       | SLICE_X53Y249  | X2Y4         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1/O     | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]_bufg_place               |
| src23     | g26       | LUT2/O             | None       | SLICE_X54Y264  | X2Y4         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1/O      | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0_bufg_place    |
| src24     | g27       | LUT2/O             | None       | SLICE_X21Y267  | X1Y4         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1/O        | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]_bufg_place               |
| src25     | g28       | LUT2/O             | None       | SLICE_X34Y405  | X1Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1/O        | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]_bufg_place               |
| src26     | g29       | LUT2/O             | None       | SLICE_X34Y404  | X1Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1/O         | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0_bufg_place       |
| src27     | g30       | LUT2/O             | None       | SLICE_X55Y368  | X2Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0/O     | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]_bufg_place               |
| src28     | g31       | LUT2/O             | None       | SLICE_X53Y352  | X2Y5         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0/O      | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0_bufg_place    |
| src29     | g32       | FDRE/Q             | None       | SLICE_X58Y346  | X2Y5         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep/Q  | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0_bufg_place_bufg_rep |
| src30     | g33       | LUT2/O             | None       | SLICE_X34Y415  | X1Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1/O     | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]_bufg_place               |
| src31     | g34       | LUT2/O             | None       | SLICE_X34Y405  | X1Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1/O      | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0_bufg_place    |
| src32     | g35       | FDRE/Q             | None       | SLICE_X56Y345  | X2Y5         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_rep/Q | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]_bufg_place_bufg_rep        |
| src33     | g36       | LUT2/O             | None       | SLICE_X98Y404  | X5Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0][0]_i_1/O        | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]_bufg_place               |
| src34     | g37       | LUT2/O             | None       | SLICE_X97Y404  | X5Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1/O         | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0_bufg_place       |
| src35     | g38       | LUT2/O             | None       | SLICE_X78Y327  | X3Y5         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0][0]_i_1__0/O     | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]_bufg_place               |
| src36     | g39       | LUT2/O             | None       | SLICE_X75Y378  | X3Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0/O      | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0_bufg_place    |
| src37     | g40       | LUT2/O             | None       | SLICE_X99Y369  | X5Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0][0]_i_1__1/O     | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]_bufg_place               |
| src38     | g41       | LUT2/O             | None       | SLICE_X100Y369 | X5Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1/O      | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0_bufg_place    |
| src39     | g42       | LUT2/O             | None       | SLICE_X87Y337  | X4Y5         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,1][0]_i_1/O        | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]_bufg_place               |
| src40     | g43       | LUT2/O             | None       | SLICE_X83Y363  | X4Y6         |           1 |               0 |                     |                               | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1/O         | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0_bufg_place       |
| src41     | g44       | FDRE/Q             | None       | SLICE_X64Y183  | X3Y3         |           1 |               0 |                     |                               | design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q                             | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep                                             |
+-----------+-----------+--------------------+------------+----------------+--------------+-------------+-----------------+---------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                              | Net                                                                       |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------||
| 0        | IBUFCTRL/O      | IOB_X0Y26  | IOB_X0Y26/IBUFCTRL | X4Y0         |           2 |               1 |              |       | design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O | design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O - Static -
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |   1* |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    8 |    24 |    4 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    1 |     1 |    0 |     2 |
| X5Y0              |    4 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |   12 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |   13 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |   10 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |   15 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |   17 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |   16 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |   21 |    24 |   12 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |   11 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |   17 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |   20 |    24 |   10 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    7 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |   12 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |   17 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    8 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |   14 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |   16 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |   20 |    24 |    9 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    9 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    7 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y7              |   13 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |   17 |    24 |    6 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |    5 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     1* |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      3 |      24 |   1837 |   22080 |     36 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      4 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y0              |      8 |      24 |    526 |   15360 |    116 |    4320 |      0 |      48 |      0 |       0 |      8 |     120 |      0 |       0 |      0 |       0 |
| X5Y0              |      4 |      24 |   1029 |   21120 |    456 |    5280 |      0 |      48 |      0 |       0 |     16 |      72 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      7 |      24 |   1082 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      8 |      24 |   7470 |   22080 |    229 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |     12 |      24 |   5424 |   19200 |    219 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y1              |     13 |      24 |  10194 |   15360 |   1544 |    4320 |      2 |      48 |      0 |       0 |     54 |     120 |      0 |       0 |      0 |       0 |
| X5Y1              |      5 |      24 |  10164 |   21120 |   1746 |    5280 |      0 |      48 |      0 |       0 |     64 |      72 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      7 |      24 |   1633 |   15360 |    185 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |     10 |      24 |   9035 |   22080 |    474 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |     15 |      24 |   9208 |   19200 |    434 |    5280 |      0 |      48 |      0 |       0 |      6 |      96 |      0 |       0 |      0 |       0 |
| X4Y2              |     17 |      24 |   9806 |   15360 |   1979 |    4320 |      6 |      48 |      0 |       0 |     56 |     120 |      0 |       0 |      0 |       0 |
| X5Y2              |      7 |      24 |  11511 |   21120 |   2208 |    5280 |      0 |      48 |      0 |       0 |     50 |      72 |      0 |       0 |      0 |       0 |
| X0Y3              |      1 |      24 |   6673 |   20160 |    208 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      6 |      24 |   5832 |   16320 |    383 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y3              |     14 |      24 |  11531 |   22080 |    112 |    4800 |      0 |      48 |      0 |       0 |      2 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |     16 |      24 |  10490 |   19200 |    534 |    5280 |      2 |      48 |      0 |       0 |      8 |      96 |      0 |       0 |      0 |       0 |
| X4Y3              |     21 |      24 |   8800 |   15360 |   1241 |    4320 |      4 |      48 |      0 |       0 |     35 |     120 |      0 |       0 |      0 |       0 |
| X5Y3              |     11 |      24 |  11871 |   21120 |    792 |    5280 |      0 |      48 |      0 |       0 |     30 |      72 |      0 |       0 |      0 |       0 |
| X0Y4              |      2 |      24 |   9324 |   20160 |    322 |    3840 |      0 |      48 |      0 |      16 |      4 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      7 |      24 |   6430 |   16320 |    585 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |     14 |      24 |  11244 |   22080 |    489 |    4800 |      0 |      48 |      0 |       0 |      2 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |     17 |      24 |   9415 |   19200 |    494 |    5280 |      6 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y4              |     20 |      24 |   9292 |   15360 |    230 |    4320 |     12 |      48 |      0 |       0 |     52 |     120 |      0 |       0 |      0 |       0 |
| X5Y4              |      7 |      24 |  11988 |   21120 |   1143 |    5280 |      0 |      48 |      0 |       0 |     64 |      72 |      0 |       0 |      0 |       0 |
| X0Y5              |      2 |      24 |  11893 |   20160 |    161 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      2 |      24 |   6564 |   16320 |    436 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      9 |      24 |  11105 |   22080 |    334 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |     12 |      24 |  10317 |   19200 |    412 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y5              |     17 |      24 |   8283 |   15360 |    120 |    4320 |      0 |      48 |      0 |       0 |     75 |     120 |      0 |       0 |      0 |       0 |
| X5Y5              |      8 |      24 |  10786 |   21120 |   1086 |    5280 |      0 |      48 |      0 |       0 |     34 |      72 |      0 |       0 |      0 |       0 |
| X0Y6              |      6 |      24 |  12328 |   20160 |    190 |    3840 |      0 |      48 |      0 |      16 |      2 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      9 |      24 |   8549 |   16320 |    386 |    4800 |      0 |      48 |      0 |       0 |      2 |     120 |      0 |       0 |      0 |       0 |
| X2Y6              |     14 |      24 |  11350 |   22080 |    468 |    4800 |      0 |      48 |      0 |       0 |      2 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |     16 |      24 |  10081 |   19200 |    446 |    5280 |      0 |      48 |      0 |       0 |      4 |      96 |      0 |       0 |      0 |       0 |
| X4Y6              |     20 |      24 |   8942 |   15360 |    412 |    4320 |      0 |      48 |      0 |       0 |     14 |     120 |      0 |       0 |      0 |       0 |
| X5Y6              |      9 |      24 |  13807 |   21120 |    174 |    5280 |      0 |      48 |      0 |       0 |      6 |      72 |      0 |       0 |      0 |       0 |
| X0Y7              |      4 |      24 |   9528 |   20160 |    356 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      7 |      24 |   8740 |   16320 |    298 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y7              |     11 |      24 |  12263 |   22080 |    338 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y7              |     13 |      24 |  10048 |   19200 |    300 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y7              |     17 |      24 |   6580 |   15360 |    458 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y7              |      5 |      24 |  12304 |   21120 |    448 |    5280 |      0 |      48 |      0 |       0 |      2 |      72 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 |
+----+----+----+----+----+----+----+
| Y7 |  4 |  7 | 11 | 13 | 17 |  5 |
| Y6 |  6 |  9 | 14 | 16 | 20 |  9 |
| Y5 |  2 |  2 |  9 | 12 | 17 |  8 |
| Y4 |  2 |  7 | 14 | 17 | 20 |  7 |
| Y3 |  1 |  6 | 14 | 16 | 21 | 11 |
| Y2 |  0 |  7 | 10 | 15 | 17 |  7 |
| Y1 |  0 |  7 |  8 | 12 | 13 |  5 |
| Y0 |  0 |  0 |  3 |  4 |  8 |  4 |
+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y0              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y0              |    4 |    24 | 16.67 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X5Y0              |    1 |    24 |  4.17 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y1              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    1 |    24 |  4.17 |    9 |    24 | 37.50 |
| X5Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    1 |    24 |  4.17 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y2              |    1 |    24 |  4.17 |   15 |    24 | 62.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y2              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    1 |    24 |  4.17 |   14 |    24 | 58.33 |
| X5Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X3Y3              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X4Y3              |    0 |    24 |  0.00 |   20 |    24 | 83.33 |    0 |    24 |  0.00 |   17 |    24 | 70.83 |
| X5Y3              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y4              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X4Y4              |    0 |    24 |  0.00 |   20 |    24 | 83.33 |    0 |    24 |  0.00 |   11 |    24 | 45.83 |
| X5Y4              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y5              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X4Y5              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X5Y5              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |   14 |    24 | 58.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y6              |    0 |    24 |  0.00 |   16 |    24 | 66.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |   20 |    24 | 83.33 |    0 |    24 |  0.00 |   16 |    24 | 66.67 |
| X5Y6              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |   13 |    24 | 54.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |   17 |    24 | 70.83 |    0 |    24 |  0.00 |    6 |    24 | 25.00 |
| X5Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g0        | BUFGCE/O        | X4Y0              | clk_out1_design_1_clk_wiz_0_0 |       4.545 | {0.000 2.273} | X2Y3     |      338623 |        0 |              0 |        0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+-------+-----------+--------+---------+--------+
|    | X0     | X1    | X2        | X3     | X4      | X5     |
+----+--------+-------+-----------+--------+---------+--------+
| Y7 |   9884 |  9038 |     12601 |  10348 |    7038 |  12754 |
| Y6 |  12520 |  8929 |     11365 |  10266 |    9163 |  13985 |
| Y5 |  12054 |  7000 |     11394 |  10728 |    8438 |  11846 |
| Y4 |   9650 |  7015 |     11432 |   9454 |    9417 |  13117 |
| Y3 |   6881 |  6215 | (R) 11602 |   9867 |    7675 |  10289 |
| Y2 |      0 |  1818 |      9484 |   9113 |    3909 |    653 |
| Y1 |      0 |   202 |      2190 |   5099 |    4021 |     82 |
| Y0 |      0 |     0 |         0 |      0 |  (D) 85 |      2 |
+----+--------+-------+-----------+--------+---------+--------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g1        | BUFGCE/O        | X4Y0              | clk_out3_design_1_clk_wiz_0_0 |       2.273 | {0.000 1.136} | X3Y2     |       43813 |        0 |              0 |        0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+---------+----------+--------+
|    | X0 | X1 | X2 | X3      | X4       | X5     |
+----+----+----+----+---------+----------+--------+
| Y7 |  0 |  0 |  0 |       0 |        0 |      0 |
| Y6 |  0 |  0 |  0 |       0 |        0 |      0 |
| Y5 |  0 |  0 |  0 |       0 |        2 |      0 |
| Y4 |  0 |  0 |  3 |      65 |       99 |      0 |
| Y3 |  0 |  0 |  0 |     585 |     2322 |   1294 |
| Y2 |  0 |  0 |  0 | (R) 170 |     7914 |  11876 |
| Y1 |  0 |  0 |  4 |     108 |     6852 |  10566 |
| Y0 |  0 |  0 |  0 |       0 |  (D) 561 |   1392 |
+----+----+----+----+---------+----------+--------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                     |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
| g2        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X3Y3     |       16454 |        0 |              0 |        0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+-------+---------+------+-------+
|    | X0 | X1     | X2    | X3      | X4   | X5    |
+----+----+--------+-------+---------+------+-------+
| Y7 |  0 |      0 |     0 |       0 |    0 |     0 |
| Y6 |  0 |      8 |   455 |     265 |  205 |     2 |
| Y5 |  0 |      0 |    45 |       1 |   38 |    62 |
| Y4 |  0 |      0 |   300 |     396 |   70 |    80 |
| Y3 |  0 |      0 |    43 | (R) 582 |   83 |  1112 |
| Y2 |  0 |  (D) 0 |    25 |     365 |   22 |  1240 |
| Y1 |  0 |    880 |  5505 |     436 |  921 |  1328 |
| Y0 |  1 |      0 |  1873 |       0 |    4 |   107 |
+----+----+--------+-------+---------+------+-------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g3        | BUFGCE/O        | X4Y0              | clk_out2_design_1_clk_wiz_0_0 |       4.545 | {0.000 2.273} | X4Y2     |           2 |        0 |              0 |        0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+----+
|    | X0 | X1 | X2 | X3 | X4     | X5 |
+----+----+----+----+----+--------+----+
| Y7 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y6 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y5 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y4 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y3 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y2 |  0 |  0 |  0 |  0 |  (R) 2 |  0 |
| Y1 |  0 |  0 |  0 |  0 |      0 |  0 |
| Y0 |  0 |  0 |  0 |  0 |  (D) 0 |  0 |
+----+----+----+----+----+--------+----+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g4        | BUFGCE/O        | X4Y0              | clk_out4_design_1_clk_wiz_0_0 |       2.273 | {0.000 1.136} | X5Y2     |           2 |        0 |              0 |        0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+--------+-------+
|    | X0 | X1 | X2 | X3 | X4     | X5    |
+----+----+----+----+----+--------+-------+
| Y7 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y6 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y5 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y4 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y3 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |      0 | (R) 2 |
| Y1 |  0 |  0 |  0 |  0 |      0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |  (D) 0 |     0 |
+----+----+----+----+----+--------+-------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g5        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+------+-------------+-------+
|    | X0 | X1  | X2    | X3   | X4          | X5    |
+----+----+-----+-------+------+-------------+-------+
| Y7 |  0 |   0 |     0 |    0 |           0 |     0 |
| Y6 |  0 |   0 |     0 |    0 |           0 |     0 |
| Y5 |  0 |   0 |     0 |    0 |           0 |     0 |
| Y4 |  0 |   0 |     0 |    0 |          78 |   164 |
| Y3 |  0 |   2 |  1543 |  308 | (R) (D) 146 |  1660 |
| Y2 |  0 |  25 |   132 |   38 |           0 |     0 |
| Y1 |  0 |   0 |     0 |    0 |           0 |     0 |
| Y0 |  0 |   0 |     0 |    0 |           0 |     0 |
+----+----+-----+-------+------+-------------+-------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-------------+-------+
|    | X0 | X1 | X2    | X3   | X4          | X5    |
+----+----+----+-------+------+-------------+-------+
| Y7 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y6 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y5 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y4 |  0 |  0 |     0 |    0 |         185 |     0 |
| Y3 |  0 |  0 |  1906 |  394 | (R) (D) 328 |  1919 |
| Y2 |  0 |  0 |   108 |   24 |           0 |     0 |
| Y1 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y0 |  0 |  0 |     0 |    0 |           0 |     0 |
+----+----+----+-------+------+-------------+-------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-------------+-------+
|    | X0 | X1 | X2    | X3   | X4          | X5    |
+----+----+----+-------+------+-------------+-------+
| Y7 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y6 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y5 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y4 |  0 |  0 |     0 |    0 |         185 |     0 |
| Y3 |  0 |  0 |  1906 |  394 | (R) (D) 328 |  1919 |
| Y2 |  0 |  0 |   108 |   24 |           0 |     0 |
| Y1 |  0 |  0 |     0 |    0 |           0 |     0 |
| Y0 |  0 |  0 |     0 |    0 |           0 |     0 |
+----+----+----+-------+------+-------------+-------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g8        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+------------+----+
|    | X0 | X1 | X2 | X3    | X4         | X5 |
+----+----+----+----+-------+------------+----+
| Y7 |  0 |  0 |  0 |     0 |          0 |  0 |
| Y6 |  0 |  0 |  0 |     0 |          0 |  0 |
| Y5 |  0 |  0 |  0 |     0 |          0 |  0 |
| Y4 |  0 |  0 |  0 |     0 |          0 |  0 |
| Y3 |  0 |  0 |  0 |     0 | (R) (D) 15 |  0 |
| Y2 |  0 |  0 |  0 |  1567 |        493 |  7 |
| Y1 |  0 |  0 |  0 |  1003 |        992 |  0 |
| Y0 |  0 |  0 |  0 |     0 |         19 |  0 |
+----+----+----+----+-------+------------+----+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g9        | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+-----------+----+
|    | X0 | X1 | X2 | X3    | X4        | X5 |
+----+----+----+----+-------+-----------+----+
| Y7 |  0 |  0 |  0 |     0 |         0 |  0 |
| Y6 |  0 |  0 |  0 |     0 |         0 |  0 |
| Y5 |  0 |  0 |  0 |     0 |         0 |  0 |
| Y4 |  0 |  0 |  0 |     0 |         0 |  0 |
| Y3 |  0 |  0 |  0 |     0 | (R) (D) 0 |  0 |
| Y2 |  0 |  0 |  0 |  1919 |       581 |  0 |
| Y1 |  0 |  0 |  0 |   608 |      1756 |  0 |
| Y0 |  0 |  0 |  0 |     0 |         0 |  0 |
+----+----+----+----+-------+-----------+----+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g10       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+-------------+----+
|    | X0 | X1 | X2 | X3    | X4          | X5 |
+----+----+----+----+-------+-------------+----+
| Y7 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y6 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y5 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y4 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y3 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y2 |  0 |  0 |  0 |  1919 | (R) (D) 581 |  0 |
| Y1 |  0 |  0 |  0 |   608 |        1756 |  0 |
| Y0 |  0 |  0 |  0 |     0 |           0 |  0 |
+----+----+----+----+-------+-------------+----+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g11       | BUFGCE/O        | X4Y2              |       |             |               | X4Y2     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+-------------+----+
|    | X0 | X1 | X2 | X3    | X4          | X5 |
+----+----+----+----+-------+-------------+----+
| Y7 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y6 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y5 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y4 |  0 |  0 |  0 |     0 |           0 |  0 |
| Y3 |  0 |  0 |  0 |     2 |           1 |  0 |
| Y2 |  0 |  0 |  0 |  1638 | (R) (D) 502 |  0 |
| Y1 |  0 |  0 |  0 |   892 |        1012 |  0 |
| Y0 |  0 |  0 |  0 |     0 |          49 |  0 |
+----+----+----+----+-------+-------------+----+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+------+-------------+-----+
|    | X0 | X1   | X2   | X3   | X4          | X5  |
+----+----+------+------+------+-------------+-----+
| Y7 |  0 |    0 |    0 |    0 |           0 |   0 |
| Y6 |  0 |    0 |    0 |    0 |           0 |   0 |
| Y5 |  0 |    0 |    0 |    0 |           0 |   0 |
| Y4 |  0 |   44 |  497 |  903 |         408 |   0 |
| Y3 |  0 |  720 |  836 |  240 | (R) (D) 437 |  11 |
| Y2 |  0 |    0 |    0 |    0 |           0 |   0 |
| Y1 |  0 |    0 |    0 |    0 |           0 |   0 |
| Y0 |  0 |    0 |    0 |    0 |           0 |   0 |
+----+----+------+------+------+-------------+-----+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g13       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-------+-------------+----+
|    | X0 | X1   | X2   | X3    | X4          | X5 |
+----+----+------+------+-------+-------------+----+
| Y7 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y6 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y5 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y4 |  0 |   60 |  717 |  1119 |         457 |  0 |
| Y3 |  0 |  814 |  936 |   192 | (R) (D) 569 |  0 |
| Y2 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y1 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y0 |  0 |    0 |    0 |     0 |           0 |  0 |
+----+----+------+------+-------+-------------+----+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g14       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+------+-------+-------------+----+
|    | X0 | X1   | X2   | X3    | X4          | X5 |
+----+----+------+------+-------+-------------+----+
| Y7 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y6 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y5 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y4 |  0 |   60 |  717 |  1119 | (R) (D) 457 |  0 |
| Y3 |  0 |  814 |  936 |   192 |         569 |  0 |
| Y2 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y1 |  0 |    0 |    0 |     0 |           0 |  0 |
| Y0 |  0 |    0 |    0 |     0 |           0 |  0 |
+----+----+------+------+-------+-------------+----+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+-------+------+-------------+----+
|    | X0 | X1   | X2    | X3   | X4          | X5 |
+----+----+------+-------+------+-------------+----+
| Y7 |  0 |    0 |     0 |    0 |           0 |  0 |
| Y6 |  0 |    0 |     0 |    0 |           0 |  0 |
| Y5 |  0 |    0 |     0 |    0 |           0 |  0 |
| Y4 |  0 |   42 |   618 |  942 | (R) (D) 316 |  0 |
| Y3 |  0 |  219 |  1334 |  385 |         240 |  0 |
| Y2 |  0 |    0 |     0 |    0 |           0 |  0 |
| Y1 |  0 |    0 |     0 |    0 |           0 |  0 |
| Y0 |  0 |    0 |     0 |    0 |           0 |  0 |
+----+----+------+-------+------+-------------+----+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+-------+-----------+----+
|    | X0 | X1  | X2    | X3    | X4        | X5 |
+----+----+-----+-------+-------+-----------+----+
| Y7 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y6 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y5 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y4 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y3 |  0 |   0 |   775 |  1273 | (R) (D) 0 |  0 |
| Y2 |  0 |  42 |  1386 |    62 |         0 |  0 |
| Y1 |  0 |  28 |   460 |    70 |         0 |  0 |
| Y0 |  0 |   0 |     0 |     0 |         0 |  0 |
+----+----+-----+-------+-------+-----------+----+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+-------+-----------+----+
|    | X0 | X1  | X2    | X3    | X4        | X5 |
+----+----+-----+-------+-------+-----------+----+
| Y7 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y6 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y5 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y4 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y3 |  0 |   0 |   931 |  1501 | (R) (D) 0 |  0 |
| Y2 |  0 |  57 |  1582 |    41 |         0 |  0 |
| Y1 |  0 |  38 |   679 |    35 |         0 |  0 |
| Y0 |  0 |   0 |     0 |     0 |         0 |  0 |
+----+----+-----+-------+-------+-----------+----+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g18       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+-------+-----------+----+
|    | X0 | X1  | X2    | X3    | X4        | X5 |
+----+----+-----+-------+-------+-----------+----+
| Y7 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y6 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y5 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y4 |  0 |   0 |     0 |     0 |         0 |  0 |
| Y3 |  0 |   0 |   931 |  1501 | (R) (D) 0 |  0 |
| Y2 |  0 |  57 |  1582 |    41 |         0 |  0 |
| Y1 |  0 |  38 |   679 |    35 |         0 |  0 |
| Y0 |  0 |   0 |     0 |     0 |         0 |  0 |
+----+----+-----+-------+-------+-----------+----+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| g19       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+-------+-----------+----+
|    | X0 | X1 | X2    | X3    | X4        | X5 |
+----+----+----+-------+-------+-----------+----+
| Y7 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y6 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y5 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y4 |  0 |  0 |     7 |     0 |         0 |  0 |
| Y3 |  0 |  0 |   789 |  1252 | (R) (D) 0 |  0 |
| Y2 |  0 |  3 |  1414 |    46 |         0 |  0 |
| Y1 |  0 |  2 |   560 |    23 |         0 |  0 |
| Y0 |  0 |  0 |     0 |     0 |         0 |  0 |
+----+----+----+-------+-------+-----------+----+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g20       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------+--------------+-------+
|    | X0 | X1 | X2 | X3   | X4           | X5    |
+----+----+----+----+------+--------------+-------+
| Y7 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y6 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y5 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y4 |  0 |  0 |  0 |  228 | (R) (D) 1615 |  2164 |
| Y3 |  0 |  0 |  0 |    0 |            0 |   857 |
| Y2 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y1 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y0 |  0 |  0 |  0 |    0 |            0 |     0 |
+----+----+----+----+------+--------------+-------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g21       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+------+--------------+-------+
|    | X0 | X1 | X2 | X3   | X4           | X5    |
+----+----+----+----+------+--------------+-------+
| Y7 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y6 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y5 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y4 |  0 |  0 |  0 |  228 | (R) (D) 1615 |  2164 |
| Y3 |  0 |  0 |  0 |    0 |            0 |   857 |
| Y2 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y1 |  0 |  0 |  0 |    0 |            0 |     0 |
| Y0 |  0 |  0 |  0 |    0 |            0 |     0 |
+----+----+----+----+------+--------------+-------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g22       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-----+--------------+-------+
|    | X0 | X1 | X2 | X3  | X4           | X5    |
+----+----+----+----+-----+--------------+-------+
| Y7 |  0 |  0 |  0 |   0 |            0 |     0 |
| Y6 |  0 |  0 |  0 |   0 |            0 |     0 |
| Y5 |  0 |  0 |  0 |   0 |           33 |   216 |
| Y4 |  0 |  0 |  0 |  25 | (R) (D) 1679 |  1581 |
| Y3 |  0 |  0 |  0 |   0 |            2 |   535 |
| Y2 |  0 |  0 |  0 |   0 |            0 |    25 |
| Y1 |  0 |  0 |  0 |   0 |            0 |     0 |
| Y0 |  0 |  0 |  0 |   0 |            0 |     0 |
+----+----+----+----+-----+--------------+-------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g23       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-----------+----+
|    | X0 | X1 | X2    | X3   | X4        | X5 |
+----+----+----+-------+------+-----------+----+
| Y7 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y5 |  0 |  0 |  2046 |  402 |         0 |  0 |
| Y4 |  0 |  4 |  1312 |  332 | (R) (D) 0 |  0 |
| Y3 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |    0 |         0 |  0 |
+----+----+----+-------+------+-----------+----+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g24       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-----------+----+
|    | X0 | X1 | X2    | X3   | X4        | X5 |
+----+----+----+-------+------+-----------+----+
| Y7 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y5 |  0 |  0 |  2540 |  514 |         0 |  0 |
| Y4 |  0 |  0 |  1469 |  341 | (R) (D) 0 |  0 |
| Y3 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |    0 |         0 |  0 |
+----+----+----+-------+------+-----------+----+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g25       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-----------+----+
|    | X0 | X1 | X2    | X3   | X4        | X5 |
+----+----+----+-------+------+-----------+----+
| Y7 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y5 |  0 |  0 |  2540 |  514 |         0 |  0 |
| Y4 |  0 |  0 |  1469 |  341 | (R) (D) 0 |  0 |
| Y3 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |    0 |         0 |  0 |
+----+----+----+-------+------+-----------+----+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g26       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+------+-----------+----+
|    | X0 | X1 | X2    | X3   | X4        | X5 |
+----+----+----+-------+------+-----------+----+
| Y7 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y6 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y5 |  0 |  0 |  2164 |  429 |         0 |  0 |
| Y4 |  0 |  0 |  1183 |  320 | (R) (D) 0 |  0 |
| Y3 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |    0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |    0 |         0 |  0 |
+----+----+----+-------+------+-----------+----+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g27       | BUFGCE/O        | X4Y4              |       |             |               | X4Y4     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+----+----+-----------+----+
|    | X0    | X1   | X2 | X3 | X4        | X5 |
+----+-------+------+----+----+-----------+----+
| Y7 |     0 |    0 |  0 |  0 |         0 |  0 |
| Y6 |   137 |    0 |  0 |  0 |         0 |  0 |
| Y5 |  2823 |  304 |  0 |  0 |         0 |  0 |
| Y4 |  1600 |    0 |  0 |  0 | (R) (D) 0 |  0 |
| Y3 |     0 |    0 |  0 |  0 |         0 |  0 |
| Y2 |     0 |    0 |  0 |  0 |         0 |  0 |
| Y1 |     0 |    0 |  0 |  0 |         0 |  0 |
| Y0 |     0 |    0 |  0 |  0 |         0 |  0 |
+----+-------+------+----+----+-----------+----+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g28       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+----+-----------+----+
|    | X0   | X1    | X2    | X3 | X4        | X5 |
+----+------+-------+-------+----+-----------+----+
| Y7 |  931 |  1501 |    38 |  0 | (R) (D) 0 |  0 |
| Y6 |    0 |   209 |  2185 |  0 |         0 |  0 |
| Y5 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y4 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y3 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y2 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y1 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y0 |    0 |     0 |     0 |  0 |         0 |  0 |
+----+------+-------+-------+----+-----------+----+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| g29       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+----+-----------+----+
|    | X0   | X1    | X2    | X3 | X4        | X5 |
+----+------+-------+-------+----+-----------+----+
| Y7 |  287 |  1668 |   117 |  0 | (R) (D) 0 |  0 |
| Y6 |    0 |   250 |  1773 |  1 |         0 |  0 |
| Y5 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y4 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y3 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y2 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y1 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y0 |    0 |     0 |     0 |  0 |         0 |  0 |
+----+------+-------+-------+----+-----------+----+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g30       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+-------+-----------+----+
|    | X0 | X1 | X2    | X3    | X4        | X5 |
+----+----+----+-------+-------+-----------+----+
| Y7 |  0 |  0 |  1455 |   931 |         0 |  0 |
| Y6 |  0 |  0 |    46 |    31 | (R) (D) 0 |  0 |
| Y5 |  0 |  0 |    57 |  2287 |        57 |  0 |
| Y4 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y3 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |     0 |         0 |  0 |
+----+----+----+-------+-------+-----------+----+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g31       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-------+-------+-----------+----+
|    | X0 | X1 | X2    | X3    | X4        | X5 |
+----+----+----+-------+-------+-----------+----+
| Y7 |  0 |  0 |  1062 |   971 |         0 |  0 |
| Y6 |  0 |  0 |    17 |   172 | (R) (D) 2 |  0 |
| Y5 |  0 |  0 |    78 |  1768 |        26 |  0 |
| Y4 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y3 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y2 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y1 |  0 |  0 |     0 |     0 |         0 |  0 |
| Y0 |  0 |  0 |     0 |     0 |         0 |  0 |
+----+----+----+-------+-------+-----------+----+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g32       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+----+-----------+----+
|    | X0   | X1    | X2    | X3 | X4        | X5 |
+----+------+-------+-------+----+-----------+----+
| Y7 |    0 |   421 |  1297 |  0 |         0 |  0 |
| Y6 |  887 |  1428 |    63 |  0 | (R) (D) 0 |  0 |
| Y5 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y4 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y3 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y2 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y1 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y0 |    0 |     0 |     0 |  0 |         0 |  0 |
+----+------+-------+-------+----+-----------+----+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g33       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+-------+----+-----------+----+
|    | X0    | X1    | X2    | X3 | X4        | X5 |
+----+-------+-------+-------+----+-----------+----+
| Y7 |     0 |   703 |  1444 |  0 | (R) (D) 0 |  0 |
| Y6 |  1140 |  1558 |    19 |  0 |         0 |  0 |
| Y5 |     0 |     0 |     0 |  0 |         0 |  0 |
| Y4 |     0 |     0 |     0 |  0 |         0 |  0 |
| Y3 |     0 |     0 |     0 |  0 |         0 |  0 |
| Y2 |     0 |     0 |     0 |  0 |         0 |  0 |
| Y1 |     0 |     0 |     0 |  0 |         0 |  0 |
| Y0 |     0 |     0 |     0 |  0 |         0 |  0 |
+----+-------+-------+-------+----+-----------+----+


43. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g34       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+-------+----+-----------+----+
|    | X0   | X1    | X2    | X3 | X4        | X5 |
+----+------+-------+-------+----+-----------+----+
| Y7 |    0 |   648 |  1134 |  0 | (R) (D) 0 |  0 |
| Y6 |  830 |  1484 |     0 |  0 |         0 |  0 |
| Y5 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y4 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y3 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y2 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y1 |    0 |     0 |     0 |  0 |         0 |  0 |
| Y0 |    0 |     0 |     0 |  0 |         0 |  0 |
+----+------+-------+-------+----+-----------+----+


44. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
| g35       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----+----+----+-----------+----+
|    | X0    | X1 | X2 | X3 | X4        | X5 |
+----+-------+----+----+----+-----------+----+
| Y7 |  1896 |  0 |  0 |  0 |         0 |  0 |
| Y6 |  2968 |  0 |  0 |  0 | (R) (D) 0 |  0 |
| Y5 |     0 |  0 |  0 |  0 |         0 |  0 |
| Y4 |     0 |  0 |  0 |  0 |         0 |  0 |
| Y3 |     0 |  0 |  0 |  0 |         0 |  0 |
| Y2 |     0 |  0 |  0 |  0 |         0 |  0 |
| Y1 |     0 |  0 |  0 |  0 |         0 |  0 |
| Y0 |     0 |  0 |  0 |  0 |         0 |  0 |
+----+-------+----+----+----+-----------+----+


45. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g36       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+
|    | X0 | X1 | X2 | X3 | X4        | X5    |
+----+----+----+----+----+-----------+-------+
| Y7 |  0 |  0 |  0 |  0 | (R) (D) 0 |  2432 |
| Y6 |  0 |  0 |  0 |  0 |         0 |  2432 |
| Y5 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y1 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 |     0 |
+----+----+----+----+----+-----------+-------+


46. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| g37       | BUFGCE/O        | X4Y7              |       |             |               | X4Y7     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+------------+-------+
|    | X0 | X1 | X2 | X3 | X4         | X5    |
+----+----+----+----+----+------------+-------+
| Y7 |  0 |  0 |  0 |  0 | (R) (D) 88 |  2232 |
| Y6 |  0 |  0 |  0 |  0 |         37 |  1739 |
| Y5 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y4 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y3 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y1 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |          0 |     0 |
+----+----+----+----+----+------------+-------+


47. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g38       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------+-----------+-----+
|    | X0 | X1 | X2   | X3    | X4        | X5  |
+----+----+----+------+-------+-----------+-----+
| Y7 |  0 |  0 |  652 |   112 |         0 |   0 |
| Y6 |  0 |  0 |  412 |  2168 |      1425 |  95 |
| Y5 |  0 |  0 |    0 |     0 | (R) (D) 0 |   0 |
| Y4 |  0 |  0 |    0 |     0 |         0 |   0 |
| Y3 |  0 |  0 |    0 |     0 |         0 |   0 |
| Y2 |  0 |  0 |    0 |     0 |         0 |   0 |
| Y1 |  0 |  0 |    0 |     0 |         0 |   0 |
| Y0 |  0 |  0 |    0 |     0 |         0 |   0 |
+----+----+----+------+-------+-----------+-----+


48. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g39       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------+-------+--------------+-----+
|    | X0 | X1 | X2   | X3    | X4           | X5  |
+----+----+----+------+-------+--------------+-----+
| Y7 |  0 |  0 |  532 |    84 |            0 |   0 |
| Y6 |  0 |  0 |  277 |  1820 | (R) (D) 1312 |  71 |
| Y5 |  0 |  0 |    0 |     0 |            0 |   0 |
| Y4 |  0 |  0 |    0 |     0 |            0 |   0 |
| Y3 |  0 |  0 |    0 |     0 |            0 |   0 |
| Y2 |  0 |  0 |    0 |     0 |            0 |   0 |
| Y1 |  0 |  0 |    0 |     0 |            0 |   0 |
| Y0 |  0 |  0 |    0 |     0 |            0 |   0 |
+----+----+----+------+-------+--------------+-----+


49. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g40       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-----------+-------+
|    | X0 | X1 | X2 | X3 | X4        | X5    |
+----+----+----+----+----+-----------+-------+
| Y7 |  0 |  0 |  0 |  0 |         0 |   957 |
| Y6 |  0 |  0 |  0 |  0 | (R) (D) 0 |  2345 |
| Y5 |  0 |  0 |  0 |  0 |         0 |  1562 |
| Y4 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y3 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y1 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |         0 |     0 |
+----+----+----+----+----+-----------+-------+


50. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
| g41       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+----+-------------+-------+
|    | X0 | X1 | X2 | X3 | X4          | X5    |
+----+----+----+----+----+-------------+-------+
| Y7 |  0 |  0 |  0 |  0 |          98 |   964 |
| Y6 |  0 |  0 |  0 |  0 | (R) (D) 591 |  1851 |
| Y5 |  0 |  0 |  0 |  0 |          75 |   517 |
| Y4 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y3 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y2 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y1 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y0 |  0 |  0 |  0 |  0 |           0 |     0 |
+----+----+----+----+----+-------------+-------+


51. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
| g42       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4864 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+-------------+------+
|    | X0 | X1 | X2 | X3    | X4          | X5   |
+----+----+----+----+-------+-------------+------+
| Y7 |  0 |  0 |  0 |  1596 |         636 |    0 |
| Y6 |  0 |  0 |  0 |    38 | (R) (D) 162 |    0 |
| Y5 |  0 |  0 |  0 |    19 |        2242 |  171 |
| Y4 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y3 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y2 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y1 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y0 |  0 |  0 |  0 |     0 |           0 |    0 |
+----+----+----+----+-------+-------------+------+


52. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| g43       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        4096 |        0 |              0 |        0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+-------+-------------+------+
|    | X0 | X1 | X2 | X3    | X4          | X5   |
+----+----+----+----+-------+-------------+------+
| Y7 |  0 |  0 |  0 |  1200 |         507 |    0 |
| Y6 |  0 |  0 |  0 |    30 | (R) (D) 700 |   26 |
| Y5 |  0 |  0 |  0 |     0 |        1493 |  140 |
| Y4 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y3 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y2 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y1 |  0 |  0 |  0 |     0 |           0 |    0 |
| Y0 |  0 |  0 |  0 |     0 |           0 |    0 |
+----+----+----+----+-------+-------------+------+


53. Device Cell Placement Summary for Global Clock g44
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g44       | BUFGCE/O        | X4Y3              |       |             |               | X4Y3     |        5011 |        0 |              0 |        0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-------+------+------------+------+
|    | X0 | X1  | X2    | X3   | X4         | X5   |
+----+----+-----+-------+------+------------+------+
| Y7 |  0 |   0 |     0 |    0 |          0 |    0 |
| Y6 |  0 |   0 |    32 |   27 |          4 |    0 |
| Y5 |  0 |   0 |     0 |    1 |          1 |   53 |
| Y4 |  0 |   0 |    14 |  206 |         39 |   73 |
| Y3 |  0 |   0 |     4 |  325 | (R) (D) 30 |  441 |
| Y2 |  0 |   0 |     6 |   55 |         12 |  482 |
| Y1 |  0 |  33 |  1508 |   93 |        851 |  279 |
| Y0 |  0 |   0 |   438 |    0 |          4 |    0 |
+----+----+-----+-------+------+------------+------+


54. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                  |
| g2        | 10    | BUFG_PS/O       | None       |        1873 |               0 | 1837 |     36 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                       |
| g44       | 0     | BUFGCE/O        | None       |           0 |             438 |  438 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0+       | 2     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                  |
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                  |
| g2+       | 10    | BUFG_PS/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                       |
| g44+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          85 |               0 |  85 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |         561 |               0 | 437 |    116 |    0 |    0 |   8 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g3+       | 14    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2                                                                    |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4                                                                    |
| g8        | 22    | BUFGCE/O        | None       |           0 |              19 |  19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g11       | 5     | BUFGCE/O        | None       |           0 |              49 |  49 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |               4 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1 |
| g1        | 8     | BUFGCE/O        | None       |        1392 |               0 | 919 |    456 |    0 |    0 |  16 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3 |
| g2        | 10    | BUFG_PS/O       | None       |         107 |               0 | 106 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0      |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         202 |               0 | 202 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                 |
| g2        | 10    | BUFG_PS/O       | None       |         880 |               0 | 880 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                      |
| g16       | 17    | BUFGCE/O        | None       |           0 |              28 |  28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0    |
| g17       | 12    | BUFGCE/O        | None       |           0 |              38 |  38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]           |
| g18       | 9     | BUFGCE/O        | None       |           0 |              38 |  38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]         |
| g19       | 18    | BUFGCE/O        | None       |           0 |               2 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |              33 |  33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        2190 |               0 | 2173 |     17 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                 |
| g1        | 8     | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                 |
| g2        | 10    | BUFG_PS/O       | None       |        5505 |               0 | 5293 |    212 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                      |
| g16       | 17    | BUFGCE/O        | None       |           0 |             460 |  460 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0    |
| g17       | 12    | BUFGCE/O        | None       |           0 |             679 |  679 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]           |
| g18       | 9     | BUFGCE/O        | None       |           0 |             679 |  679 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]         |
| g19       | 18    | BUFGCE/O        | None       |           0 |             560 |  560 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |            1508 | 1508 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        5099 |               0 | 4890 |    209 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |         108 |               0 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         436 |               0 |  426 |     10 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g8        | 22    | BUFGCE/O        | None       |           0 |            1003 | 1003 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9        | 3     | BUFGCE/O        | None       |           0 |             608 |  608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g10       | 1     | BUFGCE/O        | None       |           0 |             608 |  608 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g11       | 5     | BUFGCE/O        | None       |           0 |             892 |  892 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g16       | 17    | BUFGCE/O        | None       |           0 |              70 |   70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17       | 12    | BUFGCE/O        | None       |           0 |              35 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18       | 9     | BUFGCE/O        | None       |           0 |              35 |   35 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19       | 18    | BUFGCE/O        | None       |           0 |              23 |   23 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |              93 |   93 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        4021 |               0 | 4003 |     17 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |        6852 |               0 | 5270 |   1527 |    1 |    0 |  54 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         921 |               0 |  921 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g3+       | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2                                                                    |
| g8        | 22    | BUFGCE/O        | None       |           0 |             992 |  992 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9        | 3     | BUFGCE/O        | None       |           0 |            1756 | 1756 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1756 | 1756 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g11       | 5     | BUFGCE/O        | None       |           0 |            1012 | 1012 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g16+      | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |             851 |  851 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |          82 |               0 |   82 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                  |
| g1        | 8     | BUFGCE/O        | None       |       10566 |               0 | 8755 |   1746 |    0 |    0 |  64 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                  |
| g2        | 10    | BUFG_PS/O       | None       |        1328 |               0 | 1327 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                       |
| g4+       | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4                  |
| g44       | 0     | BUFGCE/O        | None       |           0 |             279 |  279 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        1818 |               0 | 1633 |    185 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                 |
| g2+       | 10    | BUFG_PS/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                      |
| g5        | 11    | BUFGCE/O        | None       |           0 |              25 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0    |
| g16       | 17    | BUFGCE/O        | None       |           0 |              42 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0    |
| g17       | 12    | BUFGCE/O        | None       |           0 |              57 |   57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]           |
| g18       | 9     | BUFGCE/O        | None       |           0 |              57 |   57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]         |
| g19       | 18    | BUFGCE/O        | None       |           0 |               3 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9484 |               0 | 9010 |    474 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                 |
| g2        | 10    | BUFG_PS/O       | None       |          25 |               0 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                      |
| g5        | 11    | BUFGCE/O        | None       |           0 |             132 |  132 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0    |
| g6        | 4     | BUFGCE/O        | None       |           0 |             108 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]           |
| g7        | 13    | BUFGCE/O        | None       |           0 |             108 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]         |
| g16       | 17    | BUFGCE/O        | None       |           0 |            1386 | 1386 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0    |
| g17       | 12    | BUFGCE/O        | None       |           0 |            1582 | 1582 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]           |
| g18       | 9     | BUFGCE/O        | None       |           0 |            1582 | 1582 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]         |
| g19       | 18    | BUFGCE/O        | None       |           0 |            1414 | 1414 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |               6 |    6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9113 |               0 | 8740 |    369 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |         170 |               0 |  103 |     65 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         365 |               0 |  365 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |              38 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |              24 |   24 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |              24 |   24 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g8        | 22    | BUFGCE/O        | None       |           0 |            1567 | 1567 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9        | 3     | BUFGCE/O        | None       |           0 |            1919 | 1919 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g10       | 1     | BUFGCE/O        | None       |           0 |            1919 | 1919 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g11       | 5     | BUFGCE/O        | None       |           0 |            1638 | 1638 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g16       | 17    | BUFGCE/O        | None       |           0 |              62 |   62 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17       | 12    | BUFGCE/O        | None       |           0 |              41 |   41 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18       | 9     | BUFGCE/O        | None       |           0 |              41 |   41 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19       | 18    | BUFGCE/O        | None       |           0 |              46 |   46 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |              55 |   55 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        3909 |               0 | 3708 |    198 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |        7914 |               0 | 6074 |   1781 |    3 |    0 |  56 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          22 |               0 |   22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g3        | 14    | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2                                                                    |
| g5+       | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6+       | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7+       | 13    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g8        | 22    | BUFGCE/O        | None       |           0 |             493 |  493 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9        | 3     | BUFGCE/O        | None       |           0 |             581 |  581 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g10       | 1     | BUFGCE/O        | None       |           0 |             581 |  581 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g11       | 5     | BUFGCE/O        | None       |           0 |             502 |  502 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g16+      | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g22+      | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |              12 |   12 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |         653 |               0 |  562 |     91 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |       11876 |               0 | 9708 |   2117 |    0 |    0 |  50 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |        1240 |               0 | 1239 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g4        | 20    | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4                                                                    |
| g8        | 22    | BUFGCE/O        | None       |           0 |               7 |    7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g22       | 23    | BUFGCE/O        | None       |           0 |              25 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |             482 |  482 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6881 |               0 | 6673 |    208 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        6215 |               0 | 5832 |    383 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g5        | 11    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g12       | 19    | BUFGCE/O        | None       |           0 |             720 |  720 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             814 |  814 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             814 |  814 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             219 |  219 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11602 |               0 | 11489 |    111 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          43 |               0 |    42 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |            1543 |  1543 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |            1906 |  1906 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |            1906 |  1906 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g12       | 19    | BUFGCE/O        | None       |           0 |             836 |   836 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             936 |   936 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             936 |   936 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |            1334 |  1334 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g16       | 17    | BUFGCE/O        | None       |           0 |             775 |   775 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17       | 12    | BUFGCE/O        | None       |           0 |             931 |   931 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18       | 9     | BUFGCE/O        | None       |           0 |             931 |   931 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19       | 18    | BUFGCE/O        | None       |           0 |             789 |   789 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |               4 |     4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9867 |               0 | 9538 |    326 |    1 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |         585 |               0 |  370 |    208 |    1 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         582 |               0 |  582 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |             308 |  308 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |             394 |  394 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |             394 |  394 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g11       | 5     | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g12       | 19    | BUFGCE/O        | None       |           0 |             240 |  240 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             192 |  192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             192 |  192 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             385 |  385 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g16       | 17    | BUFGCE/O        | None       |           0 |            1273 | 1273 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17       | 12    | BUFGCE/O        | None       |           0 |            1501 | 1501 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18       | 9     | BUFGCE/O        | None       |           0 |            1501 | 1501 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19       | 18    | BUFGCE/O        | None       |           0 |            1252 | 1252 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |             325 |  325 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7675 |               0 | 7156 |    514 |    2 |    0 |   3 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |        2322 |               0 | 1561 |    727 |    2 |    0 |  32 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          83 |               0 |   83 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |             146 |  146 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |             328 |  328 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |             328 |  328 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g8        | 22    | BUFGCE/O        | None       |           0 |              15 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0       |
| g9+       | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g11       | 5     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g12       | 19    | BUFGCE/O        | None       |           0 |             437 |  437 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             569 |  569 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             569 |  569 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             240 |  240 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g16+      | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0       |
| g17+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g18+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g19+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g20+      | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21+      | 15    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | 23    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       10289 |               0 | 9893 |    382 |    0 |    0 |  14 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |        1294 |               0 |  867 |    410 |    0 |    0 |  16 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |        1112 |               0 | 1111 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |            1660 | 1660 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |            1919 | 1919 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |            1919 | 1919 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g12       | 19    | BUFGCE/O        | None       |           0 |              11 |   11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g20       | 16    | BUFGCE/O        | None       |           0 |             857 |  857 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21       | 15    | BUFGCE/O        | None       |           0 |             857 |  857 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | 23    | BUFGCE/O        | None       |           0 |             535 |  535 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |             441 |  441 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9650 |               0 | 9324 |    322 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                         |
| g27       | 9     | BUFGCE/O        | None       |           0 |            1600 | 1600 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7015 |               0 | 6430 |    585 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g12       | 19    | BUFGCE/O        | None       |           0 |              44 |   44 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |              60 |   60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |              60 |   60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |              42 |   42 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g23       | 22    | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11432 |               0 | 10941 |    489 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |           3 |               0 |     3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         300 |               0 |   300 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g12       | 19    | BUFGCE/O        | None       |           0 |             497 |   497 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             717 |   717 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             717 |   717 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             618 |   618 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g19       | 18    | BUFGCE/O        | None       |           0 |               7 |     7 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g23       | 22    | BUFGCE/O        | None       |           0 |            1312 |  1312 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24       | 3     | BUFGCE/O        | None       |           0 |            1469 |  1469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25       | 1     | BUFGCE/O        | None       |           0 |            1469 |  1469 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26       | 12    | BUFGCE/O        | None       |           0 |            1183 |  1183 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g44       | 0     | BUFGCE/O        | None       |           0 |              14 |    14 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9454 |               0 | 8959 |    492 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |          65 |               0 |   60 |      2 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         396 |               0 |  396 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g12       | 19    | BUFGCE/O        | None       |           0 |             903 |  903 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |            1119 | 1119 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |            1119 | 1119 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             942 |  942 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g19+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g20       | 16    | BUFGCE/O        | None       |           0 |             228 |  228 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21       | 15    | BUFGCE/O        | None       |           0 |             228 |  228 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | 23    | BUFGCE/O        | None       |           0 |              25 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g23       | 22    | BUFGCE/O        | None       |           0 |             332 |  332 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24       | 3     | BUFGCE/O        | None       |           0 |             341 |  341 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25       | 1     | BUFGCE/O        | None       |           0 |             341 |  341 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26       | 12    | BUFGCE/O        | None       |           0 |             320 |  320 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g44       | 0     | BUFGCE/O        | None       |           0 |             206 |  206 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9417 |               0 | 9131 |    228 |    6 |    0 |  52 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |          99 |               0 |   91 |      2 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          70 |               0 |   70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |              78 |   78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g6        | 4     | BUFGCE/O        | None       |           0 |             185 |  185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]              |
| g7        | 13    | BUFGCE/O        | None       |           0 |             185 |  185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g12       | 19    | BUFGCE/O        | None       |           0 |             408 |  408 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g13       | 7     | BUFGCE/O        | None       |           0 |             457 |  457 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g14       | 6     | BUFGCE/O        | None       |           0 |             457 |  457 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g15       | 21    | BUFGCE/O        | None       |           0 |             316 |  316 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g19+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g20       | 16    | BUFGCE/O        | None       |           0 |            1615 | 1615 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21       | 15    | BUFGCE/O        | None       |           0 |            1615 | 1615 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | 23    | BUFGCE/O        | None       |           0 |            1679 | 1679 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g23+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g44       | 0     | BUFGCE/O        | None       |           0 |              39 |   39 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       13117 |               0 | 11909 |   1143 |    0 |    0 |  64 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          80 |               0 |    79 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g5        | 11    | BUFGCE/O        | None       |           0 |             164 |   164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0       |
| g20       | 16    | BUFGCE/O        | None       |           0 |            2164 |  2164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]              |
| g21       | 15    | BUFGCE/O        | None       |           0 |            2164 |  2164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g22       | 23    | BUFGCE/O        | None       |           0 |            1581 |  1581 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |              73 |    73 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       12054 |               0 | 11893 |    161 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                         |
| g27       | 9     | BUFGCE/O        | None       |           0 |            2823 |  2823 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7000 |               0 | 6564 |    436 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                         |
| g27       | 9     | BUFGCE/O        | None       |           0 |             304 |  304 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11394 |               0 | 11060 |    334 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          45 |               0 |    45 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g23       | 22    | BUFGCE/O        | None       |           0 |            2046 |  2046 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24       | 3     | BUFGCE/O        | None       |           0 |            2540 |  2540 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25       | 1     | BUFGCE/O        | None       |           0 |            2540 |  2540 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26       | 12    | BUFGCE/O        | None       |           0 |            2164 |  2164 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g30       | 4     | BUFGCE/O        | None       |           0 |              57 |    57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |              78 |    78 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       10728 |               0 | 10316 |    412 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1+       | 8     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |           1 |               0 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g23       | 22    | BUFGCE/O        | None       |           0 |             402 |   402 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24       | 3     | BUFGCE/O        | None       |           0 |             514 |   514 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25       | 1     | BUFGCE/O        | None       |           0 |             514 |   514 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26       | 12    | BUFGCE/O        | None       |           0 |             429 |   429 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g30       | 4     | BUFGCE/O        | None       |           0 |            2287 |  2287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |            1768 |  1768 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |              19 |    19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g44       | 0     | BUFGCE/O        | None       |           0 |               1 |     1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8438 |               0 | 8243 |    120 |    0 |    0 |  75 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g1        | 8     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          38 |               0 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g22       | 23    | BUFGCE/O        | None       |           0 |              33 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g23+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g24+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]              |
| g25+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g26+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g30       | 4     | BUFGCE/O        | None       |           0 |              57 |   57 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |              26 |   26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g38+      | 15    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g40+      | 13    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |              75 |   75 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |            2242 | 2242 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |            1493 | 1493 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11846 |               0 | 10725 |   1086 |    0 |    0 |  34 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |          62 |               0 |    61 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g22       | 23    | BUFGCE/O        | None       |           0 |             216 |   216 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g40       | 13    | BUFGCE/O        | None       |           0 |            1562 |  1562 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |             517 |   517 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |             171 |   171 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |             140 |   140 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |              53 |    53 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       12520 |               0 | 12328 |    190 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g27       | 9     | BUFGCE/O        | None       |           0 |             137 |   137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g32       | 22    | BUFGCE/O        | None       |           0 |             887 |   887 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | 7     | BUFGCE/O        | None       |           0 |            1140 |  1140 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34       | 11    | BUFGCE/O        | None       |           0 |             830 |   830 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35       | 12    | BUFGCE/O        | None       |           0 |            2968 |  2968 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


87. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        8929 |               0 | 8541 |    386 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g28       | 1     | BUFGCE/O        | None       |           0 |             209 |  209 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | 5     | BUFGCE/O        | None       |           0 |             250 |  250 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g32       | 22    | BUFGCE/O        | None       |           0 |            1428 | 1428 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | 7     | BUFGCE/O        | None       |           0 |            1558 | 1558 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34       | 11    | BUFGCE/O        | None       |           0 |            1484 | 1484 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       11365 |               0 | 10895 |    468 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         455 |               0 |   455 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g28       | 1     | BUFGCE/O        | None       |           0 |            2185 |  2185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | 5     | BUFGCE/O        | None       |           0 |            1773 |  1773 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30       | 4     | BUFGCE/O        | None       |           0 |              46 |    46 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |              17 |    17 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32       | 22    | BUFGCE/O        | None       |           0 |              63 |    63 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | 7     | BUFGCE/O        | None       |           0 |              19 |    19 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34+      | 11    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g38       | 15    | BUFGCE/O        | None       |           0 |             412 |   412 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |             277 |   277 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g44       | 0     | BUFGCE/O        | None       |           0 |              32 |    32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       10266 |               0 | 9816 |    446 |    0 |    0 |   4 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         265 |               0 |  265 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g28+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | 5     | BUFGCE/O        | None       |           0 |               1 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30       | 4     | BUFGCE/O        | None       |           0 |              31 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |             172 |  172 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g38       | 15    | BUFGCE/O        | None       |           0 |            2168 | 2168 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |            1820 | 1820 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |              38 |   38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |              30 |   30 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |              27 |   27 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9163 |               0 | 8737 |    412 |    0 |    0 |  14 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |         205 |               0 |  205 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g27+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g28+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29+      | 5     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |               2 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g36+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g37       | 21    | BUFGCE/O        | None       |           0 |              37 |   37 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g38       | 15    | BUFGCE/O        | None       |           0 |            1425 | 1425 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |            1312 | 1312 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g40+      | 13    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |             591 |  591 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |             162 |  162 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |             700 |  700 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
| g44       | 0     | BUFGCE/O        | None       |           0 |               4 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       13985 |               0 | 13805 |    174 |    0 |    0 |   6 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g2        | 10    | BUFG_PS/O       | None       |           2 |               0 |     2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                                         |
| g36       | 3     | BUFGCE/O        | None       |           0 |            2432 |  2432 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g37       | 21    | BUFGCE/O        | None       |           0 |            1739 |  1739 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g38       | 15    | BUFGCE/O        | None       |           0 |              95 |    95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |              71 |    71 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g40       | 13    | BUFGCE/O        | None       |           0 |            2345 |  2345 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |            1851 |  1851 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g43       | 19    | BUFGCE/O        | None       |           0 |              26 |    26 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


92. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9884 |               0 | 9528 |    356 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                 |
| g28       | 1     | BUFGCE/O        | None       |           0 |             931 |  931 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]         |
| g29       | 5     | BUFGCE/O        | None       |           0 |             287 |  287 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0 |
| g35       | 12    | BUFGCE/O        | None       |           0 |            1896 | 1896 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        9038 |               0 | 8740 |    298 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g28       | 1     | BUFGCE/O        | None       |           0 |            1501 | 1501 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | 5     | BUFGCE/O        | None       |           0 |            1668 | 1668 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g32       | 22    | BUFGCE/O        | None       |           0 |             421 |  421 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | 7     | BUFGCE/O        | None       |           0 |             703 |  703 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34       | 11    | BUFGCE/O        | None       |           0 |             648 |  648 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       12601 |               0 | 12263 |    338 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g28       | 1     | BUFGCE/O        | None       |           0 |              38 |    38 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29       | 5     | BUFGCE/O        | None       |           0 |             117 |   117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30       | 4     | BUFGCE/O        | None       |           0 |            1455 |  1455 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |            1062 |  1062 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32       | 22    | BUFGCE/O        | None       |           0 |            1297 |  1297 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33       | 7     | BUFGCE/O        | None       |           0 |            1444 |  1444 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34       | 11    | BUFGCE/O        | None       |           0 |            1134 |  1134 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g38       | 15    | BUFGCE/O        | None       |           0 |             652 |   652 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |             532 |   532 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       10348 |               0 | 10048 |    300 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g28+      | 1     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29+      | 5     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30       | 4     | BUFGCE/O        | None       |           0 |             931 |   931 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31       | 17    | BUFGCE/O        | None       |           0 |             971 |   971 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32+      | 22    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33+      | 7     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34+      | 11    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g38       | 15    | BUFGCE/O        | None       |           0 |             112 |   112 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39       | 18    | BUFGCE/O        | None       |           0 |              84 |    84 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |            1596 |  1596 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |            1200 |  1200 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |        7038 |               0 | 6580 |    458 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g28+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g29+      | 5     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g30+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g31+      | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g32+      | 22    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0       |
| g33+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g34+      | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g35+      | 12    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]              |
| g36+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g37       | 21    | BUFGCE/O        | None       |           0 |              88 |   88 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g38+      | 15    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1]            |
| g39+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0 |
| g40+      | 13    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |              98 |   98 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
| g42       | 6     | BUFGCE/O        | None       |           0 |             636 |  636 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1]            |
| g43       | 19    | BUFGCE/O        | None       |           0 |             507 |  507 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
| g0        | 2     | BUFGCE/O        | None       |       12754 |               0 | 12304 |    448 |    0 |    0 |   2 |  0 |    0 |   0 |       0 | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1                                                                    |
| g36       | 3     | BUFGCE/O        | None       |           0 |            2432 |  2432 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1]            |
| g37       | 21    | BUFGCE/O        | None       |           0 |            2232 |  2232 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0    |
| g40       | 13    | BUFGCE/O        | None       |           0 |             957 |   957 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1]            |
| g41       | 16    | BUFGCE/O        | None       |           0 |             964 |   964 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


