<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='88' type='373'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='87'>// an address in a vector load, then it&apos;s a no-op.</doc>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='88'>// Pack low parts of the input vector to the front of the</doc>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenDAGISel.inc' l='71433' u='r' c='_ZN4llvm19HexagonDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenDAGISel.inc' l='71433' u='r' c='_ZN4llvm19HexagonDAGToDAGISel10SelectCodeEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1876' c='_ZNK4llvm21HexagonTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2031' u='r' c='_ZNK4llvm21HexagonTargetLowering16WidenHvxTruncateENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='2036' u='r' c='_ZNK4llvm21HexagonTargetLowering16WidenHvxTruncateENS_7SDValueERNS_12SelectionDAGE'/>
