Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov 23 15:23:01 2022
| Host         : pc-u3-305-08 running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.954        0.000                      0                   83        0.532        0.000                      0                   83        3.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.954        0.000                      0                   83        0.532        0.000                      0                   83        3.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.890ns (18.730%)  route 3.862ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.939    10.615    duty_threshold[26]_i_2_n_0
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[20]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X103Y78        FDSE (Setup_fdse_C_CE)      -0.205    13.568    duty_threshold_reg[20]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.890ns (18.730%)  route 3.862ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.939    10.615    duty_threshold[26]_i_2_n_0
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[21]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X103Y78        FDSE (Setup_fdse_C_CE)      -0.205    13.568    duty_threshold_reg[21]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.890ns (18.730%)  route 3.862ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.939    10.615    duty_threshold[26]_i_2_n_0
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X103Y78        FDSE (Setup_fdse_C_CE)      -0.205    13.568    duty_threshold_reg[22]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.890ns (18.730%)  route 3.862ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.939    10.615    duty_threshold[26]_i_2_n_0
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X103Y78        FDRE (Setup_fdre_C_CE)      -0.205    13.568    duty_threshold_reg[23]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.890ns (18.730%)  route 3.862ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.939    10.615    duty_threshold[26]_i_2_n_0
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[9]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X103Y78        FDRE (Setup_fdre_C_CE)      -0.205    13.568    duty_threshold_reg[9]
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.890ns (18.753%)  route 3.856ns (81.247%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.933    10.609    duty_threshold[26]_i_2_n_0
    SLICE_X102Y75        FDRE                                         r  duty_threshold_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592    13.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDRE                                         r  duty_threshold_reg[19]/C
                         clock pessimism              0.424    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X102Y75        FDRE (Setup_fdre_C_CE)      -0.169    13.599    duty_threshold_reg[19]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.890ns (18.753%)  route 3.856ns (81.247%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.933    10.609    duty_threshold[26]_i_2_n_0
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592    13.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[1]/C
                         clock pessimism              0.424    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X102Y75        FDSE (Setup_fdse_C_CE)      -0.169    13.599    duty_threshold_reg[1]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.890ns (18.753%)  route 3.856ns (81.247%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.933    10.609    duty_threshold[26]_i_2_n_0
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592    13.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[2]/C
                         clock pessimism              0.424    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X102Y75        FDSE (Setup_fdse_C_CE)      -0.169    13.599    duty_threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.890ns (18.753%)  route 3.856ns (81.247%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.933    10.609    duty_threshold[26]_i_2_n_0
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592    13.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[3]/C
                         clock pessimism              0.424    13.804    
                         clock uncertainty           -0.035    13.768    
    SLICE_X102Y75        FDSE (Setup_fdse_C_CE)      -0.169    13.599    duty_threshold_reg[3]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            duty_threshold_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK rise@8.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.890ns (18.747%)  route 3.857ns (81.253%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.765     5.863    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.518     6.381 r  freq_count_reg[0]/Q
                         net (fo=4, routed)           1.232     7.613    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT3 (Prop_lut3_I2_O)        0.124     7.737 f  freq_count[26]_i_7/O
                         net (fo=1, routed)           0.782     8.519    freq_count[26]_i_7_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I2_O)        0.124     8.643 r  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.909     9.552    P_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.124     9.676 r  duty_threshold[26]_i_2/O
                         net (fo=27, routed)          0.934    10.610    duty_threshold[26]_i_2_n_0
    SLICE_X102Y78        FDSE                                         r  duty_threshold_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597    13.385    CLK_IBUF_BUFG
    SLICE_X102Y78        FDSE                                         r  duty_threshold_reg[12]/C
                         clock pessimism              0.424    13.809    
                         clock uncertainty           -0.035    13.773    
    SLICE_X102Y78        FDSE (Setup_fdse_C_CE)      -0.169    13.604    duty_threshold_reg[12]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 freq_count_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.276ns (40.346%)  route 0.408ns (59.654%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDSE (Prop_fdse_C_Q)         0.141     1.849 f  freq_count_reg[14]/Q
                         net (fo=3, routed)           0.215     2.064    freq_count_reg_n_0_[14]
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  freq_count[26]_i_9/O
                         net (fo=1, routed)           0.049     2.158    freq_count[26]_i_9_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.045     2.203 f  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.144     2.347    P_i_2_n_0
    SLICE_X104Y75        LUT2 (Prop_lut2_I0_O)        0.045     2.392 r  freq_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    freq_count[1]
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.230    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[1]/C
                         clock pessimism             -0.490     1.739    
    SLICE_X104Y75        FDSE (Hold_fdse_C_D)         0.121     1.860    freq_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 freq_count_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.360ns (55.011%)  route 0.294ns (44.989%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDSE (Prop_fdse_C_Q)         0.141     1.849 r  freq_count_reg[14]/Q
                         net (fo=3, routed)           0.151     2.000    freq_count_reg_n_0_[14]
    SLICE_X102Y77        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.111 r  freq_count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.143     2.255    freq_count_reg[16]_i_2_n_6
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.108     2.363 r  freq_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.363    freq_count[14]
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.232    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X103Y77        FDSE (Hold_fdse_C_D)         0.092     1.800    freq_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 freq_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.207ns (29.449%)  route 0.496ns (70.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.705    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y75        FDSE (Prop_fdse_C_Q)         0.164     1.869 f  freq_count_reg[0]/Q
                         net (fo=4, routed)           0.496     2.365    freq_count_reg_n_0_[0]
    SLICE_X104Y75        LUT1 (Prop_lut1_I0_O)        0.043     2.408 r  freq_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.408    freq_count[0]
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.230    CLK_IBUF_BUFG
    SLICE_X104Y75        FDSE                                         r  freq_count_reg[0]/C
                         clock pessimism             -0.524     1.705    
    SLICE_X104Y75        FDSE (Hold_fdse_C_D)         0.133     1.838    freq_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 freq_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.359ns (51.073%)  route 0.344ns (48.927%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.705    CLK_IBUF_BUFG
    SLICE_X103Y75        FDRE                                         r  freq_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDRE (Prop_fdre_C_Q)         0.141     1.846 r  freq_count_reg[7]/Q
                         net (fo=3, routed)           0.150     1.996    freq_count_reg_n_0_[7]
    SLICE_X102Y75        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.106 r  freq_count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.194     2.300    freq_count_reg[8]_i_2_n_5
    SLICE_X103Y75        LUT2 (Prop_lut2_I1_O)        0.108     2.408 r  freq_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.408    freq_count[7]
    SLICE_X103Y75        FDRE                                         r  freq_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.229    CLK_IBUF_BUFG
    SLICE_X103Y75        FDRE                                         r  freq_count_reg[7]/C
                         clock pessimism             -0.523     1.705    
    SLICE_X103Y75        FDRE (Hold_fdre_C_D)         0.092     1.797    freq_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 freq_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.445ns (62.715%)  route 0.265ns (37.285%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.706    CLK_IBUF_BUFG
    SLICE_X103Y76        FDRE                                         r  freq_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  freq_count_reg[10]/Q
                         net (fo=3, routed)           0.103     1.950    freq_count_reg_n_0_[10]
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     2.146 r  freq_count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.308    freq_count_reg[12]_i_2_n_5
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.108     2.416 r  freq_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.416    freq_count[11]
    SLICE_X103Y76        FDSE                                         r  freq_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.230    CLK_IBUF_BUFG
    SLICE_X103Y76        FDSE                                         r  freq_count_reg[11]/C
                         clock pessimism             -0.523     1.706    
    SLICE_X103Y76        FDSE (Hold_fdse_C_D)         0.092     1.798    freq_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 freq_count_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.361ns (48.382%)  route 0.385ns (51.618%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDSE (Prop_fdse_C_Q)         0.141     1.849 r  freq_count_reg[12]/Q
                         net (fo=3, routed)           0.190     2.039    freq_count_reg_n_0_[12]
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.148 r  freq_count_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.195     2.343    freq_count_reg[12]_i_2_n_4
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.111     2.454 r  freq_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.454    freq_count[12]
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.232    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[12]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X103Y77        FDSE (Hold_fdse_C_D)         0.091     1.799    freq_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 freq_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.360ns (48.240%)  route 0.386ns (51.760%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.706    CLK_IBUF_BUFG
    SLICE_X103Y76        FDRE                                         r  freq_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_fdre_C_Q)         0.141     1.847 r  freq_count_reg[10]/Q
                         net (fo=3, routed)           0.103     1.950    freq_count_reg_n_0_[10]
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.061 r  freq_count_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.283     2.344    freq_count_reg[12]_i_2_n_6
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.108     2.452 r  freq_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.452    freq_count[10]
    SLICE_X103Y76        FDRE                                         r  freq_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.230    CLK_IBUF_BUFG
    SLICE_X103Y76        FDRE                                         r  freq_count_reg[10]/C
                         clock pessimism             -0.523     1.706    
    SLICE_X103Y76        FDRE (Hold_fdre_C_D)         0.091     1.797    freq_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 freq_count_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.280ns (34.922%)  route 0.522ns (65.078%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDSE (Prop_fdse_C_Q)         0.141     1.849 f  freq_count_reg[14]/Q
                         net (fo=3, routed)           0.215     2.064    freq_count_reg_n_0_[14]
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  freq_count[26]_i_9/O
                         net (fo=1, routed)           0.049     2.158    freq_count[26]_i_9_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.045     2.203 f  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.258     2.461    P_i_2_n_0
    SLICE_X105Y78        LUT2 (Prop_lut2_I0_O)        0.049     2.510 r  freq_count[21]_i_1/O
                         net (fo=1, routed)           0.000     2.510    freq_count[21]
    SLICE_X105Y78        FDSE                                         r  freq_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X105Y78        FDSE                                         r  freq_count_reg[21]/C
                         clock pessimism             -0.490     1.743    
    SLICE_X105Y78        FDSE (Hold_fdse_C_D)         0.107     1.850    freq_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 freq_count_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.276ns (34.595%)  route 0.522ns (65.405%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDSE (Prop_fdse_C_Q)         0.141     1.849 f  freq_count_reg[14]/Q
                         net (fo=3, routed)           0.215     2.064    freq_count_reg_n_0_[14]
    SLICE_X105Y76        LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  freq_count[26]_i_9/O
                         net (fo=1, routed)           0.049     2.158    freq_count[26]_i_9_n_0
    SLICE_X105Y76        LUT5 (Prop_lut5_I4_O)        0.045     2.203 f  freq_count[26]_i_3/O
                         net (fo=30, routed)          0.258     2.461    P_i_2_n_0
    SLICE_X105Y78        LUT2 (Prop_lut2_I0_O)        0.045     2.506 r  freq_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.506    freq_count[20]
    SLICE_X105Y78        FDSE                                         r  freq_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X105Y78        FDSE                                         r  freq_count_reg[20]/C
                         clock pessimism             -0.490     1.743    
    SLICE_X105Y78        FDSE (Hold_fdse_C_D)         0.092     1.835    freq_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 freq_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            freq_count_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.397ns (50.774%)  route 0.385ns (49.226%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.598     1.708    CLK_IBUF_BUFG
    SLICE_X103Y77        FDRE                                         r  freq_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y77        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  freq_count_reg[15]/Q
                         net (fo=3, routed)           0.162     2.012    freq_count_reg_n_0_[15]
    SLICE_X102Y77        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.158 r  freq_count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.380    freq_count_reg[16]_i_2_n_4
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.110     2.490 r  freq_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.490    freq_count[16]
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.232    CLK_IBUF_BUFG
    SLICE_X103Y77        FDSE                                         r  freq_count_reg[16]/C
                         clock pessimism             -0.523     1.708    
    SLICE_X103Y77        FDSE (Hold_fdse_C_D)         0.107     1.815    freq_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.675    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X105Y79   P_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y76   duty_threshold_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y76   duty_threshold_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y76   duty_threshold_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y78   duty_threshold_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y78   duty_threshold_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y78   duty_threshold_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y78   duty_threshold_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X102Y77   duty_threshold_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y79   P_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y79   P_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   duty_threshold_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   duty_threshold_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y79   P_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y79   P_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y76   duty_threshold_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   duty_threshold_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X102Y78   duty_threshold_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 3.946ns (51.896%)  route 3.658ns (48.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.772     5.870    CLK_IBUF_BUFG
    SLICE_X105Y79        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.456     6.326 r  P_reg/Q
                         net (fo=1, routed)           3.658     9.983    P_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.490    13.474 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    13.474    P
    D18                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.332ns (52.787%)  route 1.192ns (47.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.599     1.709    CLK_IBUF_BUFG
    SLICE_X105Y79        FDRE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  P_reg/Q
                         net (fo=1, routed)           1.192     3.042    P_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.233 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     4.233    P
    D18                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.227ns  (logic 6.471ns (57.636%)  route 4.756ns (42.364%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.893 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.227 r  duty_threshold_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.000    11.227    duty_threshold10_out[5]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.598     5.386    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.132ns  (logic 6.376ns (57.275%)  route 4.756ns (42.725%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.893 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.132 r  duty_threshold_reg[26]_i_3/O[2]
                         net (fo=1, routed)           0.000    11.132    duty_threshold10_out[6]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.598     5.386    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.116ns  (logic 6.360ns (57.213%)  route 4.756ns (42.787%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.893 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.893    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.116 r  duty_threshold_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.000    11.116    duty_threshold10_out[4]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.598     5.386    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.967ns  (logic 6.211ns (56.632%)  route 4.756ns (43.368%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.967 r  duty_threshold_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.967    duty_threshold10_out[3]
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597     5.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.908ns  (logic 6.152ns (56.397%)  route 4.756ns (43.603%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.908 r  duty_threshold_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.908    duty_threshold10_out[2]
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597     5.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.785ns  (logic 6.029ns (55.900%)  route 4.756ns (44.100%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.785 r  duty_threshold_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.785    duty_threshold10_out[1]
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597     5.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[21]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.608ns  (logic 5.852ns (55.164%)  route 4.756ns (44.836%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.864     9.087 r  duty_threshold1/P[24]
                         net (fo=2, routed)           1.149    10.237    duty_threshold1_n_81
    SLICE_X103Y78        LUT2 (Prop_lut2_I0_O)        0.124    10.361 r  duty_threshold[23]_i_5/O
                         net (fo=1, routed)           0.000    10.361    duty_threshold[23]_i_5_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.608 r  duty_threshold_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.608    duty_threshold10_out[0]
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.597     5.385    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[20]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.251ns  (logic 5.481ns (53.466%)  route 4.770ns (46.534%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT3=1)
  Clock Path Skew:        5.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.864     9.087 r  duty_threshold1/P[4]
                         net (fo=1, routed)           1.163    10.251    duty_threshold1_n_101
    SLICE_X102Y76        FDSE                                         r  duty_threshold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.594     5.382    CLK_IBUF_BUFG
    SLICE_X102Y76        FDSE                                         r  duty_threshold_reg[0]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.085ns  (logic 5.481ns (54.345%)  route 4.604ns (45.655%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT3=1)
  Clock Path Skew:        5.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[6])
                                                      3.864     9.087 r  duty_threshold1/P[6]
                         net (fo=1, routed)           0.998    10.085    duty_threshold1_n_99
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592     5.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[2]/C

Slack:                    inf
  Source:                 DUTY[0]
                            (input port)
  Destination:            duty_threshold_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.083ns  (logic 5.481ns (54.352%)  route 4.603ns (45.648%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT3=1)
  Clock Path Skew:        5.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  DUTY[0] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  DUTY_IBUF[0]_inst/O
                         net (fo=11, routed)          3.226     4.694    DUTY_IBUF[0]
    SLICE_X103Y75        LUT3 (Prop_lut3_I1_O)        0.149     4.843 r  duty_threshold1_i_3/O
                         net (fo=1, routed)           0.380     5.223    duty_threshold1_i_3_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[2]_P[7])
                                                      3.864     9.087 r  duty_threshold1/P[7]
                         net (fo=1, routed)           0.996    10.083    duty_threshold1_n_98
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.592     5.380    CLK_IBUF_BUFG
    SLICE_X102Y75        FDSE                                         r  duty_threshold_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.405ns (42.584%)  route 0.547ns (57.416%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.844    DUTY_IBUF[3]
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.045     0.889 r  duty_threshold[23]_i_2/O
                         net (fo=1, routed)           0.000     0.889    duty_threshold[23]_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.952 r  duty_threshold_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.952    duty_threshold10_out[3]
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.233    CLK_IBUF_BUFG
    SLICE_X103Y78        FDRE                                         r  duty_threshold_reg[23]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.511ns (48.335%)  route 0.547ns (51.665%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.844    DUTY_IBUF[3]
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.045     0.889 r  duty_threshold[23]_i_2/O
                         net (fo=1, routed)           0.000     0.889    duty_threshold[23]_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.004 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.004    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.058 r  duty_threshold_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.058    duty_threshold10_out[4]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.522ns (48.866%)  route 0.547ns (51.134%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.844    DUTY_IBUF[3]
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.045     0.889 r  duty_threshold[23]_i_2/O
                         net (fo=1, routed)           0.000     0.889    duty_threshold[23]_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.004 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.004    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.069 r  duty_threshold_reg[26]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.069    duty_threshold10_out[6]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.547ns (50.035%)  route 0.547ns (49.965%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.547     0.844    DUTY_IBUF[3]
    SLICE_X103Y78        LUT3 (Prop_lut3_I1_O)        0.045     0.889 r  duty_threshold[23]_i_2/O
                         net (fo=1, routed)           0.000     0.889    duty_threshold[23]_i_2_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.004 r  duty_threshold_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.004    duty_threshold_reg[23]_i_1_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.094 r  duty_threshold_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.094    duty_threshold10_out[5]
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/C

Slack:                    inf
  Source:                 DUTY[2]
                            (input port)
  Destination:            duty_threshold_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.410ns (33.791%)  route 0.803ns (66.209%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  DUTY[2] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  DUTY_IBUF[2]_inst/O
                         net (fo=7, routed)           0.803     1.102    DUTY_IBUF[2]
    SLICE_X103Y78        LUT2 (Prop_lut2_I1_O)        0.045     1.147 r  duty_threshold[23]_i_3/O
                         net (fo=1, routed)           0.000     1.147    duty_threshold[23]_i_3_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.213 r  duty_threshold_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.213    duty_threshold10_out[2]
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.233    CLK_IBUF_BUFG
    SLICE_X103Y78        FDSE                                         r  duty_threshold_reg[22]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.342ns (26.492%)  route 0.950ns (73.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.723     1.020    DUTY_IBUF[3]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.045     1.065 r  duty_threshold[26]_i_1/O
                         net (fo=27, routed)          0.227     1.293    duty_threshold[26]_i_1_n_0
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[24]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.342ns (26.492%)  route 0.950ns (73.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.723     1.020    DUTY_IBUF[3]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.045     1.065 r  duty_threshold[26]_i_1/O
                         net (fo=27, routed)          0.227     1.293    duty_threshold[26]_i_1_n_0
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[25]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.342ns (26.492%)  route 0.950ns (73.508%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.723     1.020    DUTY_IBUF[3]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.045     1.065 r  duty_threshold[26]_i_1/O
                         net (fo=27, routed)          0.227     1.293    duty_threshold[26]_i_1_n_0
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.234    CLK_IBUF_BUFG
    SLICE_X103Y79        FDSE                                         r  duty_threshold_reg[26]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.342ns (26.283%)  route 0.961ns (73.717%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.723     1.020    DUTY_IBUF[3]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.045     1.065 r  duty_threshold[26]_i_1/O
                         net (fo=27, routed)          0.238     1.303    duty_threshold[26]_i_1_n_0
    SLICE_X102Y78        FDSE                                         r  duty_threshold_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.233    CLK_IBUF_BUFG
    SLICE_X102Y78        FDSE                                         r  duty_threshold_reg[12]/C

Slack:                    inf
  Source:                 DUTY[3]
                            (input port)
  Destination:            duty_threshold_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.342ns (26.283%)  route 0.961ns (73.717%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  DUTY[3] (IN)
                         net (fo=0)                   0.000     0.000    DUTY[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  DUTY_IBUF[3]_inst/O
                         net (fo=7, routed)           0.723     1.020    DUTY_IBUF[3]
    SLICE_X104Y79        LUT6 (Prop_lut6_I3_O)        0.045     1.065 r  duty_threshold[26]_i_1/O
                         net (fo=27, routed)          0.238     1.303    duty_threshold[26]_i_1_n_0
    SLICE_X102Y78        FDRE                                         r  duty_threshold_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.233    CLK_IBUF_BUFG
    SLICE_X102Y78        FDRE                                         r  duty_threshold_reg[13]/C





