{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602977386621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602977386631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 18:29:46 2020 " "Processing started: Sat Oct 17 18:29:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602977386631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602977386631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602977386632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602977387615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602977387615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavior " "Found design unit 1: Shifter-behavior" {  } { { "Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Practica4/Shifter/Shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602977403936 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Practica4/Shifter/Shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602977403936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602977403936 ""}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_IDENTIFIER" "shift_right 0 Shifter.vhd(23) " "VHDL error at Shifter.vhd(23): can't determine type of object at or near identifier \"shift_right\" -- found 0 possible types" {  } { { "Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Practica4/Shifter/Shifter.vhd" 23 0 0 } }  } 0 10405 "VHDL error at %3!s!: can't determine type of object at or near identifier \"%1!s!\" -- found %2!d! possible types" 0 0 "Analysis & Synthesis" 0 -1 1602977403939 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector Shifter.vhd(23) " "VHDL Type Conversion error at Shifter.vhd(23): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Practica4/Shifter/Shifter.vhd" 23 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602977403939 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned Shifter.vhd(24) " "VHDL Use Clause error at Shifter.vhd(24): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "Shifter.vhd" "" { Text "C:/Users/joceg/OneDrive - INSTITUTO TECNOLOGICO AUTONOMO DE MEXICO/Escuela/Tareas/Circuitos lógicos/Laboratorio/Practica4/Shifter/Shifter.vhd" 24 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1602977403939 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned syn_arit.vhd(26) " "HDL error at syn_arit.vhd(26): see declaration for object \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602977403939 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned numeric_std_vhdl1993.vhd(65) " "VHDL error at numeric_std_vhdl1993.vhd(65): another match for \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602977403941 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602977404071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 17 18:30:04 2020 " "Processing ended: Sat Oct 17 18:30:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602977404071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602977404071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602977404071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602977404071 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602977404730 ""}
