 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:05:27 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[4] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[4] (in)                             0.000      0.000 r
  U135/Y (AND2X1)                      3081095.000
                                                  3081095.000 r
  U136/Y (INVX1)                       1067367.000
                                                  4148462.000 f
  U145/Y (AND2X1)                      3518390.000
                                                  7666852.000 f
  U146/Y (INVX1)                       -547087.000
                                                  7119765.000 r
  U129/Y (OR2X1)                       2690519.000
                                                  9810284.000 r
  U229/Y (NAND2X1)                     2556731.000
                                                  12367015.000 f
  U157/Y (AND2X1)                      3553870.000
                                                  15920885.000 f
  U158/Y (INVX1)                       -569880.000
                                                  15351005.000 r
  U237/Y (NAND2X1)                     2565349.000
                                                  17916354.000 f
  U239/Y (INVX1)                       -662486.000
                                                  17253868.000 r
  U241/Y (NAND2X1)                     1524422.000
                                                  18778290.000 f
  U242/Y (NAND2X1)                     1279018.000
                                                  20057308.000 r
  U243/Y (INVX1)                       1463314.000
                                                  21520622.000 f
  U159/Y (AND2X1)                      2865642.000
                                                  24386264.000 f
  U160/Y (INVX1)                       -558182.000
                                                  23828082.000 r
  U147/Y (AND2X1)                      2416854.000
                                                  26244936.000 r
  U148/Y (INVX1)                       1092286.000
                                                  27337222.000 f
  U169/Y (AND2X1)                      3518410.000
                                                  30855632.000 f
  U170/Y (INVX1)                       -547102.000
                                                  30308530.000 r
  U259/Y (NAND2X1)                     2272142.000
                                                  32580672.000 f
  U188/Y (XNOR2X1)                     8857288.000
                                                  41437960.000 f
  U187/Y (INVX1)                       -669244.000
                                                  40768716.000 r
  U197/Y (AND2X1)                      2418884.000
                                                  43187600.000 r
  U198/Y (INVX1)                       1111004.000
                                                  44298604.000 f
  U141/Y (AND2X1)                      3518424.000
                                                  47817028.000 f
  U142/Y (INVX1)                       -547128.000
                                                  47269900.000 r
  U181/Y (AND2X1)                      2955572.000
                                                  50225472.000 r
  U182/Y (INVX1)                       1110160.000
                                                  51335632.000 f
  U275/Y (NOR2X1)                      960292.000 52295924.000 r
  U277/Y (NAND2X1)                     1495004.000
                                                  53790928.000 f
  U155/Y (AND2X1)                      3544828.000
                                                  57335756.000 f
  U156/Y (INVX1)                       -571212.000
                                                  56764544.000 r
  U279/Y (NAND2X1)                     2263800.000
                                                  59028344.000 f
  U288/Y (NAND2X1)                     618936.000 59647280.000 r
  U289/Y (AND2X1)                      4476288.000
                                                  64123568.000 r
  U290/Y (NOR2X1)                      1321808.000
                                                  65445376.000 f
  out[0] (out)                            0.000   65445376.000 f
  data arrival time                               65445376.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -65445376.000
  -----------------------------------------------------------
  slack (MET)                                     134554624.000


1
