// Seed: 2128856126
module module_0 ();
  tri id_2;
  id_3(
      .id_0(id_2 ** 1), .id_1(id_2), .id_2(id_4)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input  supply0 id_1
);
  assign id_0 = id_1;
  assign id_0 = id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5
    , id_9,
    input tri0 id_6,
    output tri1 id_7
);
  tri1 id_10 = 1;
  module_0 modCall_1 ();
endmodule
