{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568133773757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568133773759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 13:42:53 2019 " "Processing started: Tue Sep 10 13:42:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568133773759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133773759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subtrator -c Subtrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Subtrator -c Subtrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133773759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568133774007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568133774007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR-Aula10Exercicio1 " "Found design unit 1: SUBTRATOR-Aula10Exercicio1" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789524 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR " "Found entity 1: SUBTRATOR" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133789524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NXOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NXOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NXOR-LOGICA " "Found design unit 1: NXOR-LOGICA" {  } { { "NXOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/NXOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789525 ""} { "Info" "ISGN_ENTITY_NAME" "1 NXOR " "Found entity 1: NXOR" {  } { { "NXOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/NXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133789525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorCompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORCOMPLETO-LOGICA " "Found design unit 1: SOMADORCOMPLETO-LOGICA" {  } { { "SomadorCompleto.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SomadorCompleto.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789526 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/SomadorCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568133789526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133789526 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_logic Subtrator.vhd(31) " "VHDL type mismatch error at Subtrator.vhd(31): std_logic type does not match integer literal" {  } { { "Subtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio1/Subtrator.vhd" 31 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1568133789527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568133789648 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 13:43:09 2019 " "Processing ended: Tue Sep 10 13:43:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568133789648 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568133789648 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568133789648 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133789648 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568133789860 ""}
