# Table of Contents

1. [Overview of AWS EC2 FPGA Development Kit](#overview-of-aws-ec2-fpga-development-kit)
    - [Developer Support](#developer-support)
    - [Development Flow](#development-flow)
    - [Development environments](#development-environments)
    - [FPGA Developer AMI](#fpga-developer-ami)
    - [FPGA Hardware Development Kit (HDK)](#hardware-development-kit-hdk)
    - [FPGA Software Development Kit (SDK)](#runtime-tools-sdk)
    - [Software Defined Development Environment](#software-defined-development-environment)
1. [Amazon EC2 F1 platform features](#amazon-ec2-f1-platform-features)
1. [Getting Started](#getting-started)
    - [Getting Familiar with AWS](#getting-familiar-with-aws)
    - [First time setup](#setting-up-development-environment-for-the-first-time)
    - [Quickstarts](#quickstarts)
    - [How To's](#how-tos)
1. [Documentation Overview](#documentation-overview)

# Overview of AWS EC2 FPGA Development Kit

AWS EC2 FPGA ê°œë°œ í‚¤íŠ¸ëŠ” [Amazon EC2 F1 ì¸ìŠ¤í„´ìŠ¤](https://aws.amazon.com/ec2/instance-types/f1/)ì—ì„œ í•˜ë“œì›¨ì–´ ê°€ì† ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ê°œë°œ, ì‹œë®¬ë ˆì´ì…˜, ë””ë²„ê·¸, ì»´íŒŒì¼ ë° ì‹¤í–‰í•  ìˆ˜ ìˆëŠ” ê°œë°œ ë° ëŸ°íƒ€ì„ ë„êµ¬ ì„¸íŠ¸ì…ë‹ˆë‹¤.
ì´ github ë¦¬í¬ì§€í† ë¦¬ì™€ AWSì—ì„œ ì œê³µí•˜ëŠ” [Centos](https://aws.amazon.com/marketplace/pp/B06VVYBLZZ)/[AL2](https://aws.amazon.com/marketplace/pp/B08NTMMZ7X)ì˜ FPGA ê°œë°œì AMIë¥¼ í†µí•´ ê°œë°œ ë„êµ¬ ë¹„ìš© ì—†ì´ ë°°í¬ë©ë‹ˆë‹¤.

âš ï¸ <b>NOTE:</b> ê°œë°œì í‚¤íŠ¸ëŠ” Linux ìš´ì˜ ì²´ì œì—ì„œë§Œ ì§€ì›ë©ë‹ˆë‹¤.

## Developer Support

AWS FPGA ê°œë°œ í‚¤íŠ¸ì— ëŒ€í•œ ì§€ì›ì„ ë°›ìœ¼ë ¤ë©´ [GitHub ì´ìŠˆ](https://github.com/aws/aws-fpga/issues)ë¥¼ ê°œì„¤í•˜ëŠ” ê²ƒì´ ê°€ì¥ ì¢‹ìŠµë‹ˆë‹¤. ë˜í•œ, [FPGA ê°œë°œ re:Post Tag](https://repost.aws/tags/TAc7ofO5tbQRO57aX1lBYbjA/fpga-development)ë¥¼ í†µí•´ AWS ê³ ê° ì»¤ë®¤ë‹ˆí‹°, AWS ê³ ê° ì§€ì› ë° AWS FPGA ê°œë°œ íŒ€ì—ì„œ FPGA ê´€ë ¨ í† ë¡  ì£¼ì œë¥¼ ì°¾ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

## Development Flow
ê°œë°œìëŠ” FPGA ì„¤ê³„(CL - ì‚¬ìš©ì ì •ì˜ ë¡œì§ì´ë¼ê³ ë„ í•¨)ë¥¼ ìƒì„±í•œ í›„ Amazon FPGA ì´ë¯¸ì§€(AFI)ë¥¼ ìƒì„±í•˜ê³  ì´ë¥¼ F1 ì¸ìŠ¤í„´ìŠ¤ì— ì‰½ê²Œ ë°°í¬í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. AFIëŠ” ì¬ì‚¬ìš© ë° ê³µìœ ê°€ ê°€ëŠ¥í•˜ë©° í™•ì¥ ê°€ëŠ¥í•˜ê³  ì•ˆì „í•œ ë°©ì‹ìœ¼ë¡œ ë°°í¬í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

![Alt text](hdk/docs/images/f1-Instance-How-it-Works-flowchart.jpg)

## Development Environments

| Development Environment | Description | Accelerator Language | Hardware Interface | Debug Options| Typical Developer                                                     |
| --------|---------|-------|---------|-------|-----------------------------------------------------------------------|
| [Vitis](Vitis/README.md)/[SDAccel](SDAccel/README.md)ë¥¼ ì´ìš©í•œ ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°€ì†ê¸° ê°œë°œ | ê°œë°œ ê²½í—˜ì€ ìµœì í™”ëœ ì»´íŒŒì¼ëŸ¬ë¥¼ í™œìš©í•˜ì—¬ ìƒˆë¡œìš´ ê°€ì†ê¸°ë¥¼ ì‰½ê²Œ ê°œë°œí•˜ê±°ë‚˜ ê¸°ì¡´ C/C++/openCL, Verilog/VHDLì„ AWS FPGA ì¸ìŠ¤í„´ìŠ¤ë¡œ ë§ˆì´ê·¸ë ˆì´ì…˜í•  ìˆ˜ ìˆë„ë¡ ì§€ì›í•©ë‹ˆë‹¤. | C/C++/OpenCL, Verilog/VHDL (RTL) | OpenCL APIs and XRT | SW/HW ì—ë®¬ë ˆì´ì…˜, ì‹œë®¬ë ˆì´ì…˜, GDB, ê°€ìƒ JTAG(ì¹©ìŠ¤ì½”í”„) | FPGA ê²½í—˜ì´ ì „í˜€ ì—†ëŠ” SW ë˜ëŠ” HW ê°œë°œì                          |
| [ë¹„ë°”ë„ë¥¼ ì‚¬ìš©í•œ í•˜ë“œì›¨ì–´ ê°€ì†ê¸° ê°œë°œ](hdk/README.md) | ì™„ì „ ë§ì¶¤í˜• í•˜ë“œì›¨ì–´ ê°œë°œ ê²½í—˜ì€ í•˜ë“œì›¨ì–´ ê°œë°œìì—ê²Œ AWS FPGA ì¸ìŠ¤í„´ìŠ¤ìš© AFIë¥¼ ê°œë°œí•˜ëŠ” ë° í•„ìš”í•œ ë„êµ¬ë¥¼ ì œê³µí•©ë‹ˆë‹¤.  | Verilog/VHDL | [XDMA Driver](sdk/linux_kernel_drivers/xdma/README.md), [peek/poke](sdk/userspace/README.md) | Simulation, Virtual JTAG | ê³ ê¸‰ FPGA ê²½í—˜ì´ ìˆëŠ” HW ê°œë°œì                            |
| [IP Integrator/High Level Design(HLx) using Vivado](hdk/docs/IPI_GUI_Vivado_Setup.md) | IP ë° ê³ ìˆ˜ì¤€ í•©ì„± ê°œë°œ í†µí•©ì„ ìœ„í•œ ê·¸ë˜í”½ ì¸í„°í˜ì´ìŠ¤ ê°œë°œ ê²½í—˜ | Verilog/VHDL/C | [XDMA Driver](sdk/linux_kernel_drivers/xdma/README.md), [peek/poke](sdk/userspace/README.md) | Simulation, Virtual JTAG | ì¤‘ê¸‰ FPGA ê²½í—˜ì´ ìˆëŠ” HW ê°œë°œì                        |
 | [On-premise development for Alveo U200 using Vitis targetted for migration to F1](Vitis/docs/Alveo_to_AWS_F1_Migration.md) | F1ìœ¼ë¡œì˜ ë§ˆì´ê·¸ë ˆì´ì…˜ì„ ëª©í‘œë¡œ ì˜¨í”„ë ˆë¯¸ìŠ¤ U200 í”Œë«í¼ì„ ì‚¬ìš©í•œ ë°”ì´í‹°ìŠ¤ í”Œë¡œìš° ê°œë°œ |  C/C++/OpenCL, Verilog/VHDL (RTL) | OpenCL APIs and XRT | SW/HW ì—ë®¬ë ˆì´ì…˜, ì‹œë®¬ë ˆì´ì…˜, GDB, JTAG(ì¹©ìŠ¤ì½”í”„) | FPGA ê²½í—˜ì´ ì—†ê³  ì˜¨í”„ë ˆë¯¸ìŠ¤ U200 ì¹´ë“œê°€ ì—†ëŠ” SW ë˜ëŠ” HW ê°œë°œì |
 | [On-premise development for Alveo U200 using F1.A.1.4 shell](hdk/docs/U200_to_F1_migration_HDK.md) | F1ìœ¼ë¡œì˜ ë§ˆì´ê·¸ë ˆì´ì…˜ì„ ëŒ€ìƒìœ¼ë¡œ í•˜ëŠ” F1.A.1.4 ì…¸ì„ ì‚¬ìš©í•˜ëŠ” ì˜¨í”„ë ˆë¯¸ìŠ¤ U200 ì¹´ë“œìš© HDK íë¦„ | Verilog/VHDL | XDMA driver, peek/poke | Simulation, JTAG | ê³ ê¸‰ FPGA ë° ì˜¨í”„ë ˆë¯¸ìŠ¤ U200 ì¹´ë“œ ê²½í—˜ì´ ìˆëŠ” HW ê°œë°œì   |
> on-premise ê°œë°œì˜ ê²½ìš°, SDAccel/Vitis/VivadoëŠ” [ì˜¬ë°”ë¥¸ ë¼ì´ì„ ìŠ¤ê°€ ìˆì–´ì•¼ í•˜ë©° ì§€ì›ë˜ëŠ” ë„êµ¬ ë²„ì „ ì¤‘ í•˜ë‚˜ë¥¼ ì‚¬ìš©](./docs/on_premise_licensing_help.md)í•´ì•¼ í•©ë‹ˆë‹¤.

## FPGA Developer AMI

[FPGA ê°œë°œì AMI](https://aws.amazon.com/marketplace/pp/B06VVYBLZZ)ëŠ” AWS ë§ˆì¼“í”Œë ˆì´ìŠ¤ì—ì„œ ì†Œí”„íŠ¸ì›¨ì–´ ë¹„ìš© ì—†ì´ ì‚¬ìš©í•  ìˆ˜ ìˆìœ¼ë©°, AWS F1ì—ì„œ ì‹¤í–‰í•  FPGA ì„¤ê³„ë¥¼ ê°œë°œí•˜ëŠ” ë° í•„ìš”í•œ íˆ´ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤. 

AWS F1 ì¸ìŠ¤í„´ìŠ¤ ë‚´ë¶€ì— ì‚¬ìš©ë˜ëŠ” FPGAì˜ í¬ê¸°ê°€ í¬ê¸° ë•Œë¬¸ì—, ìì¼ë§ìŠ¤ íˆ´ì€ 32GiB ë©”ëª¨ë¦¬ì—ì„œ ê°€ì¥ ì˜ ì‘ë™í•©ë‹ˆë‹¤. 
z1d.xlarge/C5.4xlarge ë° z1d.2xlarge/C5.8xlarge ì¸ìŠ¤í„´ìŠ¤ ìœ í˜•ì€ ê°ê° 30GiB+ ë° 60GiB+ì˜ ë©”ëª¨ë¦¬ë¡œ ê°€ì¥ ë¹ ë¥¸ ì‹¤í–‰ ì‹œê°„ì„ ì œê³µí•©ë‹ˆë‹¤. 
ë¹„ìš©ì„ ì ˆê°í•˜ê³ ì í•˜ëŠ” ê°œë°œìëŠ” t2.2xlargeì™€ ê°™ì€ ì €ë¹„ìš© ì¸ìŠ¤í„´ìŠ¤ì—ì„œ ì½”ë”© ë° ì‹œë®¬ë ˆì´ì…˜ì„ ì‹œì‘í•œ í›„ ì•ì„œ ì–¸ê¸‰í•œ ëŒ€í˜• ì¸ìŠ¤í„´ìŠ¤ë¡œ ì´ë™í•˜ì—¬ ê°€ì† ì½”ë“œ í•©ì„±ì„ ì‹¤í–‰í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

AWS ë§ˆì¼“í”Œë ˆì´ìŠ¤ëŠ” ì—¬ëŸ¬ ë²„ì „ì˜ FPGA ê°œë°œì AMIë¥¼ ì œê³µí•©ë‹ˆë‹¤. ë‹¤ìŒ ì„¹ì…˜ í‘œì—ì„œëŠ” í˜„ì¬ ì§€ì›ë˜ëŠ” ê°œë°œì í‚¤íŠ¸ ë²„ì „ê³¼ AMI ë²„ì „ì˜ ë§¤í•‘ì— ëŒ€í•´ ì„¤ëª…í•©ë‹ˆë‹¤.

## Xilinx tool support

| ê°œë°œì í‚¤íŠ¸ ë²„ì „          | ì§€ì› ë„êµ¬ ë²„ì „            | í˜¸í™˜ ê°€ëŠ¥í•œ FPGA ê°œë°œì AMI ë²„ì „                  |
|-----------------------|------------------------|---------------------------------------------|
| 1.4.23+               | 2021.2                 | v1.12.X (Xilinx Vivado/Vitis 2021.2)        |
| 1.4.21+               | 2021.1                 | v1.11.X (Xilinx Vivado/Vitis 2021.1)        |
| 1.4.18+               | 2020.2                 | v1.10.X (Xilinx Vivado/Vitis 2020.2)        |
| 1.4.16+               | 2020.1                 | v1.9.0-v1.9.X (Xilinx Vivado/Vitis 2020.1)  |
| 1.4.13+               | 2019.2                 | v1.8.0-v1.8.X (Xilinx Vivado/Vitis 2019.2)  |
| 1.4.11+               | 2019.1                 | v1.7.0-v1.7.X (Xilinx Vivado/SDx 2019.1)    |
| 1.4.8 - 1.4.15b       | 2018.3                 | v1.6.0-v1.6.X (Xilinx Vivado/SDx 2018.3)    |
| 1.4.3 - 1.4.15b       | 2018.2                 | v1.5.0-v1.5.X (Xilinx Vivado/SDx 2018.2)    |
| âš ï¸ 1.3.7 - 1.4.15b    | 2017.4                 | v1.4.0-v1.4.X (Xilinx Vivado/SDx 2017.4) âš ï¸ |

âš ï¸ ê°œë°œì í‚¤íŠ¸ ë¦´ë¦¬ìŠ¤ v1.4.16ì—ì„œëŠ” Xilinx 2017.4, 2018.2, 2018.3 íˆ´ì…‹ì— ëŒ€í•œ ì§€ì›ì´ ì œê±°ë©ë‹ˆë‹¤. ê°œë°œì í‚¤íŠ¸ ë¦´ë¦¬ìŠ¤ v1.4.16 ì´í›„ì—ëŠ” ì´ì „ Xilinx íˆ´ì„ ì§€ì›í•˜ì§€ ì•Šì§€ë§Œ, HDK ë¦´ë¦¬ìŠ¤ v1.4.15b ì´í•˜ì—ì„œëŠ” ê³„ì† ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. 
ìì¼ë§ìŠ¤ 2017.4, 2018.2, 2018.3 íˆ´ì…‹ì„ ì‚¬ìš©í•˜ë ¤ë©´ [Githubì˜ ìµœì‹  v1.4.15b ë¦´ë¦¬ìŠ¤ íƒœê·¸](https://github.com/aws/aws-fpga/releases/tag/v1.4.15b)ë¥¼ í™•ì¸í•˜ì„¸ìš”.

ì§€ì› ì¤‘ë‹¨ ê³µì§€ëŠ” [ì§€ì› ì¤‘ë‹¨ ê³µì§€](./README.md#end-of-life-announcements)ì—ì„œ í™•ì¸í•˜ì‹œê¸° ë°”ëë‹ˆë‹¤.

ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°œë°œì˜ ê²½ìš° ì‚¬ìš© ì¤‘ì¸ ìì¼ë§ìŠ¤ íˆ´ì…‹ì— ë”°ë¥¸ ëŸ°íƒ€ì„ í˜¸í™˜ì„± í‘œë¥¼ ì°¸ì¡°í•˜ì‹œê¸° ë°”ëë‹ˆë‹¤:
[SDAccel](SDAccel/docs/Create_Runtime_AMI.md#runtime-ami-compatibility-table) ë˜ëŠ” [Vitis](Vitis/docs/Create_Runtime_AMI.md#runtime-ami-compatibility-table)ì—ì„œ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### End of life Announcements

| Xilinx Tool version | State | Statement                                                                                                                                                                 | 
|-----------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2017.1 | ğŸš« Deprecated on 09/01/2018 | Developer kit versions prior to v1.3.7 and Developer AMI prior to v1.4 (2017.1) [reached end-of-life](https://forums.aws.amazon.com/ann.jspa?annID=6068).                 |
| 2017.4 | ğŸš« Deprecated on 12/31/2021 | [Support for Xilinx 2017.4 toolsets was deprecated on 12/31/2021](https://forums.aws.amazon.com/ann.jspa?annID=8949). |
| 2020.1 and below | Discontinued on 02/2022 | Removed the ability for customers to newly subscribe to 2020.1 and below AMI versions to remove exposure to [CVE-2021-44228](https://www.cve.org/CVERecord?id=CVE-2021-44228) as these versions of tools do not have patches from xilinx |

## Hardware Development Kit (HDK)

[HDK ë””ë ‰í„°ë¦¬](./hdk/README.md)ì—ëŠ” ì„¤ëª…ì„œ, ì˜ˆì œ, ì‹œë®¬ë ˆì´ì…˜, ë¹Œë“œ ë° AFI ìƒì„± ìŠ¤í¬ë¦½íŠ¸ê°€ í¬í•¨ë˜ì–´ ìˆì–´ Amazon FPGA ì´ë¯¸ì§€(AFI) ë¹Œë“œë¥¼ ì‹œì‘í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.  
HDKëŠ” ëª¨ë“  ì˜¨í”„ë ˆë¯¸ìŠ¤ ì„œë²„ ë˜ëŠ” EC2 ì¸ìŠ¤í„´ìŠ¤ì— ì„¤ì¹˜í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. 
ë‹¤ë¥¸ ê°œë°œìê°€ ê³µìœ í•œ ì‚¬ì „ ë¹Œë“œëœ AFIë¥¼ ì‚¬ìš©í•˜ë ¤ëŠ” ê²½ìš°ì—ëŠ” ê°œë°œì í‚¤íŠ¸ê°€ í•„ìš”í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.

### AWS Shells

Amazon EC2 FPGA ì¸ìŠ¤í„´ìŠ¤ì—ì„œëŠ” ê° FPGAê°€ ë‘ ê°œì˜ íŒŒí‹°ì…˜ìœ¼ë¡œ ë‚˜ë‰©ë‹ˆë‹¤:

* ì…¸(SH) - FPGA ì™¸ë¶€ ì£¼ë³€ ì¥ì¹˜, PCIe, DRAM ë° ì¸í„°ëŸ½íŠ¸ë¥¼ êµ¬í˜„í•˜ëŠ” AWS í”Œë«í¼ ë¡œì§.

* ì»¤ìŠ¤í…€ ë¡œì§(CL) - FPGA ê°œë°œìê°€ ë§Œë“  ì»¤ìŠ¤í…€ ê°€ì† ë¡œì§.

ê°œë°œ í”„ë¡œì„¸ìŠ¤ê°€ ëë‚˜ë©´ ì…¸ê³¼ CLì„ ê²°í•©í•˜ì—¬ Amazon EC2 FPGA ì¸ìŠ¤í„´ìŠ¤ì— ë¡œë“œí•  ìˆ˜ ìˆëŠ” Amazon FPGA ì´ë¯¸ì§€(AFI)ë¥¼ ìƒì„±í•©ë‹ˆë‹¤.

ë‹¤ìŒ í‘œëŠ” í˜„ì¬ CLì„ ê°œë°œí•˜ëŠ” ë° ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” ì…¸ì„ ì œê³µí•©ë‹ˆë‹¤. ê° ì…¸ì€ íŠ¹ì • ì¸í„°í˜ì´ìŠ¤ì™€ ê¸°ëŠ¥ì„ ì œê³µí•˜ë©° í˜„ì¬ í‘œì— ë‚˜ì—´ëœ ê°œë°œ í‚¤íŠ¸ ë¸Œëœì¹˜ì™€ í•¨ê»˜ ì‚¬ìš©í•´ì•¼ í•©ë‹ˆë‹¤.

| Shell Name| Shell Version | Dev Kit Branch | Description|
|--------|--------|---------|-------|
| F1 XDMA Shell | F1.X.1.4 | [master](https://github.com/aws/aws-fpga/) |. DMAë¥¼ í¬í•¨í•˜ëŠ”, ì—¬ê¸°ì— ë‚˜ì—´ëœ ëª¨ë“  [ì¸í„°í˜ì´ìŠ¤](https://github.com/aws/aws-fpga/blob/master/hdk/docs/AWS_Shell_Interface_Specification.md)ë¥¼ ì œê³µí•©ë‹ˆë‹¤. | 
| F1 Small Shell | F1.S.1.0 | [small_shell](https://github.com/aws/aws-fpga/tree/small_shell) | ì—¬ê¸°ì— ë‚˜ì—´ëœ ëª¨ë“  [ì¸í„°í˜ì´ìŠ¤](https://github.com/aws/aws-fpga/blob/small_shell/hdk/docs/AWS_Shell_Interface_Specification.md)ë¥¼ ì œê³µí•©ë‹ˆë‹¤. ì´ ì…¸ì—ëŠ” DMA ì—”ì§„ì´ í¬í•¨ë˜ì–´ ìˆì§€ ì•Šìœ¼ë©° ì…¸ ë¦¬ì†ŒìŠ¤ ì‚¬ìš©ëŸ‰ì„ í¬ê²Œ ì¤„ì—¬ì¤ë‹ˆë‹¤. |

ìì„¸í•œ ë‚´ìš©ì€ [FAQ](./FAQs.md#general-aws-fpga-shell-faqs)ë¥¼ í™•ì¸í•˜ì„¸ìš”.

## Software-defined Development Environment

ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°œë°œ í™˜ê²½ì„ í†µí•´ ê³ ê°ì€ C/C++/OpenCL ì½”ë“œë¥¼ ì»¤ë„ë¡œ FPGAì— ì»´íŒŒì¼í•˜ê³  OpenCL APIë¥¼ ì‚¬ìš©í•˜ì—¬ ë°ì´í„°ë¥¼ FPGAì— ì „ë‹¬í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. 
FPGA ê²½í—˜ì´ ì—†ëŠ” ì†Œí”„íŠ¸ì›¨ì–´ ê°œë°œìë„ ìµìˆ™í•œ ê°œë°œ í™˜ê²½ì„ í†µí•´ í´ë¼ìš°ë“œ ì• í”Œë¦¬ì¼€ì´ì…˜ì„ ê°•í™”í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ë˜í•œ ì´ ê°œë°œ í™˜ê²½ì—ì„œëŠ” C/C++ ë° RTL ê°€ì†ê¸° ì„¤ê³„ë¥¼ C/C++ ì†Œí”„íŠ¸ì›¨ì–´ ê¸°ë°˜ ê°œë°œ í™˜ê²½ìœ¼ë¡œ í˜¼í•©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì´ ë°©ë²•ì„ ì‚¬ìš©í•˜ë©´ C/C++ë¥¼ ì‚¬ìš©í•˜ì—¬ ë” ë¹ ë¥´ê²Œ í”„ë¡œí† íƒ€ì´í•‘í•˜ëŠ” ë™ì‹œì— RTL ë‚´ì—ì„œ ì¤‘ìš” ë¸”ë¡ì˜ ìˆ˜ë™ ìµœì í™”ë¥¼ ì§€ì›í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì´ ì ‘ê·¼ ë°©ì‹ì€ ì†Œí”„íŠ¸ì›¨ì–´ ì»´íŒŒì¼ëŸ¬ ìµœì í™” ë°©ë²•ì„ ì‚¬ìš©í•˜ì—¬ ì‹œê°„ì— ì¤‘ìš”í•œ ê¸°ëŠ¥ì„ ìµœì í™”í•˜ëŠ” ê²ƒê³¼ ìœ ì‚¬í•©ë‹ˆë‹¤.

Xilinx SDAccelì„ ì‹œì‘í•˜ë ¤ë©´ [ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°œë°œ í™˜ê²½ ì„¤ëª…ì„œ](SDAccel/README.md)ë¥¼ ê²€í† í•˜ì„¸ìš”.
ìì¼ë§ìŠ¤ Vitisë¥¼ ì‹œì‘í•˜ë ¤ë©´ [Vitis í†µí•© ê°œë°œ í™˜ê²½ readme](Vitis/README.md)ë¥¼ ê²€í† í•˜ì„¸ìš”.

## Runtime Tools (SDK)

[SDK ë””ë ‰í† ë¦¬](./sdk/README.md)ì—ëŠ” EC2 FPGA ì¸ìŠ¤í„´ìŠ¤ì—ì„œ ì‹¤í–‰í•˜ëŠ” ë° í•„ìš”í•œ ëŸ°íƒ€ì„ í™˜ê²½ì´ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤. ì—¬ê¸°ì—ëŠ” FPGA ì¸ìŠ¤í„´ìŠ¤ì— ë¡œë“œëœ AFIë¥¼ ê´€ë¦¬í•˜ê¸° ìœ„í•œ ë“œë¼ì´ë²„ì™€ ë„êµ¬ê°€ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤. SDKëŠ” AFI ê°œë°œ í”„ë¡œì„¸ìŠ¤ ì¤‘ì—ëŠ” í•„ìš”í•˜ì§€ ì•Šìœ¼ë©°, AFIê°€ EC2 FPGA ì¸ìŠ¤í„´ìŠ¤ì— ë¡œë“œëœ í›„ì—ë§Œ í•„ìš”í•©ë‹ˆë‹¤. ë‹¤ìŒê³¼ ê°™ì€ SDK ë¦¬ì†ŒìŠ¤ê°€ ì œê³µë©ë‹ˆë‹¤:
  * Linux ì»¤ë„ ë“œë¼ì´ë²„ - ê°œë°œì í‚¤íŠ¸ì—ëŠ” ì„¸ ê°€ì§€ ë“œë¼ì´ë²„ê°€ í¬í•¨ë˜ì–´ ìˆìŠµë‹ˆë‹¤:
    * [XDMA ë“œë¼ì´ë²„](sdk/linux_kernel_drivers/xdma/README.md) - HDK ê°€ì†ê¸°ì™€ ì£¼ê³ ë°›ëŠ” DMA ì¸í„°í˜ì´ìŠ¤.
  * [FPGA ë¼ì´ë¸ŒëŸ¬ë¦¬](sdk/userspace/fpga_libs) - C/C++ í˜¸ìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜ì—ì„œ ì‚¬ìš©í•˜ëŠ” API.
  * [FPGA ê´€ë¦¬ íˆ´](sdk/userspace/fpga_mgmt_tools/README.md) - F1 ì¸ìŠ¤í„´ìŠ¤ì˜ ëŸ°íƒ€ì„ FPGA ì´ë¯¸ì§€ ë¡œë”©/ì§€ìš°ê¸°, ë©”íŠ¸ë¦­ ìˆ˜ì§‘ ë° ë””ë²„ê·¸ ì¸í„°í˜ì´ìŠ¤ë¥¼ ìœ„í•œ AFI ê´€ë¦¬ APIì…ë‹ˆë‹¤.

# Amazon EC2 F1 Platform Features
* 1-8ê°œì˜ ìì¼ë§ìŠ¤ ìš¸íŠ¸ë¼ìŠ¤ì¼€ì¼+ VU9P ê¸°ë°˜ FPGA ìŠ¬ë¡¯
* FPGA ìŠ¬ë¡¯ë‹¹, ì»¤ìŠ¤í…€ ë¡œì§(CL)ì— ì‚¬ìš© ê°€ëŠ¥í•œ ì¸í„°í˜ì´ìŠ¤:
    * x16 PCIe 3ì„¸ëŒ€ ì¸í„°í˜ì´ìŠ¤ 1ê°œ
    * 4ê°œì˜ DDR4 RDIMM ì¸í„°í˜ì´ìŠ¤(72ë¹„íŠ¸, ECC í¬í•¨, ê° 16GiB, ì´ 64GiB)
    * ëª¨ë“  ì¸í„°í˜ì´ìŠ¤ì—ì„œ AXI4 í”„ë¡œí† ì½œ ì§€ì›
* ëª¨ë“  CL-ì…¸ ì¸í„°í˜ì´ìŠ¤ë¥¼ êµ¬ë™í•˜ëŠ” ì‚¬ìš©ì ì •ì˜ í´ë¡ ì£¼íŒŒìˆ˜
* ì—¬ëŸ¬ ê°œì˜ ììœ  ì‹¤í–‰ ë³´ì¡° í´ëŸ­
* ì»¤ìŠ¤í…€ ë¡œì§(CL)ì— ëŒ€í•œ PCI-E ì—”ë“œí¬ì¸íŠ¸ í”„ë ˆì  í…Œì´ì…˜
    * ê´€ë¦¬ PF(ë¬¼ë¦¬ì  ê¸°ëŠ¥)
    * ì• í”Œë¦¬ì¼€ì´ì…˜ PF
* ê°€ìƒ JTAG, ê°€ìƒ LED, ê°€ìƒ DIP ìŠ¤ìœ„ì¹˜
* ì‰˜(SH)ê³¼ ì»¤ìŠ¤í…€ ë¡œì§(CL) ê°„ PCI-E ì¸í„°í˜ì´ìŠ¤.
    * SHì—ì„œ CLìœ¼ë¡œ 512ë¹„íŠ¸ AXI4 ì¸ë°”ìš´ë“œ ì¸í„°í˜ì´ìŠ¤
    * CLì—ì„œ SHë¡œì˜ 512ë¹„íŠ¸ AXI4 ì•„ì›ƒë°”ìš´ë“œ ì¸í„°í˜ì´ìŠ¤
    * ë ˆì§€ìŠ¤í„° ì•¡ì„¸ìŠ¤ë¥¼ ìœ„í•œ ì—¬ëŸ¬ 32ë¹„íŠ¸ AXI-Lite ë²„ìŠ¤(ë‹¤ì–‘í•œ PCIe BARì— ë§¤í•‘)
    * ì…¸ì—ì„œ ì„¤ì •í•œ ìµœëŒ€ í˜ì´ë¡œë“œ í¬ê¸°
    * ì…¸ì—ì„œ ì„¤ì •í•œ ìµœëŒ€ ì½ê¸° ìš”ì²­ í¬ê¸°
    * AXI4 ì˜¤ë¥˜ ì²˜ë¦¬ 
* SHì™€ CL ê°„ DDR ì¸í„°í˜ì´ìŠ¤
    * CLê³¼ SH ê°„ 512ë¹„íŠ¸ AXI4 ì¸í„°í˜ì´ìŠ¤
    * SHì— êµ¬í˜„ëœ 1ê°œì˜ DDR ì»¨íŠ¸ë¡¤ëŸ¬(í•­ìƒ ì‚¬ìš© ê°€ëŠ¥)
    * CLì— êµ¬í˜„ëœ 3ê°œì˜ DDR ì»¨íŠ¸ë¡¤ëŸ¬(êµ¬í˜„ëœ ì»¨íŠ¸ë¡¤ëŸ¬ ìˆ˜ êµ¬ì„± ê°€ëŠ¥)

# Getting Started

### Getting familiar with AWS
AWSë¥¼ ì‚¬ìš©í•´ ë³¸ ì ì´ ì—†ë‹¤ë©´ [AWS ì‹œì‘í•˜ê¸° êµìœ¡](https://aws.amazon.com/getting-started/)ë¶€í„° ì‹œì‘í•˜ì—¬ [AWS EC2](https://aws.amazon.com/ec2/) ë° [AWS S3](https://aws.amazon.com/s3/) ì„œë¹„ìŠ¤ì˜ ê¸°ë³¸ ì‚¬í•­ì„ ì¤‘ì ì ìœ¼ë¡œ í•™ìŠµí•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤. 
ì´ëŸ¬í•œ ì„œë¹„ìŠ¤ì˜ ê¸°ë³¸ ì‚¬í•­ì„ ì´í•´í•˜ë©´ AWS F1 ë° FPGA ê°œë°œì í‚¤íŠ¸ë¡œ ì‘ì—…í•˜ê¸°ê°€ ë” ì‰¬ì›Œì§‘ë‹ˆë‹¤.

FPGA Image generation and EC2 F1 instances are supported in the us-east-1 (N. Virginia), us-west-2 (Oregon), eu-west-1 (Ireland) and us-gov-west-1 ([GovCloud US](https://aws.amazon.com/govcloud-us/)) [regions](https://aws.amazon.com/about-aws/global-infrastructure/).

> âš ï¸ <b>NOTE:</b> ê¸°ë³¸ì ìœ¼ë¡œ AWS ê³„ì •ì˜ EC2 F1 ì¸ìŠ¤í„´ìŠ¤ ì‹œì‘ ì œí•œì€ 0ì…ë‹ˆë‹¤. 
> F1 ì¸ìŠ¤í„´ìŠ¤ë¥¼ ì‚¬ìš©í•˜ê¸° ì „ì— [ì§€ì› ì¼€ì´ìŠ¤](https://console.aws.amazon.com/support/home#/case/create)ë¥¼ ì—´ì–´ F1 ì¸ìŠ¤í„´ìŠ¤ë¥¼ ì‹œì‘í•  ìˆ˜ ìˆë„ë¡ EC2 ì¸ìŠ¤í„´ìŠ¤ í•œë„ë¥¼ ëŠ˜ë ¤ì•¼ í•©ë‹ˆë‹¤.

### Setting up development environment for the first time 

[FPGA ê°œë°œì AMI](https://aws.amazon.com/marketplace/pp/B06VVYBLZZ) ë˜ëŠ” on-premiseë¥¼ ì‚¬ìš©í•˜ì—¬ AWS EC2ì—ì„œ ê°œë°œí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. 

> â„¹ï¸ <b>INFO:</b> EC2ì—ì„œ [ë¹Œë“œ ì¸ìŠ¤í„´ìŠ¤](#fpga-developer-ami)ë¥¼ ì‚¬ìš©í•˜ì—¬ FPGA ê°œë°œì AMIë¡œ ì‹œì‘í•˜ëŠ” ê²ƒì´ ì¢‹ìœ¼ë©°, ì—¬ê¸°ì—ëŠ” ë¹ ë¥´ê²Œ ê°œë°œì— ì°©ìˆ˜í•  ìˆ˜ ìˆë„ë¡ Xilinx íˆ´ ë° ë¼ì´ì„ ìŠ¤ê°€ ì„¤ì •ë˜ì–´ ìˆìŠµë‹ˆë‹¤.

> â„¹ï¸ <b>INFO:</b> ì˜¨í”„ë ˆë¯¸ìŠ¤ ê°œë°œì˜ ê²½ìš° [ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” ìì¼ë§ìŠ¤ íˆ´ ë° ë¼ì´ì„ ìŠ¤](./docs/on_premise_licensing_help.md)ê°€ ìˆì–´ì•¼ í•©ë‹ˆë‹¤.

1. ë¨¼ì € ë¹Œë“œ ì¸ìŠ¤í„´ìŠ¤ë¥¼ ì‹œì‘í•˜ì—¬ ê°œë°œì„ ì‹œì‘í•˜ì„¸ìš”. 
    > ğŸ’¡ <b>TIP:</b> ì´ ì¸ìŠ¤í„´ìŠ¤ëŠ” F1 ì¸ìŠ¤í„´ìŠ¤ì¼ í•„ìš”ëŠ” ì—†ìŠµë‹ˆë‹¤. F1 ì¸ìŠ¤í„´ìŠ¤ëŠ” ë””ìì¸ ë¹Œë“œ ë° AFI ìƒì„± ë‹¨ê³„ë¥¼ ê±°ì¹œ í›„ AFI(Amazon FPGA ì´ë¯¸ì§€)ë¥¼ ì‹¤í–‰í•˜ëŠ” ë°ë§Œ í•„ìš”í•©ë‹ˆë‹¤.
    
    > â„¹ï¸ <b>INFO:</b> GUI ê°œë°œ íë¦„ì„ ë”°ë¼ì•¼ í•˜ëŠ” ê²½ìš°, GUI ë°ìŠ¤í¬í†± ì„¤ì •ì— ëŒ€í•œ ë‹¨ê³„ë³„ ê°€ì´ë“œë¥¼ ì œê³µí•˜ëŠ” [ê°œë°œì ë¦¬ì†ŒìŠ¤](./developer_resources/README.md)ë¥¼ í™•ì¸í•˜ì‹­ì‹œì˜¤.
1. ì¸ìŠ¤í„´ìŠ¤ì—ì„œ [FPGA ê°œë°œì í‚¤íŠ¸]ë¥¼ í´ë¡ í•©ë‹ˆë‹¤.
    ```git clone https://github.com/aws/aws-fpga.git```
1. ë‹¤ìŒ ì„¹ì…˜ì˜ ë¹ ë¥¸ ì‹œì‘ì„ ë”°ë¦…ë‹ˆë‹¤.

### Quickstarts
ìì²´ AWS FPGA ì„¤ê³„ë¥¼ ìƒì„±í•˜ê¸° ì „ì— ë‹¨ê³„ë³„ ë¹ ë¥¸ ì‹œì‘ ê°€ì´ë“œ ì¤‘ í•˜ë‚˜ë¥¼ ì‚´í´ë³¼ ê²ƒì„ ê¶Œì¥í•©ë‹ˆë‹¤:

| Description | Quickstart | Next Steps |
|----|----|----|
| ìì¼ë§ìŠ¤ Vitisë¥¼ ì‚¬ìš©í•œ ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°€ì†ê¸° ê°œë°œ | [Vitis hello_world Quickstart](Vitis/README.md) | [60+ Vitis examples](./Vitis/examples/), [Vitis Library Examples](./docs/examples/example_list.md) |
| ìì¼ë§ìŠ¤ SDAccelì„ ì‚¬ìš©í•œ ì†Œí”„íŠ¸ì›¨ì–´ ì •ì˜ ê°€ì†ê¸° ê°œë°œ | [SDAccel hello_world Quickstart](SDAccel/README.md) | [60+ SDAccel examples](./SDAccel/examples/) |
| ë§ì¶¤í˜• í•˜ë“œì›¨ì–´ ê°œë°œ(HDK) | [HDK hello_world Quickstart](hdk/README.md) | [CL to Shell and DRAM connectivity example](./hdk/cl/examples/cl_dram_dma), [Virtual Ethernet Application](./sdk/apps/virtual-ethernet) using the [Streaming Data Engine](./hdk/cl/examples/cl_sde) |
| IP í†µí•©ê¸°/í•˜ì´ ë ˆë²¨ ì„¤ê³„(HLx) | [IPI hello_world Quickstart](hdk/cl/examples/cl_hello_world_hlx/README.md) | [IPI GUI Examples](hdk/docs/IPI_GUI_Examples.md) |

â„¹ï¸ <b>INFO:</b> í•˜ì´ë ˆë²¨ í•©ì„±, ë°”ì´í‹°ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬, ì•± ë…¸íŠ¸ ë° ì›Œí¬ìƒµì„ ì‚¬ìš©í•œ ë³´ë‹¤ ì‹¬ì¸µì ì¸ ì• í”Œë¦¬ì¼€ì´ì…˜ê³¼ ì˜ˆì œëŠ” [ì˜ˆì œ ëª©ë¡](./docs/exples/example_list.md)ì„ ì°¸ì¡°í•˜ì„¸ìš”.

### How Tos
| How To                                                                                | Description                                                                            | 
|---------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
| [Migrate Alveo U200 designs to F1 - Vitis](./Vitis/docs/Alveo_to_AWS_F1_Migration.md) | ì´ ì• í”Œë¦¬ì¼€ì´ì…˜ ë…¸íŠ¸ëŠ” ì•Œë² ì˜¤ U200 ë””ìì¸ì„ F1ìœ¼ë¡œ ì‰½ê²Œ ë§ˆì´ê·¸ë ˆì´ì…˜í•˜ëŠ” ë°©ë²•ì„ ë³´ì—¬ì¤ë‹ˆë‹¤.          | 
 | [Migrate Alveo U200 designs to F1 - HDK](./hdk/docs/U200_to_F1_migration_HDK.md)      | AWS ì œê³µ ì…¸ì„ ì‚¬ìš©í•˜ì—¬ U200 ë¹„ë°”ë„ ë””ìì¸ í”Œë¡œìš°ì—ì„œ F1 HDK í”Œë¡œìš°ë¡œ ë§ˆì´ê·¸ë ˆì´ì…˜í•˜ëŠ” ê²½ë¡œì…ë‹ˆë‹¤. |                                                                 

# Documentation Overview

ì´ ê°œë°œì í‚¤íŠ¸ ì „ì²´ì— ê±¸ì³ ë¬¸ì„œê°€ ì œê³µë˜ë©°, ì•„ë˜ í‘œì—ëŠ” ê°œë°œìê°€ ì •ë³´ë¥¼ ì°¾ëŠ” ë° ë„ì›€ì´ ë˜ëŠ” ì£¼ìš” ë¬¸ì„œ ëª©ë¡ì´ í†µí•©ë˜ì–´ ìˆìŠµë‹ˆë‹¤:

| Topic | Document Name |  Description |
|-----------|-----------|------|
| AWS setup | [Setup AWS CLI and S3 Bucket](./SDAccel/docs/Setup_AWS_CLI_and_S3_Bucket.md) | AFI ìƒì„± ì¤€ë¹„ë¥¼ ìœ„í•œ ì„¤ì • ì§€ì¹¨ |
| Developer Kit | [RELEASE NOTES](./RELEASE_NOTES.md), [Errata](./ERRATA.md) | ì…¸ì„ ì œì™¸í•œ ëª¨ë“  ê°œë°œì í‚¤íŠ¸ ê¸°ëŠ¥ì— ëŒ€í•œ ë¦´ë¦¬ìŠ¤ ë…¸íŠ¸ ë° ì˜¤ë¥˜ ì •ë³´  |
| Developer Kit | [Errata](./ERRATA.md) | ì…¸ì„ ì œì™¸í•œ ëª¨ë“  ê°œë°œì í‚¤íŠ¸ ê¸°ëŠ¥ì— ëŒ€í•œ ì˜¤ë¥˜ ìˆ˜ì • ì‚¬í•­  |
| F1 Shell | [AWS Shell RELEASE NOTES](./hdk/docs/AWS_Shell_RELEASE_NOTES.md) | F1 ì…¸ì˜ ë¦´ë¦¬ìŠ¤ ë…¸íŠ¸ |
| F1 Shell | [AWS Shell ERRATA](./hdk/docs/AWS_Shell_ERRATA.md) | Errata for F1 shell |
| F1 Shell | [AWS Shell Interface Specification](./hdk/docs/AWS_Shell_Interface_Specification.md) | AFIë¥¼ êµ¬ì¶•í•˜ëŠ” HDK ê°œë°œìë¥¼ ìœ„í•œ Shell-CL ì¸í„°í˜ì´ìŠ¤ ì‚¬ì–‘ |
| F1 Shell - Timeout and AXI Protocol Protection | [How to detect a shell timeout](hdk/docs/HOWTO_detect_shell_timeout.md) | ì…¸ì€ ì¼ì • ì‹œê°„ì´ ì§€ë‚˜ê±°ë‚˜ ë¶ˆë²•ì ì¸ íŠ¸ëœì­ì…˜ì´ ë°œìƒí•˜ë©´ íŠ¸ëœì­ì…˜ì„ ì¢…ë£Œí•©ë‹ˆë‹¤.  ì‹œê°„ ì´ˆê³¼ë¡œ ì¸í•œ CL ë¬¸ì œë¥¼ ë””ë²„ê¹…í•˜ëŠ” ë° ë„ì›€ì´ ë˜ëŠ” ë°ì´í„°ë¥¼ ê°ì§€í•˜ê³  ìˆ˜ì§‘í•˜ëŠ” ë°©ë²•ì„ ì„¤ëª…í•©ë‹ˆë‹¤. |
| Vitis | [Debug Vitis Kernel](./Vitis/docs/Debug_Vitis_Kernel.md) | Vitis ì»¤ë„ ë””ë²„ê¹…ì— ëŒ€í•œ ì§€ì¹¨ |
| Vitis | [Create Runtime AMI](./Vitis/docs/Create_Runtime_AMI.md) | Xilinx Vitis ì‚¬ìš© ì‹œ ëŸ°íƒ€ì„ AMI ìƒì„±ì— ëŒ€í•œ ì§€ì¹¨|
| Vitis | [XRT Instructions](./Vitis/docs/XRT_installation_instructions.md) | F1ì„ ìœ„í•œ MPD ë°ëª¬ ê³ ë ¤ ì‚¬í•­ì´ í¬í•¨ëœ XRT ë¹Œë“œ, ì„¤ì¹˜ì— ëŒ€í•œ ì§€ì¹¨ |
| SDAccel | [Debug RTL Kernel](./SDAccel/docs/Debug_RTL_Kernel.md) | SDAccelì„ ì‚¬ìš©í•œ RTL ì»¤ë„ ë””ë²„ê¹…ì— ëŒ€í•œ ì§€ì¹¨ |
| SDAccel | [Create Runtime AMI](./SDAccel/docs/Create_Runtime_AMI.md) | Xilinx SDAccel ì‚¬ìš© ì‹œ ëŸ°íƒ€ì„ AMI ìƒì„±ì— ëŒ€í•œ ì§€ì¹¨ |
| HDK - Host Application | [Programmer View](./hdk/docs/Programmer_View.md) | CL ì¸í„°í˜ì´ìŠ¤ ì‚¬ì–‘ì— ëŒ€í•œ í˜¸ìŠ¤íŠ¸ ì• í”Œë¦¬ì¼€ì´ì…˜ |
| HDK - CL Debug | [Debug using Virtual JTAG](./hdk/docs/Virtual_JTAG_XVC.md) | ê°€ìƒ JTAG(ì¹©ìŠ¤ì½”í”„)ë¥¼ ì‚¬ìš©í•˜ì—¬ CL ë””ë²„ê¹…í•˜ê¸°  |
| HDK - Simulation | [Simulating CL Designs](./hdk/docs/RTL_Simulating_CL_Designs.md) | Shell-CL ì‹œë®¬ë ˆì´ì…˜ ì‚¬ì–‘ |
| HDK - Driver | [README](./sdk/linux_kernel_drivers/xdma/README.md) | HDK ì˜ˆì œì—ì„œ ì‚¬ìš©í•˜ëŠ” DMA ë“œë¼ì´ë²„(XDMA)ë¥¼ ì„¤ëª…í•˜ê³  ì„¤ì¹˜ ê°€ì´ë“œ ë§í¬ë¥¼ í¬í•¨í•©ë‹ˆë‹¤. |
| AFI | [AFI Management SDK](./sdk/userspace/fpga_mgmt_tools/README.md) | F1 ì¸ìŠ¤í„´ìŠ¤ì—ì„œ AFIë¥¼ ê´€ë¦¬í•˜ê¸° ìœ„í•œ CLI ë¬¸ì„œ |
| AFI - EC2 CLI | [copy\_fpga\_image](./hdk/docs/copy_fpga_image.md), [delete\_fpga\_image](./hdk/docs/delete_fpga_image.md), [describe\_fpga\_images](./hdk/docs/describe_fpga_images.md), [fpga\_image\_attributes](./hdk/docs/fpga_image_attributes.md) | AFI ê´€ë¦¬ë¥¼ ìœ„í•œ CLI ë¬¸ì„œ |
| AFI - Creation Error Codes | [create\_fpga\_image\_error\_codes](hdk/docs/create_fpga_image_error_codes.md) | AFI ê´€ë¦¬ë¥¼ ìœ„í•œ CLI ë¬¸ì„œ |
| AFI - Power | [FPGA Power, recovering from clock gating](./hdk/docs/afi_power.md) | ê°œë°œìê°€ FPGA ì „ë ¥ ì‚¬ìš©ëŸ‰ì„ ì´í•´í•˜ê³  F1 ì¸ìŠ¤í„´ìŠ¤ì˜ ì „ë ¥ ìœ„ë°˜ì„ ë°©ì§€í•˜ë©° í´ëŸ­ ê²Œì´íŠ¸ ìŠ¬ë¡¯ì—ì„œ ë³µêµ¬í•˜ëŠ” ë° ë„ì›€ì„ ì¤ë‹ˆë‹¤. |
| On-premise Development | [Tools, Licenses required for on-premise development](./docs/on_premise_licensing_help.md) | [FPGA ê°œë°œì AMI](https://aws.amazon.com/marketplace/pp/B06VVYBLZZ)ë¥¼ ì‚¬ìš©í•˜ì§€ ì•Šê³  ì˜¨í”„ë ˆë¯¸ìŠ¤ì—ì„œ AFIë¥¼ ê°œë°œí•˜ë ¤ëŠ” ê°œë°œìë¥¼ ìœ„í•œ ê°€ì´ë“œ |
| Frequently asked questions | [FAQ](./FAQs.md)| ê°œë°œì í”¼ë“œë°±ê³¼ ì¼ë°˜ì ì¸ AWS í¬ëŸ¼ ì§ˆë¬¸ì„ ê¸°ë°˜ìœ¼ë¡œ Q/Aê°€ ì¶”ê°€ë©ë‹ˆë‹¤.  |
