Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\User\Desktop\soc_system\soc_system.qsys --block-symbol-file --output-directory=C:\Users\User\Desktop\soc_system\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTONS
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SEVEN_SEGMENTS [altera_avalon_pio 18.1]
Progress: Parameterizing module SEVEN_SEGMENTS
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Desktop\soc_system\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\User\Desktop\soc_system\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding AUDIO [altera_up_avalon_audio 18.0]
Progress: Parameterizing module AUDIO
Progress: Adding AUDIO_CONFIG [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AUDIO_CONFIG
Progress: Adding AUDIO_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module AUDIO_PLL
Progress: Adding BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTONS
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding NIOSII [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOSII
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding SEVEN_SEGMENTS [altera_avalon_pio 18.1]
Progress: Parameterizing module SEVEN_SEGMENTS
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: AUDIO: Starting Generation of Audio Controller
Info: AUDIO: "soc_system" instantiated altera_up_avalon_audio "AUDIO"
Info: AUDIO_CONFIG: Starting Generation of Audio and Video Config
Info: AUDIO_CONFIG: "soc_system" instantiated altera_up_avalon_audio_and_video_config "AUDIO_CONFIG"
Info: AUDIO_PLL: "soc_system" instantiated altera_up_avalon_audio_pll "AUDIO_PLL"
Info: BUTTONS: Starting RTL generation for module 'soc_system_BUTTONS'
Info: BUTTONS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_BUTTONS --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0061_BUTTONS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0061_BUTTONS_gen//soc_system_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTONS: Done RTL generation for module 'soc_system_BUTTONS'
Info: BUTTONS: "soc_system" instantiated altera_avalon_pio "BUTTONS"
Info: JTAG_UART: Starting RTL generation for module 'soc_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_JTAG_UART --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0062_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0062_JTAG_UART_gen//soc_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'soc_system_JTAG_UART'
Info: JTAG_UART: "soc_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: NIOSII: "soc_system" instantiated altera_nios2_gen2 "NIOSII"
Info: RAM: Starting RTL generation for module 'soc_system_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_RAM --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0063_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0063_RAM_gen//soc_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'soc_system_RAM'
Info: RAM: "soc_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SEVEN_SEGMENTS: Starting RTL generation for module 'soc_system_SEVEN_SEGMENTS'
Info: SEVEN_SEGMENTS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_SEVEN_SEGMENTS --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0064_SEVEN_SEGMENTS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0064_SEVEN_SEGMENTS_gen//soc_system_SEVEN_SEGMENTS_component_configuration.pl  --do_build_sim=0  ]
Info: SEVEN_SEGMENTS: Done RTL generation for module 'soc_system_SEVEN_SEGMENTS'
Info: SEVEN_SEGMENTS: "soc_system" instantiated altera_avalon_pio "SEVEN_SEGMENTS"
Info: TIMER: Starting RTL generation for module 'soc_system_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_TIMER --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0065_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0065_TIMER_gen//soc_system_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'soc_system_TIMER'
Info: TIMER: "soc_system" instantiated altera_avalon_timer "TIMER"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "AUDIO_PLL" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "AUDIO_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'soc_system_NIOSII_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_NIOSII_cpu --dir=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0070_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt0251_5519460528886321190.dir/0070_cpu_gen//soc_system_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.06.12 14:13:31 (*) Starting Nios II generation
Info: cpu: # 2025.06.12 14:13:31 (*)   Checking for plaintext license.
Info: cpu: # 2025.06.12 14:13:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2025.06.12 14:13:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2025.06.12 14:13:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2025.06.12 14:13:32 (*)   Plaintext license not found.
Info: cpu: # 2025.06.12 14:13:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2025.06.12 14:13:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.06.12 14:13:32 (*)   Creating all objects for CPU
Info: cpu: # 2025.06.12 14:13:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.06.12 14:13:33 (*)   Creating plain-text RTL
Info: cpu: # 2025.06.12 14:13:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_NIOSII_cpu'
Info: cpu: "NIOSII" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOSII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOSII_data_master_translator"
Info: AUDIO_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AUDIO_avalon_audio_slave_translator"
Info: NIOSII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOSII_data_master_agent"
Info: AUDIO_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AUDIO_avalon_audio_slave_agent"
Info: AUDIO_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AUDIO_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/User/Desktop/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/User/Desktop/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/User/Desktop/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 34 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
