<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='118' ll='130'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='151' c='(anonymousnamespace)::MachineSchedulerBase'/>
<size>64</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='116'>/// MachineSchedContext provides enough context from the MachineScheduler pass
/// for the target to instantiate a scheduler.</doc>
<mbr r='llvm::MachineSchedContext::MF' o='64' t='llvm::MachineFunction *'/>
<mbr r='llvm::MachineSchedContext::MLI' o='128' t='const llvm::MachineLoopInfo *'/>
<mbr r='llvm::MachineSchedContext::MDT' o='192' t='const llvm::MachineDominatorTree *'/>
<mbr r='llvm::MachineSchedContext::PassConfig' o='256' t='const llvm::TargetPassConfig *'/>
<mbr r='llvm::MachineSchedContext::AA' o='320' t='AliasAnalysis *'/>
<mbr r='llvm::MachineSchedContext::LIS' o='384' t='llvm::LiveIntervals *'/>
<mbr r='llvm::MachineSchedContext::RegClassInfo' o='448' t='llvm::RegisterClassInfo *'/>
<fun r='_ZN4llvm19MachineSchedContextC1Ev'/>
<fun r='_ZN4llvm19MachineSchedContextD1Ev'/>
<fun r='_ZN4llvm19MachineSchedContextC1Ev'/>
<fun r='_ZN4llvm19MachineSchedContextD1Ev'/>
