# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BitwiseXOR.srcs/sources_1/new/BitwiseXOR.vhd" \
"../../../../BitwiseXOR.srcs/sim_1/new/BitwiseXORSim.vhd" \

# Do not sort compile order
nosort
