/*
 ***********************************************************************************************************************
 *
 *  Copyright (c) 2020-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 *  Permission is hereby granted, free of charge, to any person obtaining a copy
 *  of this software and associated documentation files (the "Software"), to
 *  deal in the Software without restriction, including without limitation the
 *  rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 *  sell copies of the Software, and to permit persons to whom the Software is
 *  furnished to do so, subject to the following conditions:
 *
 *  The above copyright notice and this permission notice shall be included in all
 *  copies or substantial portions of the Software.
 *
 *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *  FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 *  IN THE SOFTWARE.
 *
 **********************************************************************************************************************/
/**
***********************************************************************************************************************
* @file  GfxRegHandler.cpp
* @brief LLPC source file: Implementation of LLPC utility class GfxRegHandler
***********************************************************************************************************************
*/
#include "lgc/util/GfxRegHandler.h"
#include "llvm/IR/IntrinsicsAMDGPU.h"

using namespace lgc;
using namespace llvm;

// =====================================================================================================================
//
// @param builder : The builder handle
// @param reg : The registered target vec <n x i32>
GfxRegHandler::GfxRegHandler(IRBuilder<> *builder, Value *reg) : GfxRegHandlerBase(builder, reg) {
  m_one = builder->getInt32(1);
}

// =====================================================================================================================
// Common function for getting the current value for the hardware register
//
// @param regId : The register ID, which is the index of BitsInfo and BitsState
Value *GfxRegHandler::getRegCommon(unsigned regId) {
  // Under two condition, we need to fetch the range of bits
  //  - The register has not being initialized
  //  - The register is being modified
  if (!m_bitsState[regId].value || m_bitsState[regId].isModified) {
    // Fetch bits according to BitsInfo
    m_bitsState[regId].value = getBits(m_bitsInfo[regId]);
  }

  // Since the specified range of bits is cached, set it unmodified
  m_bitsState[regId].isModified = 0;

  // Return the cached value
  return m_bitsState[regId].value;
}

// =====================================================================================================================
// Get combined data from two separate dwords
// Note: The return type is one dword, it doesn't support two dwords for now.
// TODO: Expand to support 2-dwords combination result.
//
// @param regIdLo : The ID of low part register
// @param regIdHi : Reg ID of high part register
Value *GfxRegHandler::getRegCombine(unsigned regIdLo, unsigned regIdHi) {
  Value *regValueLo = getRegCommon(regIdLo);
  Value *regValueHi = getRegCommon(regIdHi);
  return m_builder->CreateOr(m_builder->CreateShl(regValueHi, m_bitsInfo[regIdLo].count), regValueLo);
}

// =====================================================================================================================
// Set register value into two separate dwords
// Note: The input regValue only supports one dword
//
// @param regIdLo : The ID of low part register
// @param regIdHi : Reg ID of high part register
// @param regValue : Data used for setting
void GfxRegHandler::setRegCombine(unsigned regIdLo, unsigned regIdHi, Value *regValue) {
  Value *regValueLo =
      m_builder->CreateIntrinsic(Intrinsic::amdgcn_ubfe, m_builder->getInt32Ty(),
                                 {regValue, m_builder->getInt32(0), m_builder->getInt32(m_bitsInfo[regIdLo].count)});

  Value *regValueHi = m_builder->CreateLShr(regValue, m_builder->getInt32(m_bitsInfo[regIdLo].count));

  setRegCommon(regIdLo, regValueLo);
  setRegCommon(regIdHi, regValueHi);
}

// =====================================================================================================================
// SqImgSampReg Bits information look up table (Gfx9-10)
// Refer to imported/chip/gfx9/gfx9_plus_merged_registers.h : SQ_IMG_SAMP_WORD
static constexpr BitsInfo SqImgSampRegBitsGfx9[static_cast<unsigned>(SqSampRegs::Count)] = {
    {0, 30, 2}, // FilterMode
    {2, 20, 2}, // XyMagFilter
    {2, 22, 2}, // XyMinFilter
};

// =====================================================================================================================
// Helper class for handling Registers defined in SQ_IMG_SAMP_WORD
//
// @param builder : Bound builder context
// @param reg : Bound register vec <n x i32>
// @param gfxIpVersion : Target GFX IP version
SqImgSampRegHandler::SqImgSampRegHandler(IRBuilder<> *builder, Value *reg, GfxIpVersion *gfxIpVersion)
    : GfxRegHandler(builder, reg) {
  m_gfxIpVersion = gfxIpVersion;

  switch (gfxIpVersion->major) {
  case 10:
  case 11:
    m_bitsInfo = SqImgSampRegBitsGfx9;
    break;
  default:
    llvm_unreachable("GFX IP is not supported!");
    break;
  }
  setBitsState(m_bitsState);
}

// =====================================================================================================================
// Get the current value for the hardware register
//
// @param regId : Register ID
Value *SqImgSampRegHandler::getReg(SqSampRegs regId) {
  switch (regId) {
  case SqSampRegs::FilterMode:
  case SqSampRegs::xyMagFilter:
  case SqSampRegs::xyMinFilter:
    return getRegCommon(static_cast<unsigned>(regId));
  default:
    // TODO: More will be implemented.
    llvm_unreachable("Not implemented!");
    break;
  }
  return nullptr;
}

// =====================================================================================================================
// Set the current value for the hardware register
//
// @param regId : Register ID
// @param regValue : Value to set to this register
void SqImgSampRegHandler::setReg(SqSampRegs regId, Value *regValue) {
  switch (regId) {
  case SqSampRegs::FilterMode:
  case SqSampRegs::xyMagFilter:
  case SqSampRegs::xyMinFilter:
    setRegCommon(static_cast<unsigned>(regId), regValue);
    break;
  default:
    llvm_unreachable("Bad SqImgSampRegHandler::SetReg!");
    break;
  }
}

// =====================================================================================================================
// SqImgSampReg Bits information look up table (Gfx10)
// TODO: update comment when the registers file is available
static constexpr BitsInfo SqImgRsrcRegBitsGfx10[static_cast<unsigned>(SqRsrcRegs::Count)] = {
    {0, 0, 32},  // BaseAddress
    {1, 0, 8},   // BaseAddressHi
    {1, 20, 9},  // Format
    {},          // Width
    {2, 14, 14}, // Height
    {3, 0, 12},  // DstSelXYZW
    {3, 20, 5},  // SwizzleMode
    {3, 28, 4},  // Type
    {4, 0, 13},  // Depth
    {},          // Pitch
    {3, 25, 3},  // BcSwizzle
    {3, 12, 4},  // BaseLevel
    {3, 16, 4},  // LastLevel
    {4, 16, 13}, // BaseArray
    {1, 30, 2},  // WidthLo
    {2, 0, 12},  // WidthHi
    {5, 0, 4},   // ArrayPitch
};

// =====================================================================================================================
// SqImgSampReg Bits information look up table (Gfx11)
// TODO: update comment when the registers file is available
static constexpr BitsInfo SqImgRsrcRegBitsGfx11[static_cast<unsigned>(SqRsrcRegs::Count)] = {
    {0, 0, 32},  // BaseAddress
    {1, 0, 8},   // BaseAddressHi
    {1, 20, 8},  // Format
    {},          // Width
    {2, 14, 14}, // Height
    {3, 0, 12},  // DstSelXYZW
    {3, 20, 5},  // SwizzleMode
    {3, 28, 4},  // Type
    {4, 0, 13},  // Depth
    {},          // Pitch
    {3, 25, 3},  // BcSwizzle
    {3, 12, 4},  // BaseLevel
    {3, 16, 4},  // LastLevel
    {4, 16, 13}, // BaseArray
    {1, 30, 2},  // WidthLo
    {2, 0, 12},  // WidthHi
    {5, 0, 4},   // ArrayPitch
};

// =====================================================================================================================
// Helper class for handling Registers defined in SQ_IMG_RSRC_WORD
//
// @param builder : Bound builder context
// @param reg : Bound register vec <n x i32>
// @param gfxIpVersion : Current GFX IP version
SqImgRsrcRegHandler::SqImgRsrcRegHandler(IRBuilder<> *builder, Value *reg, GfxIpVersion *gfxIpVersion)
    : GfxRegHandler(builder, reg) {
  m_gfxIpVersion = gfxIpVersion;

  switch (gfxIpVersion->major) {
  case 10:
    m_bitsInfo = SqImgRsrcRegBitsGfx10;
    break;
  case 11:
    m_bitsInfo = SqImgRsrcRegBitsGfx11;
    break;
  default:
    llvm_unreachable("GFX IP is not supported!");
    break;
  }
  setBitsState(m_bitsState);
}

// =====================================================================================================================
// Get the current value for the hardware register
//
// @param regId : Register ID
Value *SqImgRsrcRegHandler::getReg(SqRsrcRegs regId) {
  switch (regId) {
  case SqRsrcRegs::BaseAddress:
  case SqRsrcRegs::Format:
  case SqRsrcRegs::DstSelXYZW:
  case SqRsrcRegs::SwizzleMode:
  case SqRsrcRegs::Type:
  case SqRsrcRegs::BcSwizzle:
  case SqRsrcRegs::BaseLevel:
  case SqRsrcRegs::LastLevel:
  case SqRsrcRegs::BaseArray:
  case SqRsrcRegs::ArrayPitch:
    return getRegCommon(static_cast<unsigned>(regId));
  case SqRsrcRegs::Depth:
  case SqRsrcRegs::Height:
  case SqRsrcRegs::Pitch:
    return m_builder->CreateAdd(getRegCommon(static_cast<unsigned>(regId)), m_one);
  case SqRsrcRegs::Width:
    switch (m_gfxIpVersion->major) {
    case 10:
    case 11:
      return m_builder->CreateAdd(
          getRegCombine(static_cast<unsigned>(SqRsrcRegs::WidthLo), static_cast<unsigned>(SqRsrcRegs::WidthHi)), m_one);
    default:
      llvm_unreachable("GFX IP is not supported!");
      break;
    }
  default:
    // TODO: More will be implemented.
    llvm_unreachable("Not implemented!");
  }
  return nullptr;
}

// =====================================================================================================================
// Set the current value for the hardware register
//
// @param regId : Register ID
// @param regValue : Value to set to this register
void SqImgRsrcRegHandler::setReg(SqRsrcRegs regId, Value *regValue) {
  switch (regId) {
  case SqRsrcRegs::BaseAddress:
  case SqRsrcRegs::BaseAddressHi:
  case SqRsrcRegs::Format:
  case SqRsrcRegs::DstSelXYZW:
  case SqRsrcRegs::SwizzleMode:
  case SqRsrcRegs::Type:
  case SqRsrcRegs::Depth:
  case SqRsrcRegs::BcSwizzle:
    setRegCommon(static_cast<unsigned>(regId), regValue);
    break;
  case SqRsrcRegs::Height:
  case SqRsrcRegs::Pitch:
    setRegCommon(static_cast<unsigned>(regId), m_builder->CreateSub(regValue, m_one));
    break;
  case SqRsrcRegs::Width:
    switch (m_gfxIpVersion->major) {
    case 10:
    case 11:
      setRegCombine(static_cast<unsigned>(SqRsrcRegs::WidthLo), static_cast<unsigned>(SqRsrcRegs::WidthHi),
                    m_builder->CreateSub(regValue, m_one));
      break;
    default:
      llvm_unreachable("GFX IP is not supported!");
      break;
    }
    break;
  default:
    llvm_unreachable("Bad SqImgRsrcRegHandler::SetReg!");
    break;
  }
}

// =====================================================================================================================
// Get the bitmask that covers the hardware register
//
// @param regId : Register ID
unsigned SqImgRsrcRegHandler::getRegMask(SqRsrcRegs regId) {
  const auto &bitsInfo = m_bitsInfo[static_cast<unsigned>(regId)];
  return ((1ULL << bitsInfo.count) - 1) << bitsInfo.offset;
}
