OpenROAD b0061bd7d7a5de1ecf52b4bbcf99b65ab37681e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/mariowei/eda-toolchain/notebooks/runs/RUN_2022.08.23_14.10.57/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/mariowei/eda-toolchain/notebooks/runs/RUN_2022.08.23_14.10.57/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/mariowei/eda-toolchain/notebooks/runs/RUN_2022.08.23_14.10.57/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /home/mariowei/eda-toolchain/notebooks/runs/RUN_2022.08.23_14.10.57/tmp/cts/12-resizer_timing.buffers_removed.def
[INFO ODB-0128] Design: inverter
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 35 components and 122 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 116 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
[INFO ODB-0134] Finished DEF file: /home/mariowei/eda-toolchain/notebooks/runs/RUN_2022.08.23_14.10.57/tmp/cts/12-resizer_timing.buffers_removed.def
###############################################################################
# Created by write_sdc
# Tue Aug 23 14:11:03 2022
###############################################################################
current_design inverter
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 2
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal        980           576          41.22%
met2       Vertical          735           462          37.14%
met3       Horizontal        490           318          35.10%
met4       Vertical          294           170          42.18%
met5       Horizontal         98            42          57.14%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 13
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 16
[INFO GRT-0112] Final usage 3D: 59

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1               576             5            0.87%             0 /  0 /  0
met2               462             6            1.30%             0 /  0 /  0
met3               318             0            0.00%             0 /  0 /  0
met4               170             0            0.00%             0 /  0 /  0
met5                42             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             1568            11            0.70%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 165 um
[INFO GRT-0014] Routed nets: 4
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL              92.0 u
legalized HPWL             94.7 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 2 instances
[INFO DPL-0021] HPWL before              94.7 u
[INFO DPL-0022] HPWL after               92.0 u
[INFO DPL-0023] HPWL delta               -2.9 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in (in)
     1    0.00                           in (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.11    2.12 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.10    0.00    2.12 ^ _0_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.16 v _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.03    0.00    2.16 v output2/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    2.33 v output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.09    0.00    2.33 v out (out)
                                  2.33   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  4.08   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v in (in)
     1    0.00                           in (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    2.11 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.05    0.00    2.11 v _0_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.16 ^ _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.03    0.00    2.16 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.21    2.37 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.18    0.00    2.37 ^ out (out)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  5.38   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v in (in)
     1    0.00                           in (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    2.11 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.05    0.00    2.11 v _0_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.16 ^ _0_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           net2 (net)
                  0.03    0.00    2.16 ^ output2/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.21    2.37 ^ output2/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out (net)
                  0.18    0.00    2.37 ^ out (out)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  5.38   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.38

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 4.08
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.65e-07   7.43e-07   7.42e-11   1.01e-06 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.65e-07   7.43e-07   7.42e-11   1.01e-06 100.0%
                          26.3%      73.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 103 u^2 10% utilization.
area_report_end
