Initial state:(0)
Initial register assignments: reg1 = 10
(1) sender -> receiver: comm_var { True } (2)
Final states:(2)
PROTEOF