Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 19:31:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce1/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce5/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_control_unit/echo_state_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_uart/u_uart_tx/tx_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.967        0.000                      0                  360        0.192        0.000                      0                  360        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.967        0.000                      0                  360        0.192        0.000                      0                  360        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 4.570ns (50.354%)  route 4.506ns (49.646%))
  Logic Levels:           15  (CARRY4=7 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  u_stopwatch_counter/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    u_stopwatch_counter/counter_reg[8]_i_2_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  u_stopwatch_counter/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.016    u_stopwatch_counter/counter_reg[12]_i_2_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.235 r  u_stopwatch_counter/counter_reg[13]_i_4/O[0]
                         net (fo=1, routed)           0.611    13.846    u_stopwatch_counter/data0[13]
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.320    14.166 r  u_stopwatch_counter/counter[13]_i_2/O
                         net (fo=1, routed)           0.000    14.166    u_stopwatch_counter/p_1_in[13]
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.449    14.790    u_stopwatch_counter/CLK
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[13]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)        0.118    15.133    u_stopwatch_counter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.458ns (49.466%)  route 4.554ns (50.534%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  u_stopwatch_counter/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    u_stopwatch_counter/counter_reg[8]_i_2_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.118 r  u_stopwatch_counter/counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.659    13.778    u_stopwatch_counter/data0[9]
    SLICE_X57Y10         LUT2 (Prop_lut2_I1_O)        0.325    14.103 r  u_stopwatch_counter/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    14.103    u_stopwatch_counter/p_1_in[9]
    SLICE_X57Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.075    15.092    u_stopwatch_counter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 4.543ns (50.421%)  route 4.467ns (49.579%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  u_stopwatch_counter/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    u_stopwatch_counter/counter_reg[8]_i_2_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.222 r  u_stopwatch_counter/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.572    13.794    u_stopwatch_counter/data0[10]
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.306    14.100 r  u_stopwatch_counter/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    14.100    u_stopwatch_counter/p_1_in[10]
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.449    14.790    u_stopwatch_counter/CLK
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[10]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)        0.079    15.094    u_stopwatch_counter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 4.491ns (49.854%)  route 4.517ns (50.146%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.567     5.088    u_stopwatch_counter/CLK
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  u_stopwatch_counter/counter_reg[10]/Q
                         net (fo=28, routed)          0.893     6.499    u_stopwatch_counter/Q[10]
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.623    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.047 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.417    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.720 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.720    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.298 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.704    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.005 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.005    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.429 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.251    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.554 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.078    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.202 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.795    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.246    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.370 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.370    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.746 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.746    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.863 r  u_stopwatch_counter/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.863    u_stopwatch_counter/counter_reg[8]_i_2_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.178 r  u_stopwatch_counter/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.582    13.761    u_stopwatch_counter/data0[12]
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.336    14.097 r  u_stopwatch_counter/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    14.097    u_stopwatch_counter/p_1_in[12]
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.450    14.791    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.075    15.091    u_stopwatch_counter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.001ns  (logic 4.447ns (49.408%)  route 4.554ns (50.592%))
  Logic Levels:           13  (CARRY4=5 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.097 r  u_stopwatch_counter/counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.658    13.756    u_stopwatch_counter/data0[8]
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.335    14.091 r  u_stopwatch_counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    14.091    u_stopwatch_counter/p_1_in[8]
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.075    15.092    u_stopwatch_counter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 4.380ns (49.368%)  route 4.492ns (50.632%))
  Logic Levels:           14  (CARRY4=6 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.567     5.088    u_stopwatch_counter/CLK
    SLICE_X56Y12         FDCE                                         r  u_stopwatch_counter/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  u_stopwatch_counter/counter_reg[10]/Q
                         net (fo=28, routed)          0.893     6.499    u_stopwatch_counter/Q[10]
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.623    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.047 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.417    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.720 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.720    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.298 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.704    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.005 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.005    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.429 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.251    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.554 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.078    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.202 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.795    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.919 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.246    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.370 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.370    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.746 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.746    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.863 r  u_stopwatch_counter/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.863    u_stopwatch_counter/counter_reg[8]_i_2_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.102 r  u_stopwatch_counter/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.557    13.659    u_stopwatch_counter/data0[11]
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.301    13.960 r  u_stopwatch_counter/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    13.960    u_stopwatch_counter/p_1_in[11]
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.450    14.791    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[11]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)        0.031    15.047    u_stopwatch_counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 4.337ns (48.964%)  route 4.521ns (51.036%))
  Logic Levels:           13  (CARRY4=5 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.001 r  u_stopwatch_counter/counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.625    13.627    u_stopwatch_counter/data0[5]
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.321    13.948 r  u_stopwatch_counter/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    13.948    u_stopwatch_counter/p_1_in[5]
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.075    15.092    u_stopwatch_counter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 4.337ns (49.660%)  route 4.396ns (50.340%))
  Logic Levels:           13  (CARRY4=5 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.021 r  u_stopwatch_counter/counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.501    13.523    u_stopwatch_counter/data0[7]
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.301    13.824 r  u_stopwatch_counter/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    13.824    u_stopwatch_counter/p_1_in[7]
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.031    15.048    u_stopwatch_counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 4.426ns (50.703%)  route 4.303ns (49.297%))
  Logic Levels:           13  (CARRY4=5 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.782 r  u_stopwatch_counter/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.782    u_stopwatch_counter/counter_reg[4]_i_2_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.105 r  u_stopwatch_counter/counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.408    13.514    u_stopwatch_counter/data0[6]
    SLICE_X57Y10         LUT2 (Prop_lut2_I1_O)        0.306    13.820 r  u_stopwatch_counter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    13.820    u_stopwatch_counter/p_1_in[6]
    SLICE_X57Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)        0.031    15.048    u_stopwatch_counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 u_stopwatch_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_counter/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 3.983ns (47.125%)  route 4.469ns (52.875%))
  Logic Levels:           12  (CARRY4=4 LUT2=3 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.569     5.090    u_stopwatch_counter/CLK
    SLICE_X55Y10         FDCE                                         r  u_stopwatch_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.419     5.509 r  u_stopwatch_counter/counter_reg[12]/Q
                         net (fo=40, routed)          0.853     6.362    u_stopwatch_counter/Q[12]
    SLICE_X55Y14         LUT3 (Prop_lut3_I0_O)        0.297     6.659 r  u_stopwatch_counter/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.659    u_stopwatch_counter/counter1_carry_i_8_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.083 r  u_stopwatch_counter/counter1_carry/O[1]
                         net (fo=2, routed)           0.371     7.453    u_stopwatch_counter/counter1_carry_n_6
    SLICE_X54Y14         LUT5 (Prop_lut5_I4_O)        0.303     7.756 r  u_stopwatch_counter/counter1__12_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.756    u_stopwatch_counter/counter1__12_carry__0_i_4_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.334 r  u_stopwatch_counter/counter1__12_carry__0/O[2]
                         net (fo=1, routed)           0.406     8.740    u_stopwatch_counter/counter1__12_carry__0_n_5
    SLICE_X55Y13         LUT2 (Prop_lut2_I1_O)        0.301     9.041 r  u_stopwatch_counter/counter1__30_carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_counter/counter1__30_carry__1_i_3_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.465 r  u_stopwatch_counter/counter1__30_carry__1/O[1]
                         net (fo=2, routed)           0.822    10.287    u_stopwatch_counter/counter1__30_carry__1_n_6
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.303    10.590 r  u_stopwatch_counter/counter[8]_i_10/O
                         net (fo=4, routed)           0.524    11.114    u_stopwatch_counter/counter[8]_i_10_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.238 f  u_stopwatch_counter/counter[8]_i_6/O
                         net (fo=1, routed)           0.593    11.831    u_stopwatch_counter/counter[8]_i_6_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.955 r  u_stopwatch_counter/counter[8]_i_5/O
                         net (fo=3, routed)           0.327    12.282    u_stopwatch_counter/p_0_out[8]
    SLICE_X56Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.406 r  u_stopwatch_counter/counter[4]_i_3/O
                         net (fo=1, routed)           0.000    12.406    u_stopwatch_counter/counter[4]_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.661 r  u_stopwatch_counter/counter_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.574    13.235    u_stopwatch_counter/data0[4]
    SLICE_X57Y9          LUT2 (Prop_lut2_I1_O)        0.307    13.542 r  u_stopwatch_counter/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    13.542    u_stopwatch_counter/p_1_in[4]
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.451    14.792    u_stopwatch_counter/CLK
    SLICE_X57Y9          FDCE                                         r  u_stopwatch_counter/counter_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.029    15.046    u_stopwatch_counter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  1.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_uart/u_baud_rate/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_baud_rate/baud_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.175%)  route 0.147ns (43.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_uart/u_baud_rate/baud_counter_reg[0]/Q
                         net (fo=10, routed)          0.147     1.734    u_uart/u_baud_rate/baud_counter[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.782 r  u_uart/u_baud_rate/baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    u_uart/u_baud_rate/baud_counter_0[3]
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    u_uart/u_baud_rate/CLK
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.131     1.589    u_uart/u_baud_rate/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_uart/u_baud_rate/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_baud_rate/baud_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_uart/u_baud_rate/baud_counter_reg[0]/Q
                         net (fo=10, routed)          0.143     1.730    u_uart/u_baud_rate/baud_counter[0]
    SLICE_X42Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  u_uart/u_baud_rate/baud_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    u_uart/u_baud_rate/baud_counter_0[1]
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    u_uart/u_baud_rate/CLK
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.120     1.578    u_uart/u_baud_rate/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_uart/u_baud_rate/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_baud_rate/baud_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_uart/u_baud_rate/baud_counter_reg[0]/Q
                         net (fo=10, routed)          0.147     1.734    u_uart/u_baud_rate/baud_counter[0]
    SLICE_X42Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  u_uart/u_baud_rate/baud_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_uart/u_baud_rate/baud_counter_0[2]
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    u_uart/u_baud_rate/CLK
    SLICE_X42Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.121     1.579    u_uart/u_baud_rate/baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.867%)  route 0.173ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.564     1.447    u_uart/u_uart_rx/CLK
    SLICE_X51Y10         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_uart/u_uart_rx/o_data_reg[6]/Q
                         net (fo=3, routed)           0.173     1.761    u_control_unit/echo_temp_reg[7]_1[6]
    SLICE_X49Y8          FDCE                                         r  u_control_unit/echo_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.835     1.962    u_control_unit/CLK
    SLICE_X49Y8          FDCE                                         r  u_control_unit/echo_temp_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.070     1.554    u_control_unit/echo_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_uart/u_uart_tx/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_tx/tx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.618%)  route 0.143ns (43.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.566     1.449    u_uart/u_uart_tx/CLK
    SLICE_X49Y6          FDRE                                         r  u_uart/u_uart_tx/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  u_uart/u_uart_tx/data_count_reg[1]/Q
                         net (fo=6, routed)           0.143     1.733    u_uart/u_uart_tx/data_count_reg_n_0_[1]
    SLICE_X49Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  u_uart/u_uart_tx/tx_i_1/O
                         net (fo=1, routed)           0.000     1.778    u_uart/u_uart_tx/tx_next
    SLICE_X49Y7          FDCE                                         r  u_uart/u_uart_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.835     1.962    u_uart/u_uart_tx/CLK
    SLICE_X49Y7          FDCE                                         r  u_uart/u_uart_tx/tx_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X49Y7          FDCE (Hold_fdce_C_D)         0.092     1.556    u_uart/u_uart_tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.226%)  route 0.150ns (47.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.565     1.448    u_uart/u_uart_rx/CLK
    SLICE_X50Y8          FDCE                                         r  u_uart/u_uart_rx/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  u_uart/u_uart_rx/o_data_reg[4]/Q
                         net (fo=6, routed)           0.150     1.762    u_control_unit/echo_temp_reg[7]_1[4]
    SLICE_X51Y7          FDCE                                         r  u_control_unit/echo_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.836     1.963    u_control_unit/CLK
    SLICE_X51Y7          FDCE                                         r  u_control_unit/echo_temp_reg[4]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.072     1.536    u_control_unit/echo_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_uart/u_baud_rate/baud_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_baud_rate/baud_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.232ns (69.564%)  route 0.102ns (30.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  u_uart/u_baud_rate/baud_counter_reg[6]/Q
                         net (fo=7, routed)           0.102     1.675    u_uart/u_baud_rate/baud_counter[6]
    SLICE_X43Y8          LUT5 (Prop_lut5_I2_O)        0.104     1.779 r  u_uart/u_baud_rate/baud_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_uart/u_baud_rate/baud_counter_0[8]
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.107     1.552    u_uart/u_baud_rate/baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.565     1.448    u_uart/u_uart_rx/CLK
    SLICE_X49Y9          FDCE                                         r  u_uart/u_uart_rx/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_uart/u_uart_rx/o_data_reg[1]/Q
                         net (fo=6, routed)           0.199     1.788    u_control_unit/echo_temp_reg[7]_1[1]
    SLICE_X51Y7          FDCE                                         r  u_control_unit/echo_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.836     1.963    u_control_unit/CLK
    SLICE_X51Y7          FDCE                                         r  u_control_unit/echo_temp_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.070     1.555    u_control_unit/echo_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart/u_baud_rate/baud_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_baud_rate/baud_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.562     1.445    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  u_uart/u_baud_rate/baud_counter_reg[6]/Q
                         net (fo=7, routed)           0.102     1.675    u_uart/u_baud_rate/baud_counter[6]
    SLICE_X43Y8          LUT4 (Prop_lut4_I3_O)        0.098     1.773 r  u_uart/u_baud_rate/baud_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.773    u_uart/u_baud_rate/baud_counter_0[7]
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.832     1.959    u_uart/u_baud_rate/CLK
    SLICE_X43Y8          FDCE                                         r  u_uart/u_baud_rate/baud_counter_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.092     1.537    u_uart/u_baud_rate/baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_rx/rx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.603%)  route 0.154ns (42.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.564     1.447    u_uart/u_uart_rx/CLK
    SLICE_X50Y11         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_uart/u_uart_rx/tick_count_reg[4]/Q
                         net (fo=6, routed)           0.154     1.765    u_uart/u_uart_rx/tick_count[4]
    SLICE_X49Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  u_uart/u_uart_rx/rx_done_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_uart/u_uart_rx/rx_done_next
    SLICE_X49Y11         FDCE                                         r  u_uart/u_uart_rx/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.834     1.961    u_uart/u_uart_rx/CLK
    SLICE_X49Y11         FDCE                                         r  u_uart/u_uart_rx/rx_done_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X49Y11         FDCE (Hold_fdce_C_D)         0.091     1.574    u_uart/u_uart_rx/rx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y5    U_Counter1/U_Clk_Div_10Hz/tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    U_Counter1/U_Counter_Up_Down/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    U_Counter1/U_Counter_Up_Down/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_FndController/U_Clk_Div_1Khz/tick_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    u_btn_debounce1/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    u_btn_debounce1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    u_btn_debounce1/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    u_btn_debounce1/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   u_uart/u_uart_rx/rx_done_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y7    u_uart/u_uart_tx/tick_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   U_FndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   U_FndController/U_Clk_Div_1Khz/div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_Counter1/U_Counter_Up_Down/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y6    U_Counter1/U_Counter_Up_Down/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_Counter1/U_Counter_Up_Down/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_Counter1/U_Counter_Up_Down/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y5    U_Counter1/U_Counter_Up_Down/counter_reg[7]/C



