{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386587898785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386587898786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 12:18:18 2013 " "Processing started: Mon Dec 09 12:18:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386587898786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386587898786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386587898786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386587899184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_sprite-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_sprite-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_sprite-behaviour " "Found design unit 1: draw_sprite-behaviour" {  } { { "../draw_sprite-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_sprite.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_sprite.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_sprite " "Found entity 1: draw_sprite" {  } { { "../draw_sprite.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_line-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_line-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_line-behaviour " "Found design unit 1: draw_line-behaviour" {  } { { "../draw_line-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_line-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_line.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_line.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_line " "Found entity 1: draw_line" {  } { { "../draw_line.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_line.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vgacontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vgacontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-behaviour " "Found design unit 1: vgacontroller-behaviour" {  } { { "../vgacontroller-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller-behaviour.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/vgacontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/vgacontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "../vgacontroller.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/vgacontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../sram.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/sram.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899720 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/sram.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/spi-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/spi-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-behaviour " "Found design unit 1: spi-behaviour" {  } { { "../spi-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/spi.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/spi.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../spi.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/spi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/ramcontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/ramcontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramcontroller-behaviour " "Found design unit 1: ramcontroller-behaviour" {  } { { "../ramcontroller-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/ramcontroller-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/ramcontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/ramcontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ramcontroller " "Found entity 1: ramcontroller" {  } { { "../ramcontroller.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/ramcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/parameter_def_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/parameter_def_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameter_def " "Found design unit 1: parameter_def" {  } { { "../parameter_def_pkg.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parameter_def-body " "Found design unit 2: parameter_def-body" {  } { { "../parameter_def_pkg.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/gpu-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/gpu-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu-structural " "Found design unit 1: gpu-structural" {  } { { "../gpu-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/gpu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/gpu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "../gpu.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw-structural " "Found design unit 1: draw-structural" {  } { { "../draw-structural.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_rect-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_rect-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_rect-behaviour " "Found design unit 1: draw_rect-behaviour" {  } { { "../draw_rect-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_rect-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_rect.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_rect.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_rect " "Found entity 1: draw_rect" {  } { { "../draw_rect.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_rect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_pixel-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_pixel-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_pixel-behaviour " "Found design unit 1: draw_pixel-behaviour" {  } { { "../draw_pixel-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_pixel-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_pixel.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_pixel.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_pixel " "Found entity 1: draw_pixel" {  } { { "../draw_pixel.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_pixel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_fill-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_fill-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_fill-behaviour " "Found design unit 1: draw_fill-behaviour" {  } { { "../draw_fill-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_fill-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw_fill.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw_fill.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw_fill " "Found entity 1: draw_fill" {  } { { "../draw_fill.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_fill.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/draw.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/draw.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "../draw.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/decoder-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/decoder-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../decoder-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/decoder-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/documents/github/dac/hardware/gpu/decoder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/documents/github/dac/hardware/gpu/decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899764 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899766 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386587899768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386587899768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386587899823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst2 " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -168 512 712 40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw gpu:inst2\|draw:draw1 " "Elaborating entity \"draw\" for hierarchy \"gpu:inst2\|draw:draw1\"" {  } { { "../gpu-structural.vhd" "draw1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_fill gpu:inst2\|draw:draw1\|draw_fill:fill1 " "Elaborating entity \"draw_fill\" for hierarchy \"gpu:inst2\|draw:draw1\|draw_fill:fill1\"" {  } { { "../draw-structural.vhd" "fill1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_pixel gpu:inst2\|draw:draw1\|draw_pixel:pixel1 " "Elaborating entity \"draw_pixel\" for hierarchy \"gpu:inst2\|draw:draw1\|draw_pixel:pixel1\"" {  } { { "../draw-structural.vhd" "pixel1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_rect gpu:inst2\|draw:draw1\|draw_rect:rect1 " "Elaborating entity \"draw_rect\" for hierarchy \"gpu:inst2\|draw:draw1\|draw_rect:rect1\"" {  } { { "../draw-structural.vhd" "rect1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_line gpu:inst2\|draw:draw1\|draw_line:line1 " "Elaborating entity \"draw_line\" for hierarchy \"gpu:inst2\|draw:draw1\|draw_line:line1\"" {  } { { "../draw-structural.vhd" "line1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_sprite gpu:inst2\|draw:draw1\|draw_sprite:sprite1 " "Elaborating entity \"draw_sprite\" for hierarchy \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\"" {  } { { "../draw-structural.vhd" "sprite1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw-structural.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder gpu:inst2\|decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"gpu:inst2\|decoder:decoder1\"" {  } { { "../gpu-structural.vhd" "decoder1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timeout_count decoder-behaviour.vhd(10) " "Verilog HDL or VHDL warning at decoder-behaviour.vhd(10): object \"timeout_count\" assigned a value but never read" {  } { { "../decoder-behaviour.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/decoder-behaviour.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386587899854 "|top_de1|gpu:inst2|decoder:decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramcontroller gpu:inst2\|ramcontroller:ramcontroller1 " "Elaborating entity \"ramcontroller\" for hierarchy \"gpu:inst2\|ramcontroller:ramcontroller1\"" {  } { { "../gpu-structural.vhd" "ramcontroller1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacontroller gpu:inst2\|vgacontroller:vgacontroller1 " "Elaborating entity \"vgacontroller\" for hierarchy \"gpu:inst2\|vgacontroller:vgacontroller1\"" {  } { { "../gpu-structural.vhd" "vgacontroller1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi gpu:inst2\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"gpu:inst2\|spi:spi1\"" {  } { { "../gpu-structural.vhd" "spi1" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -344 288 448 -248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -248 968 1192 -136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386587899896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1386587900697 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[1\] gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[1\] " "Converted the fan-out from the tri-state buffer \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[1\]\" to the node \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[1\]\" into an OR gate" {  } { { "../draw_sprite.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1386587900776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[2\] gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[0\] " "Converted the fan-out from the tri-state buffer \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[2\]\" to the node \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[0\]\" into an OR gate" {  } { { "../draw_sprite.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1386587900776 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[0\] gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[2\] " "Converted the fan-out from the tri-state buffer \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|ramdata\[0\]\" to the node \"gpu:inst2\|draw:draw1\|draw_sprite:sprite1\|data_reg_tmp\[2\]\" into an OR gate" {  } { { "../draw_sprite.vhd" "" { Text "C:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu/draw_sprite.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1386587900776 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1386587900776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386587902146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386587902146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "707 " "Implemented 707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386587902235 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386587902235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386587902235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Implemented 650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386587902235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386587902235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386587902264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 12:18:22 2013 " "Processing ended: Mon Dec 09 12:18:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386587902264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386587902264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386587902264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386587902264 ""}
