INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/loongson/exp3/exp3.gen/sources_1/ip/distributed_ram/sim/distributed_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distributed_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/loongson/exp3/exp3.srcs/sources_1/new/distributed_ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/loongson/exp3/exp3.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
