============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:40:39 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-72 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1540            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1640          100     
                                              
             Setup:-     147                  
       Uncertainty:-      50                  
     Required Time:=    1443                  
      Launch Clock:-     100                  
         Data Path:-    1415                  
             Slack:=     -72                  

#--------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/CK        -       -     R     (arrival)     80    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_wr_square_s_reg_sig_q_reg/Q         -       CK->Q R     DFFRHQX4       1  7.8    68   281     381    (-,-) 
  g8788/Y                                                       -       A->Y  F     CLKINVX12      5 20.5    69    67     448    (-,-) 
  g8781/Y                                                       -       A->Y  R     CLKINVX12      4  9.4    37    48     497    (-,-) 
  g8718__7098/Y                                                 -       S0->Y R     CLKMX2X3       3  7.6    82   183     680    (-,-) 
  g8522__7098/S                                                 -       B->S  F     ADDHX2         2  7.1   119   247     926    (-,-) 
  g8519/Y                                                       -       A->Y  R     CLKINVX6       2  6.2    49    72     998    (-,-) 
  g8487__2346/Y                                                 -       A1->Y F     OAI21X4        1  4.3   118    98    1097    (-,-) 
  g8464__4319/Y                                                 -       B0->Y R     AOI21X4        2  5.6   100   114    1211    (-,-) 
  g8443__3680/Y                                                 -       B->Y  F     XNOR2X2        1  4.4    86   214    1425    (-,-) 
  g8398__5107/Y                                                 -       A1->Y R     OAI21X4        1  3.2    77    90    1515    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg[7].dffn_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1515    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------

