ENTITY uartRX_DP IS 
	PORT
	(
		RX :  IN  STD_LOGIC;
		CK :  IN  STD_LOGIC;
		
		EN_CNT_26, SCLEAR_CNT_26 : IN STD_LOGIC;
		EN_CNT_12, LOAD_CNT_12 : IN STD_LOGIC;
		EN_CNT_8 : IN STD_LOGIC;
		EN_RX_REG, EN_DOUT_REG, SCLEAR_DOUT_REG : IN STD_LOGIC; 
		SCLEAR_ALL : IN STD_LOGIC;

		TC_8 :  OUT  STD_LOGIC;
		TC_12 :  OUT  STD_LOGIC;
		TC_26 :  OUT  STD_LOGIC;
		VOTER_OUT :  OUT  STD_LOGIC;
		START_BIT_CHECK :  OUT  STD_LOGIC;
		DOUT :  OUT  STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END uartRX_DP;