#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 07 01:15:56 2017
# Process ID: 1664
# Current directory: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9788 C:\Users\Aaron Wubshet\Desktop\FinalProjectContainer\FinalProject\FinalProject.xpr
# Log file: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/vivado.log
# Journal file: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/FinalProjectContainer/FinalProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 760.926 ; gain = 124.008
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Successfully read diagram <fft_mag> from BD file <C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/fft_mag.bd>
INFO: [BD 41-1662] The design 'fft_mag.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/fft_mag.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_register_slice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_addsub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cordic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
Exporting to file C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/hw_handoff/fft_mag.hwh
Generated Block Design Tcl file C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/hw_handoff/fft_mag_bd.tcl
Generated Hardware Definition File C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/sources/hdl/fft_mag.hwdef
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'frame_buffer'...
[Thu Dec 07 01:43:06 2017] Launched fft_mag_axis_register_slice_2_0_synth_1, fft_mag_xlconstant_1_0_synth_1, fft_mag_xlconstant_0_0_synth_1, fft_mag_xfft_0_0_synth_1, fft_mag_mult_gen_1_0_synth_1, fft_mag_mult_gen_0_0_synth_1, fft_mag_cordic_0_0_synth_1, fft_mag_c_addsub_0_0_synth_1, fft_mag_xlconstant_3_0_synth_1, fft_mag_xlconcat_0_0_synth_1, fft_mag_xlslice_1_0_synth_1, fft_mag_xlslice_0_0_synth_1, fft_mag_xlconstant_2_0_synth_1, synth_1...
Run output will be captured here:
fft_mag_axis_register_slice_2_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_axis_register_slice_2_0_synth_1/runme.log
fft_mag_xlconstant_1_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlconstant_1_0_synth_1/runme.log
fft_mag_xlconstant_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlconstant_0_0_synth_1/runme.log
fft_mag_xfft_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xfft_0_0_synth_1/runme.log
fft_mag_mult_gen_1_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_mult_gen_1_0_synth_1/runme.log
fft_mag_mult_gen_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_mult_gen_0_0_synth_1/runme.log
fft_mag_cordic_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_cordic_0_0_synth_1/runme.log
fft_mag_c_addsub_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_c_addsub_0_0_synth_1/runme.log
fft_mag_xlconstant_3_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlconstant_3_0_synth_1/runme.log
fft_mag_xlconcat_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlconcat_0_0_synth_1/runme.log
fft_mag_xlslice_1_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlslice_1_0_synth_1/runme.log
fft_mag_xlslice_0_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlslice_0_0_synth_1/runme.log
fft_mag_xlconstant_2_0_synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/fft_mag_xlconstant_2_0_synth_1/runme.log
synth_1: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/runme.log
[Thu Dec 07 01:43:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 936.711 ; gain = 148.125
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645975A
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 07 02:21:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/runme.log
[Thu Dec 07 02:21:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Dec 07 02:40:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/synth_1/runme.log
[Thu Dec 07 02:40:29 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645975A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645975A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/FinalProjectContainer/FinalProject/FinalProject.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292645975A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 07 18:00:44 2017...
