library ieee; use ieee.std_logic_1164.all;
use work.halfadder_package.all;

entity fulladder is
	port(A, B, Cin: in std_logic;
	     Sum. Cout: out std_logic);
end fulladder;

architecture main of fulladder is
	
	component halfadder
		port(

begin
	