<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf46.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_O_Y"></a><a name="subkey_O_Y"></a><a href="../PentiumM_HH/LipsB/esp_folding.htm"><b>oy</b></a> <br><nobr><a name="bms_O_Z"></a><a name="subkey_O_Z"></a>oz <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_acquire.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/l2_ozdb_full.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_release.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_full.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>7</b></a> </nobr><br><a name="bm_O"></a><a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>oz_data_conf</b></a> <br><nobr><a name="bm_O"></a>ozq <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_acquire.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/l2_got_recirc_ozq_acc.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_release.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_full.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>10</b></a> </nobr><br><a name="bm_O"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>ozq_entry</b></a> <br><a name="bm_O"></a><a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>ozq_miss</b></a> <br>
<br><br>
<nobr><a name="bm_P"></a><a name="subkey_P"></a>P <a href="../ht_index.htm"><b>1</b></a> <a href="../instruct32_hh/vc105.htm"><b>2</b></a> <a href="../instruct32_hh/vc100.htm"><b>3</b></a> <a href="../instruct32_hh/vc123.htm"><b>4</b></a> <a href="../instruct32_hh/vc122.htm"><b>5</b></a> <a href="../instruct32_hh/vc85.htm"><b>6</b></a> <a href="../instruct32_hh/vc83.htm"><b>7</b></a> <a href="../instruct32_hh/vc132.htm"><b>8</b></a> <a href="../instruct32_hh/vc94.htm"><b>9</b></a> <a href="../instruct32_hh/vc93.htm"><b>10</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>11</b></a> </nobr><br><nobr><a name="bm_P"></a>p <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>5</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>8</b></a> <a href="../instruct32_hh/fp_except.htm"><b>9</b></a> <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>10</b></a> <a href="../ht_index.htm"><b>11</b></a> <a href="../instruct32_hh/simd_fp_except.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>17</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.htm"><b>18</b></a> <a href="../instruct32_hh/vc114.htm"><b>19</b></a> <a href="../instruct32_hh/vc111.htm"><b>20</b></a> <a href="../instruct32_hh/vc110.htm"><b>21</b></a> <a href="../instruct32_hh/vc107.htm"><b>22</b></a> <a href="../instruct32_hh/vc105.htm"><b>23</b></a> <a href="../instruct32_hh/vc102.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>26</b></a> <a href="../instruct32_hh/vc118.htm"><b>27</b></a> <a href="../instruct32_hh/vc117.htm"><b>28</b></a> <a href="../instruct32_hh/vc116.htm"><b>29</b></a> <a href="../instruct32_hh/vc115.htm"><b>30</b></a> <a href="../Itanium2_HH/Events642/l2_synth_probe.html"><b>31</b></a> <a href="../instruct32_hh/vc91.htm"><b>32</b></a> <a href="../instruct32_hh/vc81.htm"><b>33</b></a> <a href="../instruct32_hh/vc133.htm"><b>34</b></a> <a href="../instruct32_hh/vc94.htm"><b>35</b></a> <a href="../instruct32_hh/vc93.htm"><b>36</b></a> <a href="../instruct32_hh/vc147.htm"><b>37</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.htm"><b>38</b></a> <a href="../instruct32_hh/vc167.htm"><b>39</b></a> <a href="../instruct32_hh/vc166.htm"><b>40</b></a> <a href="../xscinstruct_hh/WLDR.htm"><b>41</b></a> <a href="../instruct32_hh/vc187.htm"><b>42</b></a> <a href="../instruct32_hh/vc184.htm"><b>43</b></a> <a href="../instruct32_hh/vc183.htm"><b>44</b></a> <a href="../instruct32_hh/vc181.htm"><b>45</b></a> <a href="../instruct32_hh/vc180.htm"><b>46</b></a> <a href="../Reference_HH/reference.htm"><b>47</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>48</b></a> <a href="../instruct32_hh/vc198.htm"><b>49</b></a> <a href="../instruct32_hh/vc197.htm"><b>50</b></a> <a href="../instruct32_hh/vc196.htm"><b>51</b></a> <a href="../instruct32_hh/vc195.htm"><b>52</b></a> <a href="../instruct32_hh/vc194.htm"><b>53</b></a> <a href="../instruct32_hh/vc191.htm"><b>54</b></a> <a href="../instruct32_hh/vc190.htm"><b>55</b></a> <a href="../instruct32_hh/vc188.htm"><b>56</b></a> <a href="../instruct32_hh/vc206.htm"><b>57</b></a> <a href="../instruct32_hh/vc205.htm"><b>58</b></a> <a href="../instruct32_hh/vc203.htm"><b>59</b></a> <a href="../instruct32_hh/vc202.htm"><b>60</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>61</b></a> <a href="../instruct32_hh/vc249.htm"><b>62</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Word_or_Unsigned_Byte_Overview.htm"><b>63</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Multiple_Overview.htm"><b>64</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>65</b></a> <a href="../Pentium4_HH/Events4/about.htm"><b>66</b></a> <a href="../xscinstruct_hh/Address_Miscellaneous_Loads_and_Stores_Overview.htm"><b>67</b></a> <a href="../Pentium4_HH/Events4/aboutevents.htm"><b>68</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>69</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>70</b></a> <a href="../instruct32_hh/vc312.htm"><b>71</b></a> <a href="../instruct32_hh/vc311.htm"><b>72</b></a> <a href="../instruct32_hh/vc31.htm"><b>73</b></a> </nobr><br><nobr><a name="bms_P_{"></a><a name="subkey_P_{"></a>p0 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>6</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>9</b></a> </nobr><br><nobr><a name="bm_P"></a>p1 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../instruct64_hh/6400192.htm"><b>3</b></a> <a href="../instruct64_hh/6400191.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>7</b></a> <a href="../instruct64_hh/6400377.htm"><b>8</b></a> <a href="../instruct64_hh/6400376.htm"><b>9</b></a> <a href="../instruct64_hh/6400375.htm"><b>10</b></a> <a href="../instruct64_hh/6400374.htm"><b>11</b></a> <a href="../instruct64_hh/6400164.htm"><b>12</b></a> <a href="../instruct64_hh/6400163.htm"><b>13</b></a> <a href="../instruct64_hh/6400162.htm"><b>14</b></a> <a href="../instruct64_hh/6400161.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>17</b></a> <a href="../instruct64_hh/6400188.htm"><b>18</b></a> <a href="../instruct64_hh/6400187.htm"><b>19</b></a> </nobr><br><nobr><a name="bm_P"></a>p11 <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>2</b></a> </nobr><br><a name="bm_P"></a><a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.htm"><b>p13</b></a> <br><nobr><a name="bm_P"></a>p15 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>5</b></a> <a href="../xscinstruct_hh/Address_Load_and_Store_Coprocessor_Overview.htm"><b>6</b></a> <a href="../xscinstruct_hh/address_immediate_post-indexed_(am_5).htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>9</b></a> </nobr><br><nobr><a name="bm_P"></a>p2 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../instruct64_hh/6400192.htm"><b>3</b></a> <a href="../instruct64_hh/6400191.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>6</b></a> <a href="../instruct64_hh/6400253.htm"><b>7</b></a> <a href="../instruct64_hh/6400252.htm"><b>8</b></a> <a href="../instruct64_hh/6400251.htm"><b>9</b></a> <a href="../instruct64_hh/6400250.htm"><b>10</b></a> <a href="../instruct64_hh/6400257.htm"><b>11</b></a> <a href="../instruct64_hh/6400256.htm"><b>12</b></a> <a href="../instruct64_hh/6400255.htm"><b>13</b></a> <a href="../instruct64_hh/6400254.htm"><b>14</b></a> <a href="../instruct64_hh/6400377.htm"><b>15</b></a> <a href="../instruct64_hh/6400376.htm"><b>16</b></a> <a href="../instruct64_hh/6400375.htm"><b>17</b></a> <a href="../instruct64_hh/6400374.htm"><b>18</b></a> <a href="../instruct64_hh/6400164.htm"><b>19</b></a> <a href="../instruct64_hh/6400163.htm"><b>20</b></a> <a href="../instruct64_hh/6400162.htm"><b>21</b></a> <a href="../instruct64_hh/6400161.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>24</b></a> <a href="../instruct64_hh/6400188.htm"><b>25</b></a> <a href="../instruct64_hh/6400187.htm"><b>26</b></a> </nobr><br><nobr><a name="bm_P"></a>p3 <a href="../xscinstruct_hh/INST_MCRR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_P"></a>p4 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_P"></a>p5 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/address_immediate_pre-indexed_(am_5).htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_P"></a>P6 <a href="../ht_index.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.htm"><b>2</b></a> <a href="../instruct32_hh/vc220.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_P"></a>p6 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../Pentium4_HH/Events4/self-modifying_code_clear.htm"><b>2</b></a> <a href="../instruct32_hh/about_ia-32_instructions.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>4</b></a> <a href="../instruct32_hh/vc46.htm"><b>5</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>6</b></a> <a href="../instruct32_hh/vc159.htm"><b>7</b></a> <a href="../Reference_HH/p6_family_micro-architecture.htm"><b>8</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>9</b></a> <a href="../xscinstruct_hh/address_immediate_offset_(am_5).htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>11</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.htm"><b>12</b></a> </nobr><br><nobr><a name="bm_P"></a>p7 <a href="../xscinstruct_hh/INST_MCR.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_CDP.htm"><b>4</b></a> </nobr><br><a name="bm_P"></a><a href="../xscinstruct_hh/INST_STC.htm"><b>p8</b></a> <br><nobr><a name="bms_P_A"></a><a name="subkey_P_A"></a>pack <a href="../instruct64_hh/6400315.htm"><b>1</b></a> <a href="../instruct64_hh/6400314.htm"><b>2</b></a> <a href="../instruct64_hh/6400410.htm"><b>3</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct64_hh/6400314.htm"><b>pack2</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400314.htm"><b>pack4</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400224.htm"><b>pack_form</b></a> <br><nobr><a name="bm_P"></a>packeddpfpstreamingsimdext <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>packedspfpstreamingsimdext <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_and_streaming_simd_extensions_2_computational_instructions.htm"><b>2</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc221.htm"><b>packssdw</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc221.htm"><b>packsswb</b></a> <br><a name="bm_P"></a><a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>packsswd</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc222.htm"><b>packuswb</b></a> <br><nobr><a name="bm_P"></a>padd <a href="../instruct64_hh/6400317.htm"><b>1</b></a> <a href="../instruct64_hh/6400316.htm"><b>2</b></a> <a href="../instruct64_hh/6400078.htm"><b>3</b></a> <a href="../instruct64_hh/6400077.htm"><b>4</b></a> <a href="../instruct64_hh/6400076.htm"><b>5</b></a> <a href="../instruct64_hh/6400075.htm"><b>6</b></a> <a href="../instruct64_hh/6400074.htm"><b>7</b></a> <a href="../instruct64_hh/6400106.htm"><b>8</b></a> <a href="../instruct64_hh/6400408.htm"><b>9</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct64_hh/6400316.htm"><b>padd1</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400316.htm"><b>padd2</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400316.htm"><b>padd4</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc260.htm"><b>PADDB</b></a> <br><nobr><a name="bm_P"></a>paddb <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>3</b></a> <a href="../instruct32_hh/vc223.htm"><b>4</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc223.htm"><b>paddd</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc260.htm"><b>PADDD</b></a> <br><nobr><a name="bm_P"></a>padded <a href="../instruct32_hh/vc140.htm"><b>1</b></a> <a href="../instruct32_hh/vc26.htm"><b>2</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc224.htm"><b>PADDQ</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc224.htm"><b>paddq</b></a> <br><nobr><a name="bm_P"></a>paddr <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400513.htm"><b>2</b></a> <a href="../instruct64_hh/6400512.htm"><b>3</b></a> <a href="../instruct64_hh/6400511.htm"><b>4</b></a> <a href="../instruct64_hh/6400510.htm"><b>5</b></a> <a href="../instruct64_hh/6400508.htm"><b>6</b></a> <a href="../instruct64_hh/6400507.htm"><b>7</b></a> <a href="../instruct64_hh/6400504.htm"><b>8</b></a> <a href="../instruct64_hh/6400551.htm"><b>9</b></a> <a href="../instruct64_hh/6400285.htm"><b>10</b></a> <a href="../instruct64_hh/6400283.htm"><b>11</b></a> <a href="../instruct64_hh/6400281.htm"><b>12</b></a> <a href="../instruct64_hh/6400279.htm"><b>13</b></a> <a href="../instruct64_hh/6400365.htm"><b>14</b></a> <a href="../instruct64_hh/6400363.htm"><b>15</b></a> <a href="../instruct64_hh/6400381.htm"><b>16</b></a> <a href="../instruct64_hh/6400441.htm"><b>17</b></a> <a href="../instruct64_hh/6400439.htm"><b>18</b></a> <a href="../instruct64_hh/6400166.htm"><b>19</b></a> </nobr><br><nobr><a name="bm_P"></a>paddsb <a href="../instruct32_hh/vc225.htm"><b>1</b></a> <a href="../instruct32_hh/vc262.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>paddsw <a href="../instruct32_hh/vc225.htm"><b>1</b></a> <a href="../instruct32_hh/vc262.htm"><b>2</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc226.htm"><b>paddusb</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc226.htm"><b>paddusw</b></a> <br><nobr><a name="bm_P"></a>paddw <a href="../instruct32_hh/vc225.htm"><b>1</b></a> <a href="../instruct32_hh/vc223.htm"><b>2</b></a> <a href="../instruct32_hh/vc262.htm"><b>3</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc260.htm"><b>PADDW</b></a> <br><nobr><a name="bm_P"></a>pae <a href="../instruct32_hh/vc46.htm"><b>1</b></a> <a href="../instruct32_hh/vc178.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>pagewalkdtlballmisses <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/dtlb_page_walk_misses.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/dtlb_page_walk_misses.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>pagewalkmissitlb <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/itlb_page_walk_misses.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/itlb_page_walk_misses.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>pair <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>2</b></a> </nobr><br><nobr><a name="bm_P"></a>pairs <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>1</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>2</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc227.htm"><b>pand</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc228.htm"><b>pandn</b></a> <br><nobr><a name="bm_P"></a>parallel_inequality_form <a href="../instruct64_hh/6400164.htm"><b>1</b></a> <a href="../instruct64_hh/6400163.htm"><b>2</b></a> <a href="../instruct64_hh/6400162.htm"><b>3</b></a> <a href="../instruct64_hh/6400161.htm"><b>4</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct32_hh/vc26.htm"><b>parameter</b></a> <br><nobr><a name="bm_P"></a>parameters <a href="../instruct32_hh/vc26.htm"><b>1</b></a> <a href="../instruct32_hh/vc277.htm"><b>2</b></a> <a href="../instruct32_hh/vc291.htm"><b>3</b></a> <a href="../instruct32_hh/vc290.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_P"></a>part <a href="../xscinstruct_hh/INST_UMULL.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>2</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>5</b></a> <a href="../instruct32_hh/vc143.htm"><b>6</b></a> <a href="../instruct32_hh/vc277.htm"><b>7</b></a> </nobr><br><a name="bm_P"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>partial</b></a> <br><a name="bm_P"></a><a href="../Pentium4_HH/Events4/mob_load_replays.htm"><b>partial_data</b></a> <br><a name="bm_P"></a><a href="../Pentium4_HH/Lips/lipspro_eflags_stall.htm"><b>partial_flags_register</b></a> <br><a name="bm_P"></a><a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>partial_reg</b></a> <br><a name="bm_P"></a><a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>partial_reg_at_target</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/operations.htm"><b>pascal</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc46.htm"><b>PAT</b></a> <br><nobr><a name="bm_P"></a>pause <a href="../Pentium4_HH/Lips/possible_spin_loop.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.htm"><b>2</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.htm"><b>4</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>5</b></a> <a href="../Pentium4_HH/Advice4_HH/optimizing_branch_prediction.htm"><b>6</b></a> <a href="../instruct32_hh/vc229.htm"><b>7</b></a> <a href="../PentiumM_HH/ERB/branch_mispredictions_performance_impact___.htm"><b>8</b></a> <a href="../PentiumM_HH/EventsB/branch_mispredictions_retired.htm"><b>9</b></a> </nobr><br><nobr><a name="bm_P"></a>pavg <a href="../instruct64_hh/6400319.htm"><b>1</b></a> <a href="../instruct64_hh/6400318.htm"><b>2</b></a> <a href="../instruct64_hh/6400080.htm"><b>3</b></a> <a href="../instruct64_hh/6400079.htm"><b>4</b></a> <a href="../instruct64_hh/6400408.htm"><b>5</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct64_hh/6400318.htm"><b>pavg1</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400318.htm"><b>pavg2</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc230.htm"><b>pavgb</b></a> <br><nobr><a name="bm_P"></a>pavgsub <a href="../instruct64_hh/6400321.htm"><b>1</b></a> <a href="../instruct64_hh/6400320.htm"><b>2</b></a> <a href="../instruct64_hh/6400081.htm"><b>3</b></a> <a href="../instruct64_hh/6400408.htm"><b>4</b></a> </nobr><br><a name="bm_P"></a><a href="../instruct64_hh/6400320.htm"><b>pavgsub1</b></a> <br><a name="bm_P"></a><a href="../instruct64_hh/6400320.htm"><b>pavgsub2</b></a> <br><a name="bm_P"></a><a href="../instruct32_hh/vc230.htm"><b>pavgw</b></a> <br><a name="bms_P_B"></a><a name="subkey_P_B"></a><a href="../instruct32_hh/vc46.htm"><b>PBE</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf48.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

