#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 22:30:13 2018
# Process ID: 14600
# Current directory: C:/Users/NILAAN/Desktop/project 003/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13756 C:\Users\NILAAN\Desktop\project 003\CPU\CPU.xpr
# Log file: C:/Users/NILAAN/Desktop/project 003/CPU/vivado.log
# Journal file: C:/Users/NILAAN/Desktop/project 003/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/NILAAN/Desktop/project 003/CPU/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/SOFTWARE/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 782.141 ; gain = 68.078
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_TSB4_bit_8_way.vhd} w ]
add_files -fileset sim_1 {{C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_TSB4_bit_8_way.vhd}}
update_compile_order -fileset sim_1
set_property top TB_TSB4_bit_8_way [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_TSB4_bit_8_way' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_TSB4_bit_8_way_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB4_bit_8_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_TSB4_bit_8_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB4_bit_8_way
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_TSB4_bit_8_way_behav xil_defaultlib.TB_TSB4_bit_8_way -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tsb4_bit_8_way
Built simulation snapshot TB_TSB4_bit_8_way_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NILAAN/Desktop/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/NILAAN/Desktop/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 04:59:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 838.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_TSB4_bit_8_way_behav -key {Behavioral:sim_1:Functional:TB_TSB4_bit_8_way} -tclbatch {TB_TSB4_bit_8_way.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_TSB4_bit_8_way.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 847.801 ; gain = 9.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_TSB4_bit_8_way_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 847.801 ; gain = 9.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 854.934 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_TSB4_bit_8_way' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_TSB4_bit_8_way_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_TSB4_bit_8_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_TSB4_bit_8_way
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_TSB4_bit_8_way_behav xil_defaultlib.TB_TSB4_bit_8_way -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tsb4_bit_8_way
Built simulation snapshot TB_TSB4_bit_8_way_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_TSB4_bit_8_way_behav -key {Behavioral:sim_1:Functional:TB_TSB4_bit_8_way} -tclbatch {TB_TSB4_bit_8_way.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_TSB4_bit_8_way.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_TSB4_bit_8_way_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 854.934 ; gain = 0.000
set_property top TB_Decoder_3_to_8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Decoder_3_to_8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Decoder_3_to_8_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Decoder_3_to_8_behav xil_defaultlib.TB_Decoder_3_to_8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Decoder_3_to_8_behav -key {Behavioral:sim_1:Functional:TB_Decoder_3_to_8} -tclbatch {TB_Decoder_3_to_8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Decoder_3_to_8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Decoder_3_to_8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 871.793 ; gain = 8.715
set_property top TB_InsDecoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InsDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InsDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InsDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sim_1/new/TB_InsDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InsDecoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InsDecoder_behav xil_defaultlib.TB_InsDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InsDecoder [insdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_insdecoder
Built simulation snapshot TB_InsDecoder_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NILAAN/Desktop/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/NILAAN/Desktop/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 05:25:39 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 871.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InsDecoder_behav -key {Behavioral:sim_1:Functional:TB_InsDecoder} -tclbatch {TB_InsDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_InsDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InsDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 880.801 ; gain = 9.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.418 ; gain = 0.000
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TB_RCA_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RCA_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RCA_3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/imports/LAB2/RCA3/LAB 9-10.srcs/sim_1/new/TB_RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RCA_3
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RCA_3_behav xil_defaultlib.TB_RCA_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rca_3
Built simulation snapshot TB_RCA_3_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NILAAN/Desktop/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/NILAAN/Desktop/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 05:29:43 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RCA_3_behav -key {Behavioral:sim_1:Functional:TB_RCA_3} -tclbatch {TB_RCA_3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RCA_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RCA_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 886.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RCA_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RCA_3_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RCA_3_behav xil_defaultlib.TB_RCA_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RCA_3_behav -key {Behavioral:sim_1:Functional:TB_RCA_3} -tclbatch {TB_RCA_3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RCA_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RCA_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 886.418 ; gain = 0.000
set_property top TB_RegBank [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RegBank' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RegBank_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RegBank_behav xil_defaultlib.TB_RegBank -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_regbank
Built simulation snapshot TB_RegBank_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NILAAN/Desktop/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/NILAAN/Desktop/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 09:40:28 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 886.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RegBank_behav -key {Behavioral:sim_1:Functional:TB_RegBank} -tclbatch {TB_RegBank.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RegBank.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RegBank_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 886.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RegBank' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RegBank_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RegBank
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RegBank_behav xil_defaultlib.TB_RegBank -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_regbank
Built simulation snapshot TB_RegBank_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RegBank_behav -key {Behavioral:sim_1:Functional:TB_RegBank} -tclbatch {TB_RegBank.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RegBank.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RegBank_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 886.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RegBank' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RegBank_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RegBank
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RegBank_behav xil_defaultlib.TB_RegBank -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_regbank
Built simulation snapshot TB_RegBank_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RegBank_behav -key {Behavioral:sim_1:Functional:TB_RegBank} -tclbatch {TB_RegBank.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RegBank.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RegBank_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 886.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RegBank' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RegBank_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RegBank
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RegBank_behav xil_defaultlib.TB_RegBank -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_regbank
Built simulation snapshot TB_RegBank_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RegBank_behav -key {Behavioral:sim_1:Functional:TB_RegBank} -tclbatch {TB_RegBank.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RegBank.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RegBank_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.418 ; gain = 0.000
set_property top TB_CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB3_bit_2_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TSB4_bit_2_way
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB3_bit_2_way [tsb3_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.InsDecoder [insdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_2_way [tsb4_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.FA1 [fa1_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/NILAAN/Desktop/project -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/NILAAN/Desktop/project" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 10:00:05 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 500 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 896.309 ; gain = 6.867
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sim_1/new/TB_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB3_bit_2_way [tsb3_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.InsDecoder [insdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_2_way [tsb4_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.FA1 [fa1_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 898.297 ; gain = 0.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_CPU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/SOFTWARE/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 078b07809800449f9647c34b810e337e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_CPU_behav xil_defaultlib.TB_CPU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_8_12 [lut_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB3_bit_2_way [tsb3_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.InsDecoder [insdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_2_way [tsb4_bit_2_way_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.TSB4_bit_8_way [tsb4_bit_8_way_default]
Compiling architecture behavioral of entity xil_defaultlib.FA1 [fa1_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot TB_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_CPU_behav -key {Behavioral:sim_1:Functional:TB_CPU} -tclbatch {TB_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 901.578 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1014.199 ; gain = 112.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'PC' of component 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:34' bound to instance 'LUT_8_12_0' of component 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:180]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (3#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/LUT_8_12.vhd:39]
INFO: [Synth 8-3491] module 'TSB3_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:35' bound to instance 'CounterTSB' of component 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:184]
INFO: [Synth 8-638] synthesizing module 'TSB3_bit_2_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TSB3_bit_2_way' (4#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB3_bit_2_way.vhd:43]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3A' of component 'RCA_3' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:191]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:57]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'HA' (5#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:48]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (6#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (7#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'InsDecoder' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:34' bound to instance 'InsDec' of component 'InsDecoder' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:198]
INFO: [Synth 8-638] synthesizing module 'InsDecoder' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'InsDecoder' (8#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_2_way' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:34' bound to instance 'ValToWrite' of component 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:210]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_2_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_2_way' (9#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/TSB4_bit_2_way.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_A' of component 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_0' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_2_to_4..vhd:34' bound to instance 'Decoder_2_TO_4_1' of component 'Decoder_2_TO_4' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'RegBank' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBankA' of component 'RegBank' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:267]
INFO: [Synth 8-638] synthesizing module 'RegBank' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:95]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:101]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:107]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:119]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (13#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/RegBank.vhd:51]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel1' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:282]
INFO: [Synth 8-638] synthesizing module 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TSB4_bit_8_way' (14#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:49]
INFO: [Synth 8-3491] module 'TSB4_bit_8_way' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/TSB4_bit_8_way.vhd:34' bound to instance 'AU_Reg_Sel2' of component 'TSB4_bit_8_way' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:295]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'AU' of component 'RCA_4' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:309]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_0' of component 'FA1' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA1' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:52]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FA1' (15#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:42]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_1' of component 'FA1' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:69]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_2' of component 'FA1' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:76]
INFO: [Synth 8-3491] module 'FA1' declared at 'C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/FA1.vhd:34' bound to instance 'FA_3' of component 'FA1' [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (16#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/imports/new/RCA_4.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CPU' (17#1) [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/sources_1/new/CPU.vhd:45]
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
WARNING: [Synth 8-3331] design RegBank has unconnected port RegSel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.973 ; gain = 156.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.973 ; gain = 156.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.973 ; gain = 156.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/NILAAN/Desktop/project 003/CPU/CPU.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1394.770 ; gain = 493.191
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1394.770 ; gain = 493.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 10:11:34 2018...
