

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:1,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_yozOkm
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:53) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:66) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:81) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x178 (_1.ptx:103) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:119) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (_1.ptx:125) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:163) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a8 (_1.ptx:176) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SB0akk"
Running: cat _ptx_SB0akk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qeKnpi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qeKnpi --output-file  /dev/null 2> _ptx_SB0akkinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=13, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SB0akk _ptx2_qeKnpi _ptx_SB0akkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0 Copied Everything to GPU memory
        0 Start traversing the tree
        0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:20:03 2018
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 81920 (ipc=81.9) sim_rate=40960 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 11:20:04 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1508,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 110707 (ipc=24.6) sim_rate=36902 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:20:05 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6264
gpu_sim_insn = 110830
gpu_ipc =      17.6932
gpu_tot_sim_cycle = 6264
gpu_tot_sim_insn = 110830
gpu_tot_ipc =      17.6932
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 83
gpu_total_sim_rate=36943
RFC_cache:
	RFC_total_cache_accesses = 2736
	RFC_total_cache_misses = 1458
	RFC_total_cache_miss_rate = 0.5329
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2054
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1503
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 122720
gpgpu_n_tot_w_icount = 3835
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4176	W0_Idle:17395	W0_Scoreboard:8514	W1:251	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6263 
mrq_lat_table:79 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	95 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38 	15 	0 	0 	0 	0 	0 	1 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.750000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/19 = 4.736842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         5         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        377       159    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        157       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        222       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        193       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        207       218    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        262       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8223 n_act=6 n_pre=3 n_req=20 n_rd=32 n_write=4 bw_util=0.008708
n_activity=390 dram_eff=0.1846
bk0: 20a 8126i bk1: 10a 8199i bk2: 0a 8266i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 0a 8269i bk11: 0a 8269i bk12: 2a 8252i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00471698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8229 n_act=4 n_pre=2 n_req=19 n_rd=28 n_write=5 bw_util=0.007983
n_activity=309 dram_eff=0.2136
bk0: 22a 8113i bk1: 6a 8219i bk2: 0a 8264i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8267i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8269i bk13: 0a 8269i bk14: 0a 8269i bk15: 0a 8271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00483793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8244 n_act=2 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=163 dram_eff=0.2699
bk0: 12a 8220i bk1: 8a 8226i bk2: 0a 8267i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8236 n_act=2 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.007257
n_activity=241 dram_eff=0.249
bk0: 12a 8210i bk1: 12a 8189i bk2: 0a 8268i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x3e41080, atomic=0 1 entries : 0x7f4c543af3c0 :  mf: uid=  5051, sid01:w00, part=4, addr=0x3e410c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6261), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8243 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=177 dram_eff=0.2486
bk0: 8a 8226i bk1: 10a 8210i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8269i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 2a 8252i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00133043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8249 n_act=2 n_pre=0 n_req=9 n_rd=16 n_write=1 bw_util=0.004112
n_activity=119 dram_eff=0.2857
bk0: 8a 8237i bk1: 8a 8217i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 11, Miss_rate = 0.333, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 99
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 340
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=395
icnt_total_pkts_simt_to_mem=120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58081
	minimum = 6
	maximum = 27
Network latency average = 8.87879
	minimum = 6
	maximum = 22
Slowest packet = 97
Flit latency average = 7.81942
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Accepted packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Injected flit rate average = 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0225096 (at node 15)
Accepted flit rate average= 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0205939 (at node 1)
Injected packet length average = 2.60101
Accepted packet length average = 2.60101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36943 (inst/sec)
gpgpu_simulation_rate = 2088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: cycles simulated: 6764  inst.: 176078 (ipc=130.5) sim_rate=44019 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:20:06 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(464,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (783,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (951,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (974,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (978,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (986,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (988,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 989
gpu_sim_insn = 94278
gpu_ipc =      95.3266
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 2518
	RFC_total_cache_miss_rate = 0.5004
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2595
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27775	W0_Scoreboard:9716	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 249 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01471
	minimum = 6
	maximum = 20
Network latency average = 8.68627
	minimum = 6
	maximum = 18
Slowest packet = 198
Flit latency average = 7.24268
	minimum = 6
	maximum = 18
Slowest flit = 515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Accepted packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Injected flit rate average = 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0940344 (at node 19)
Accepted flit rate average= 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0505561 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 51277 (inst/sec)
gpgpu_simulation_rate = 1813 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 2518
	RFC_total_cache_miss_rate = 0.5004
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2595
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27775	W0_Scoreboard:9716	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 2518
	RFC_total_cache_miss_rate = 0.5004
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2595
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27775	W0_Scoreboard:9716	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (386,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (392,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 7753  inst.: 311884 (ipc=213.6) sim_rate=62376 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:20:07 2018
GPGPU-Sim uArch: cycles simulated: 9253  inst.: 316089 (ipc=55.5) sim_rate=52681 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:20:08 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2844,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3357,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3388,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3779,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11253  inst.: 317278 (ipc=28.0) sim_rate=45325 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:20:09 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4001,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4158,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4159
gpu_sim_insn = 112212
gpu_ipc =      26.9805
gpu_tot_sim_cycle = 11412
gpu_tot_sim_insn = 317320
gpu_tot_ipc =      27.8058
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=45331
RFC_cache:
	RFC_total_cache_accesses = 9524
	RFC_total_cache_misses = 5199
	RFC_total_cache_miss_rate = 0.5459
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6588
	L1I_total_cache_misses = 794
	L1I_total_cache_miss_rate = 0.1205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 88, Miss = 32, Miss_rate = 0.364, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 987
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3728
	L1D_total_cache_pending_hits = 298
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1974
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5399
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 392992
gpgpu_n_tot_w_icount = 12281
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12700
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4750	W0_Idle:43318	W0_Scoreboard:33187	W1:2041	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 197 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11411 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	443 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	197 	18 	0 	0 	0 	0 	0 	1 	8 	62 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        420       283    none      none      none      none      none      none      none      none      none         268       267       263    none         265
dram[1]:        291       419    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        245       356    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        263       339    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        375       302    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        474       316    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14964 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01142
n_activity=843 dram_eff=0.204
bk0: 34a 14835i bk1: 26a 14907i bk2: 0a 15060i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15047i bk12: 2a 15045i bk13: 4a 15041i bk14: 0a 15060i bk15: 4a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00272208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14998 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007436
n_activity=542 dram_eff=0.2066
bk0: 28a 14874i bk1: 16a 14982i bk2: 0a 15058i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15061i bk6: 0a 15062i bk7: 0a 15062i bk8: 0a 15062i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15046i bk12: 2a 15046i bk13: 0a 15062i bk14: 0a 15062i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00265569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14971 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01102
n_activity=758 dram_eff=0.219
bk0: 40a 14786i bk1: 24a 14924i bk2: 0a 15058i bk3: 0a 15060i bk4: 0a 15061i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15064i bk10: 2a 15047i bk11: 2a 15045i bk12: 0a 15061i bk13: 0a 15062i bk14: 0a 15063i bk15: 0a 15063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00929491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14994 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008365
n_activity=541 dram_eff=0.2329
bk0: 26a 14928i bk1: 20a 14954i bk2: 0a 15061i bk3: 0a 15061i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 0a 15064i bk12: 2a 15047i bk13: 2a 15045i bk14: 0a 15061i bk15: 2a 15045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000199177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14973 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01115
n_activity=700 dram_eff=0.24
bk0: 28a 14888i bk1: 26a 14905i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15063i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 6a 15035i bk12: 0a 15061i bk13: 0a 15061i bk14: 0a 15061i bk15: 6a 15038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00577613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=15002 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.007303
n_activity=486 dram_eff=0.2263
bk0: 18a 15000i bk1: 24a 14947i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15062i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 4a 15041i bk12: 0a 15061i bk13: 0a 15061i bk14: 2a 15045i bk15: 0a 15062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68, Miss = 18, Miss_rate = 0.265, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 15, Miss_rate = 0.278, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 21, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 462
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3874
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1516
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35057
	minimum = 6
	maximum = 15
Network latency average = 7.31609
	minimum = 6
	maximum = 13
Slowest packet = 439
Flit latency average = 6.08418
	minimum = 6
	maximum = 9
Slowest flit = 1249
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Accepted packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Injected flit rate average = 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0216398 (at node 6)
Accepted flit rate average= 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0411157 (at node 6)
Injected packet length average = 2.25287
Accepted packet length average = 2.25287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 45331 (inst/sec)
gpgpu_simulation_rate = 1630 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 11912  inst.: 411841 (ipc=189.0) sim_rate=51480 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:20:10 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (532,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (559,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (604,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (613,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (667,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 668
gpu_sim_insn = 94628
gpu_ipc =     141.6587
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 6710
	RFC_total_cache_miss_rate = 0.5461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6942
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5086	W0_Idle:46706	W0_Scoreboard:35123	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 186 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         265
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15786i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6087
	minimum = 6
	maximum = 70
Network latency average = 11.3587
	minimum = 6
	maximum = 56
Slowest packet = 1034
Flit latency average = 11.3939
	minimum = 6
	maximum = 55
Slowest flit = 2443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Accepted packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Injected flit rate average = 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.125749 (at node 23)
Accepted flit rate average= 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.197605 (at node 23)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 51493 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 6710
	RFC_total_cache_miss_rate = 0.5461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6942
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5086	W0_Idle:46706	W0_Scoreboard:35123	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         265
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15786i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 6710
	RFC_total_cache_miss_rate = 0.5461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6942
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5086	W0_Idle:46706	W0_Scoreboard:35123	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         265
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15786i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 12580  inst.: 517776 (ipc=211.7) sim_rate=57530 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:20:11 2018
GPGPU-Sim uArch: cycles simulated: 13580  inst.: 523442 (ipc=74.3) sim_rate=52344 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:20:12 2018
GPGPU-Sim uArch: cycles simulated: 14580  inst.: 529336 (ipc=47.0) sim_rate=48121 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:20:13 2018
GPGPU-Sim uArch: cycles simulated: 15080  inst.: 531364 (ipc=39.8) sim_rate=44280 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:20:14 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3174,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3247,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3353,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3378,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3379,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3464,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3530,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3655,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3656
gpu_sim_insn = 120206
gpu_ipc =      32.8791
gpu_tot_sim_cycle = 15736
gpu_tot_sim_insn = 532154
gpu_tot_ipc =      33.8176
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=44346
RFC_cache:
	RFC_total_cache_accesses = 25340
	RFC_total_cache_misses = 15188
	RFC_total_cache_miss_rate = 0.5994
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15057
	L1I_total_cache_misses = 878
	L1I_total_cache_miss_rate = 0.0583
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 319, Miss = 120, Miss_rate = 0.376, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 4247
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.3904
	L1D_total_cache_pending_hits = 566
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3968
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15797
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 900480
gpgpu_n_tot_w_icount = 28140
gpgpu_n_stall_shd_mem = 2302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23030
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5519	W0_Idle:56078	W0_Scoreboard:67313	W1:10097	W2:869	W3:278	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 171 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 15735 
mrq_lat_table:468 	15 	16 	20 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1507 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1643 	102 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	540 	83 	1 	0 	0 	0 	0 	1 	8 	62 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        675       776    none      none      none      none      none      none      none      none         263       268       260       260       266       264
dram[1]:        554       700    none      none      none      none      none      none      none      none         267       299       263       264       270       267
dram[2]:        654       679    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        600       666    none      none      none      none      none      none      none      none         264       266       262       263       271       266
dram[4]:        953       729    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        712       626    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        281       274         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        293       271         0         0         0         0         0         0         0         0       273       268       268       279       289       268
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        268       275         0         0         0         0         0         0         0         0       274       272       271       275       273       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20594 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01541
n_activity=1419 dram_eff=0.2255
bk0: 46a 20438i bk1: 36a 20501i bk2: 0a 20765i bk3: 0a 20767i bk4: 0a 20767i bk5: 0a 20769i bk6: 0a 20769i bk7: 0a 20769i bk8: 0a 20770i bk9: 0a 20770i bk10: 10a 20735i bk11: 6a 20745i bk12: 10a 20735i bk13: 12a 20729i bk14: 8a 20735i bk15: 6a 20743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00645223
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20600 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01502
n_activity=1272 dram_eff=0.2453
bk0: 42a 20425i bk1: 34a 20532i bk2: 0a 20762i bk3: 0a 20766i bk4: 0a 20766i bk5: 0a 20766i bk6: 0a 20768i bk7: 0a 20769i bk8: 0a 20769i bk9: 0a 20772i bk10: 10a 20737i bk11: 8a 20739i bk12: 8a 20739i bk13: 8a 20729i bk14: 16a 20695i bk15: 4a 20749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0128082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20617 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01358
n_activity=1203 dram_eff=0.2344
bk0: 44a 20453i bk1: 36a 20542i bk2: 0a 20763i bk3: 0a 20766i bk4: 0a 20767i bk5: 0a 20768i bk6: 0a 20769i bk7: 0a 20770i bk8: 0a 20770i bk9: 0a 20771i bk10: 6a 20746i bk11: 16a 20720i bk12: 2a 20751i bk13: 0a 20767i bk14: 12a 20732i bk15: 0a 20767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0072708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20604 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01502
n_activity=1209 dram_eff=0.2581
bk0: 40a 20535i bk1: 34a 20576i bk2: 0a 20766i bk3: 0a 20766i bk4: 0a 20767i bk5: 0a 20767i bk6: 0a 20769i bk7: 0a 20770i bk8: 0a 20771i bk9: 0a 20771i bk10: 6a 20743i bk11: 18a 20714i bk12: 8a 20741i bk13: 6a 20741i bk14: 10a 20728i bk15: 10a 20714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.002552
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20592 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.01618
n_activity=1267 dram_eff=0.2652
bk0: 38a 20494i bk1: 36a 20529i bk2: 0a 20765i bk3: 0a 20767i bk4: 0a 20768i bk5: 0a 20768i bk6: 0a 20769i bk7: 0a 20769i bk8: 0a 20770i bk9: 0a 20770i bk10: 20a 20711i bk11: 14a 20712i bk12: 8a 20737i bk13: 2a 20742i bk14: 4a 20745i bk15: 18a 20710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00539291
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20768 n_nop=20634 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01213
n_activity=1037 dram_eff=0.243
bk0: 36a 20556i bk1: 36a 20542i bk2: 0a 20766i bk3: 0a 20768i bk4: 0a 20768i bk5: 0a 20768i bk6: 0a 20768i bk7: 0a 20769i bk8: 0a 20769i bk9: 0a 20770i bk10: 8a 20741i bk11: 10a 20731i bk12: 6a 20742i bk13: 2a 20746i bk14: 2a 20749i bk15: 4a 20747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177, Miss = 37, Miss_rate = 0.209, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 38, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 171, Miss = 32, Miss_rate = 0.187, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 213, Miss = 35, Miss_rate = 0.164, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 156, Miss = 35, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 135, Miss = 26, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1831
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4549
icnt_total_pkts_simt_to_mem=2975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.76471
	minimum = 6
	maximum = 30
Network latency average = 7.65233
	minimum = 6
	maximum = 29
Slowest packet = 1906
Flit latency average = 6.91541
	minimum = 6
	maximum = 25
Slowest flit = 4304
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0230772
	minimum = 0 (at node 0)
	maximum = 0.0530635 (at node 7)
Accepted packet rate average = 0.0230772
	minimum = 0 (at node 0)
	maximum = 0.0530635 (at node 7)
Injected flit rate average = 0.0462254
	minimum = 0 (at node 0)
	maximum = 0.0878009 (at node 7)
Accepted flit rate average= 0.0462254
	minimum = 0 (at node 0)
	maximum = 0.126368 (at node 7)
Injected packet length average = 2.00307
Accepted packet length average = 2.00307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 44346 (inst/sec)
gpgpu_simulation_rate = 1311 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15736)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 16236  inst.: 626975 (ipc=189.6) sim_rate=48228 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 11:20:15 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (772,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (775,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (787,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (817,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (859,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (862,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (883,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (898,15736), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 899
gpu_sim_insn = 96588
gpu_ipc =     107.4394
gpu_tot_sim_cycle = 16635
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7963
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 17379
	RFC_total_cache_miss_rate = 0.5997
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 320
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 288
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 204
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 289
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 194
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 244
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 257
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2037
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8070	W0_Idle:61238	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 170 
max_icnt2mem_latency = 186 
max_icnt2sh_latency = 16634 
mrq_lat_table:468 	15 	16 	20 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1934 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1718 	125 	96 	327 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	572 	83 	1 	0 	0 	0 	0 	1 	8 	62 	1308 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        862       997    none      none      none      none      none      none      none      none         263       268       260       260       266       264
dram[1]:        774       960    none      none      none      none      none      none      none      none         267       299       263       264       270       267
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        811       960    none      none      none      none      none      none      none      none         264       266       262       263       271       266
dram[4]:       1957       933    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        994       871    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        310       274         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        301       271         0         0         0         0         0         0         0         0       273       268       268       279       289       268
dram[2]:        369       289         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       304         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        316       275         0         0         0         0         0         0         0         0       274       272       271       275       273       268
dram[5]:        298       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21780 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01458
n_activity=1419 dram_eff=0.2255
bk0: 46a 21624i bk1: 36a 21687i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21953i bk5: 0a 21955i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 10a 21921i bk11: 6a 21931i bk12: 10a 21921i bk13: 12a 21915i bk14: 8a 21921i bk15: 6a 21929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00610367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21786 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1272 dram_eff=0.2453
bk0: 42a 21611i bk1: 34a 21718i bk2: 0a 21948i bk3: 0a 21952i bk4: 0a 21952i bk5: 0a 21952i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21958i bk10: 10a 21923i bk11: 8a 21925i bk12: 8a 21925i bk13: 8a 21915i bk14: 16a 21881i bk15: 4a 21935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21803 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01285
n_activity=1203 dram_eff=0.2344
bk0: 44a 21639i bk1: 36a 21728i bk2: 0a 21949i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21956i bk9: 0a 21957i bk10: 6a 21932i bk11: 16a 21906i bk12: 2a 21937i bk13: 0a 21953i bk14: 12a 21918i bk15: 0a 21953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00687802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21790 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1209 dram_eff=0.2581
bk0: 40a 21721i bk1: 34a 21762i bk2: 0a 21952i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21953i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21957i bk9: 0a 21957i bk10: 6a 21929i bk11: 18a 21900i bk12: 8a 21927i bk13: 6a 21927i bk14: 10a 21914i bk15: 10a 21900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00241414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21778 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1267 dram_eff=0.2652
bk0: 38a 21680i bk1: 36a 21715i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 20a 21897i bk11: 14a 21898i bk12: 8a 21923i bk13: 2a 21928i bk14: 4a 21931i bk15: 18a 21896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00510158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21820 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01148
n_activity=1037 dram_eff=0.243
bk0: 36a 21742i bk1: 36a 21728i bk2: 0a 21952i bk3: 0a 21954i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21956i bk10: 8a 21927i bk11: 10a 21917i bk12: 6a 21928i bk13: 2a 21932i bk14: 2a 21935i bk15: 4a 21933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4176
	minimum = 6
	maximum = 121
Network latency average = 16.0163
	minimum = 6
	maximum = 86
Slowest packet = 3765
Flit latency average = 17.7974
	minimum = 6
	maximum = 85
Slowest flit = 8166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0430108
	minimum = 0 (at node 4)
	maximum = 0.173526 (at node 23)
Accepted packet rate average = 0.0430108
	minimum = 0 (at node 4)
	maximum = 0.173526 (at node 23)
Injected flit rate average = 0.0687183
	minimum = 0 (at node 4)
	maximum = 0.191324 (at node 23)
Accepted flit rate average= 0.0687183
	minimum = 0 (at node 4)
	maximum = 0.342603 (at node 23)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 48364 (inst/sec)
gpgpu_simulation_rate = 1279 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16635
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7963
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 17379
	RFC_total_cache_miss_rate = 0.5997
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 320
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 288
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 204
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 289
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 194
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 244
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 257
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2037
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8070	W0_Idle:61238	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 186 
max_icnt2sh_latency = 16634 
mrq_lat_table:468 	15 	16 	20 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1934 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1718 	125 	96 	327 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	572 	83 	1 	0 	0 	0 	0 	1 	8 	62 	1308 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        862       997    none      none      none      none      none      none      none      none         263       268       260       260       266       264
dram[1]:        774       960    none      none      none      none      none      none      none      none         267       299       263       264       270       267
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        811       960    none      none      none      none      none      none      none      none         264       266       262       263       271       266
dram[4]:       1957       933    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        994       871    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        310       274         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        301       271         0         0         0         0         0         0         0         0       273       268       268       279       289       268
dram[2]:        369       289         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       304         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        316       275         0         0         0         0         0         0         0         0       274       272       271       275       273       268
dram[5]:        298       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21780 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01458
n_activity=1419 dram_eff=0.2255
bk0: 46a 21624i bk1: 36a 21687i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21953i bk5: 0a 21955i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 10a 21921i bk11: 6a 21931i bk12: 10a 21921i bk13: 12a 21915i bk14: 8a 21921i bk15: 6a 21929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00610367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21786 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1272 dram_eff=0.2453
bk0: 42a 21611i bk1: 34a 21718i bk2: 0a 21948i bk3: 0a 21952i bk4: 0a 21952i bk5: 0a 21952i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21958i bk10: 10a 21923i bk11: 8a 21925i bk12: 8a 21925i bk13: 8a 21915i bk14: 16a 21881i bk15: 4a 21935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21803 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01285
n_activity=1203 dram_eff=0.2344
bk0: 44a 21639i bk1: 36a 21728i bk2: 0a 21949i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21956i bk9: 0a 21957i bk10: 6a 21932i bk11: 16a 21906i bk12: 2a 21937i bk13: 0a 21953i bk14: 12a 21918i bk15: 0a 21953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00687802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21790 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1209 dram_eff=0.2581
bk0: 40a 21721i bk1: 34a 21762i bk2: 0a 21952i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21953i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21957i bk9: 0a 21957i bk10: 6a 21929i bk11: 18a 21900i bk12: 8a 21927i bk13: 6a 21927i bk14: 10a 21914i bk15: 10a 21900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00241414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21778 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1267 dram_eff=0.2652
bk0: 38a 21680i bk1: 36a 21715i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 20a 21897i bk11: 14a 21898i bk12: 8a 21923i bk13: 2a 21928i bk14: 4a 21931i bk15: 18a 21896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00510158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21820 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01148
n_activity=1037 dram_eff=0.243
bk0: 36a 21742i bk1: 36a 21728i bk2: 0a 21952i bk3: 0a 21954i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21956i bk10: 8a 21927i bk11: 10a 21917i bk12: 6a 21928i bk13: 2a 21932i bk14: 2a 21935i bk15: 4a 21933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16635
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7963
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=48364
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 17379
	RFC_total_cache_miss_rate = 0.5997
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 320
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 288
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 204
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 289
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 194
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 244
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 257
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2037
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18020
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8070	W0_Idle:61238	W0_Scoreboard:68890	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 41 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 186 
max_icnt2sh_latency = 16634 
mrq_lat_table:468 	15 	16 	20 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1934 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1718 	125 	96 	327 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	572 	83 	1 	0 	0 	0 	0 	1 	8 	62 	1308 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        862       997    none      none      none      none      none      none      none      none         263       268       260       260       266       264
dram[1]:        774       960    none      none      none      none      none      none      none      none         267       299       263       264       270       267
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        811       960    none      none      none      none      none      none      none      none         264       266       262       263       271       266
dram[4]:       1957       933    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        994       871    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        310       274         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        301       271         0         0         0         0         0         0         0         0       273       268       268       279       289       268
dram[2]:        369       289         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       304         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        316       275         0         0         0         0         0         0         0         0       274       272       271       275       273       268
dram[5]:        298       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21780 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01458
n_activity=1419 dram_eff=0.2255
bk0: 46a 21624i bk1: 36a 21687i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21953i bk5: 0a 21955i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 10a 21921i bk11: 6a 21931i bk12: 10a 21921i bk13: 12a 21915i bk14: 8a 21921i bk15: 6a 21929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00610367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21786 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1272 dram_eff=0.2453
bk0: 42a 21611i bk1: 34a 21718i bk2: 0a 21948i bk3: 0a 21952i bk4: 0a 21952i bk5: 0a 21952i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21958i bk10: 10a 21923i bk11: 8a 21925i bk12: 8a 21925i bk13: 8a 21915i bk14: 16a 21881i bk15: 4a 21935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21803 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01285
n_activity=1203 dram_eff=0.2344
bk0: 44a 21639i bk1: 36a 21728i bk2: 0a 21949i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21956i bk9: 0a 21957i bk10: 6a 21932i bk11: 16a 21906i bk12: 2a 21937i bk13: 0a 21953i bk14: 12a 21918i bk15: 0a 21953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00687802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21790 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01421
n_activity=1209 dram_eff=0.2581
bk0: 40a 21721i bk1: 34a 21762i bk2: 0a 21952i bk3: 0a 21952i bk4: 0a 21953i bk5: 0a 21953i bk6: 0a 21955i bk7: 0a 21956i bk8: 0a 21957i bk9: 0a 21957i bk10: 6a 21929i bk11: 18a 21900i bk12: 8a 21927i bk13: 6a 21927i bk14: 10a 21914i bk15: 10a 21900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00241414
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21778 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1267 dram_eff=0.2652
bk0: 38a 21680i bk1: 36a 21715i bk2: 0a 21951i bk3: 0a 21953i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21955i bk7: 0a 21955i bk8: 0a 21956i bk9: 0a 21956i bk10: 20a 21897i bk11: 14a 21898i bk12: 8a 21923i bk13: 2a 21928i bk14: 4a 21931i bk15: 18a 21896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00510158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21954 n_nop=21820 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01148
n_activity=1037 dram_eff=0.243
bk0: 36a 21742i bk1: 36a 21728i bk2: 0a 21952i bk3: 0a 21954i bk4: 0a 21954i bk5: 0a 21954i bk6: 0a 21954i bk7: 0a 21955i bk8: 0a 21955i bk9: 0a 21956i bk10: 8a 21927i bk11: 10a 21917i bk12: 6a 21928i bk13: 2a 21932i bk14: 2a 21935i bk15: 4a 21933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16635)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 17135  inst.: 733303 (ipc=209.1) sim_rate=52378 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:20:16 2018
GPGPU-Sim uArch: cycles simulated: 17635  inst.: 739617 (ipc=110.9) sim_rate=49307 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 11:20:17 2018
GPGPU-Sim uArch: cycles simulated: 18135  inst.: 746024 (ipc=78.2) sim_rate=46626 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:20:18 2018
GPGPU-Sim uArch: cycles simulated: 18635  inst.: 756773 (ipc=64.0) sim_rate=44516 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:20:19 2018
GPGPU-Sim uArch: cycles simulated: 19135  inst.: 767539 (ipc=55.5) sim_rate=42641 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 11:20:20 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(313,0,0)
GPGPU-Sim uArch: cycles simulated: 19635  inst.: 777537 (ipc=49.6) sim_rate=40923 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 11:20:21 2018
GPGPU-Sim uArch: cycles simulated: 20135  inst.: 785102 (ipc=44.7) sim_rate=39255 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 11:20:22 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3958,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 20635  inst.: 789429 (ipc=40.2) sim_rate=37591 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:20:23 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4024,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4048,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4467,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 21135  inst.: 791215 (ipc=36.1) sim_rate=35964 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 11:20:24 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4705,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4892,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4895,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5199,16635), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5200
gpu_sim_insn = 163369
gpu_ipc =      31.4171
gpu_tot_sim_cycle = 21835
gpu_tot_sim_insn = 792111
gpu_tot_ipc =      36.2771
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2426
gpu_total_sim_rate=36005
RFC_cache:
	RFC_total_cache_accesses = 62701
	RFC_total_cache_misses = 39753
	RFC_total_cache_miss_rate = 0.6340
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32908
	L1I_total_cache_misses = 958
	L1I_total_cache_miss_rate = 0.0291
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 320
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 241
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 288
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 204
	L1D_cache_core[4]: Access = 2018, Miss = 719, Miss_rate = 0.356, Pending_hits = 99, Reservation_fails = 134
	L1D_cache_core[5]: Access = 2174, Miss = 862, Miss_rate = 0.397, Pending_hits = 128, Reservation_fails = 557
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 91, Reservation_fails = 3
	L1D_cache_core[7]: Access = 2165, Miss = 817, Miss_rate = 0.377, Pending_hits = 112, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 102, Reservation_fails = 195
	L1D_cache_core[9]: Access = 2201, Miss = 852, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 388
	L1D_cache_core[10]: Access = 1820, Miss = 636, Miss_rate = 0.349, Pending_hits = 95, Reservation_fails = 1
	L1D_cache_core[11]: Access = 2006, Miss = 837, Miss_rate = 0.417, Pending_hits = 124, Reservation_fails = 704
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 194
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 244
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 257
	L1D_total_cache_accesses = 17529
	L1D_total_cache_misses = 6888
	L1D_total_cache_miss_rate = 0.3929
	L1D_total_cache_pending_hits = 1171
	L1D_total_cache_reservation_fails = 4047
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 5504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0872
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1269
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31950
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1973824
gpgpu_n_tot_w_icount = 61682
gpgpu_n_stall_shd_mem = 11265
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1850
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43049
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 176128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9385
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11615	W0_Idle:66356	W0_Scoreboard:103139	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:281	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14800 {8:1850,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 251600 {136:1850,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 180 
max_icnt2mem_latency = 186 
max_icnt2sh_latency = 21834 
mrq_lat_table:771 	67 	57 	51 	29 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6428 	821 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3800 	1323 	1389 	718 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1028 	566 	239 	32 	0 	0 	0 	1 	8 	62 	1308 	4005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2286      3095    none      none      none      none      none      none      none      none         382       352       340       365       414       361
dram[1]:       2279      3076    none      none      none      none      none      none      none      none         459       369       438       321       445       353
dram[2]:       2207      2654    none      none      none      none      none      none      none      none         341       369       377       377       354       446
dram[3]:       2593      2500    none      none      none      none      none      none      none      none         311       411       337       358       400       429
dram[4]:       3946      2714    none      none      none      none      none      none      none      none         359       385       387       393       427       376
dram[5]:       3369      2693    none      none      none      none      none      none      none      none         429       412       393       329       395       391
maximum mf latency per bank:
dram[0]:        310       274         0         0         0         0         0         0         0         0       308       299       335       353       338       336
dram[1]:        301       275         0         0         0         0         0         0         0         0       299       312       402       334       427       377
dram[2]:        369       289         0         0         0         0         0         0         0         0       344       315       317       376       364       421
dram[3]:        270       315         0         0         0         0         0         0         0         0       307       344       397       390       393       425
dram[4]:        316       275         0         0         0         0         0         0         0         0       302       309       372       320       354       312
dram[5]:        298       268         0         0         0         0         0         0         0         0       330       329       347       317       403       379

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28499 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.0211
n_activity=2009 dram_eff=0.3026
bk0: 46a 28487i bk1: 36a 28550i bk2: 0a 28814i bk3: 0a 28816i bk4: 0a 28816i bk5: 0a 28818i bk6: 0a 28818i bk7: 0a 28818i bk8: 0a 28819i bk9: 0a 28819i bk10: 40a 28698i bk11: 34a 28679i bk12: 34a 28711i bk13: 30a 28727i bk14: 30a 28681i bk15: 28a 28661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0147135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28503 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02096
n_activity=1853 dram_eff=0.326
bk0: 44a 28459i bk1: 36a 28566i bk2: 0a 28811i bk3: 0a 28815i bk4: 0a 28815i bk5: 0a 28815i bk6: 0a 28817i bk7: 0a 28818i bk8: 0a 28818i bk9: 0a 28821i bk10: 34a 28717i bk11: 34a 28665i bk12: 36a 28694i bk13: 26a 28716i bk14: 38a 28630i bk15: 26a 28603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.026998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28490 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02186
n_activity=1967 dram_eff=0.3203
bk0: 44a 28502i bk1: 36a 28591i bk2: 0a 28812i bk3: 0a 28815i bk4: 0a 28816i bk5: 0a 28817i bk6: 0a 28818i bk7: 0a 28819i bk8: 0a 28819i bk9: 0a 28820i bk10: 34a 28713i bk11: 40a 28659i bk12: 38a 28697i bk13: 30a 28682i bk14: 40a 28639i bk15: 28a 28595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0221397
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28492 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.022
n_activity=1930 dram_eff=0.3285
bk0: 40a 28584i bk1: 36a 28600i bk2: 0a 28815i bk3: 0a 28815i bk4: 0a 28816i bk5: 0a 28816i bk6: 0a 28818i bk7: 0a 28819i bk8: 0a 28820i bk9: 0a 28820i bk10: 36a 28704i bk11: 42a 28619i bk12: 40a 28688i bk13: 30a 28686i bk14: 32a 28705i bk15: 34a 28590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0122844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28517 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.02027
n_activity=1865 dram_eff=0.3131
bk0: 38a 28543i bk1: 36a 28578i bk2: 0a 28814i bk3: 0a 28816i bk4: 0a 28817i bk5: 0a 28817i bk6: 0a 28818i bk7: 0a 28818i bk8: 0a 28819i bk9: 0a 28819i bk10: 36a 28727i bk11: 38a 28693i bk12: 24a 28748i bk13: 22a 28740i bk14: 30a 28687i bk15: 40a 28678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0060728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28817 n_nop=28517 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.02027
n_activity=1730 dram_eff=0.3376
bk0: 36a 28605i bk1: 36a 28591i bk2: 0a 28815i bk3: 0a 28817i bk4: 0a 28817i bk5: 0a 28817i bk6: 0a 28817i bk7: 0a 28818i bk8: 0a 28818i bk9: 0a 28819i bk10: 38a 28711i bk11: 38a 28675i bk12: 38a 28707i bk13: 36a 28669i bk14: 28a 28628i bk15: 20a 28608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0169344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 593, Miss = 75, Miss_rate = 0.126, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 645, Miss = 64, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 76, Miss_rate = 0.123, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 611, Miss = 61, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 572, Miss = 78, Miss_rate = 0.136, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 554, Miss = 67, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 586, Miss = 74, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 530, Miss = 71, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 840, Miss = 64, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 577, Miss = 68, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 655, Miss = 70, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 538, Miss = 65, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7317
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1138
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=15019
icnt_total_pkts_simt_to_mem=12713
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7611
	minimum = 6
	maximum = 110
Network latency average = 13.0104
	minimum = 6
	maximum = 94
Slowest packet = 6161
Flit latency average = 12.7456
	minimum = 6
	maximum = 90
Slowest flit = 12996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0707123
	minimum = 0 (at node 0)
	maximum = 0.148269 (at node 11)
Accepted packet rate average = 0.0707123
	minimum = 0 (at node 0)
	maximum = 0.148269 (at node 11)
Injected flit rate average = 0.132051
	minimum = 0 (at node 0)
	maximum = 0.258077 (at node 11)
Accepted flit rate average= 0.132051
	minimum = 0 (at node 0)
	maximum = 0.304423 (at node 11)
Injected packet length average = 1.86745
Accepted packet length average = 1.86745
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 36005 (inst/sec)
gpgpu_simulation_rate = 992 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,21835)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 22335  inst.: 892442 (ipc=200.7) sim_rate=38801 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 11:20:25 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (779,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (791,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (803,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (821,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (884,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (893,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (899,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (917,21835), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 4.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 918
gpu_sim_insn = 104400
gpu_ipc =     113.7255
gpu_tot_sim_cycle = 22753
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.4019
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2426
gpu_total_sim_rate=37354
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 41989
	RFC_total_cache_miss_rate = 0.6322
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 536
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 527
	L1D_cache_core[4]: Access = 2098, Miss = 779, Miss_rate = 0.371, Pending_hits = 111, Reservation_fails = 360
	L1D_cache_core[5]: Access = 2174, Miss = 862, Miss_rate = 0.397, Pending_hits = 128, Reservation_fails = 557
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 91, Reservation_fails = 3
	L1D_cache_core[7]: Access = 2165, Miss = 817, Miss_rate = 0.377, Pending_hits = 112, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 102, Reservation_fails = 195
	L1D_cache_core[9]: Access = 2201, Miss = 852, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 388
	L1D_cache_core[10]: Access = 1820, Miss = 636, Miss_rate = 0.349, Pending_hits = 95, Reservation_fails = 1
	L1D_cache_core[11]: Access = 2006, Miss = 837, Miss_rate = 0.417, Pending_hits = 124, Reservation_fails = 704
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 530
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 485
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7391
	L1D_total_cache_miss_rate = 0.4068
	L1D_total_cache_pending_hits = 1267
	L1D_total_cache_reservation_fails = 6063
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1269
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 13281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1882
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14485	W0_Idle:71425	W0_Scoreboard:104708	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15056 {8:1882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255952 {136:1882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 179 
max_icnt2mem_latency = 207 
max_icnt2sh_latency = 22752 
mrq_lat_table:771 	67 	57 	51 	29 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3871 	1350 	1440 	1020 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1060 	566 	239 	32 	0 	0 	0 	1 	8 	62 	1308 	4517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2489      3323    none      none      none      none      none      none      none      none         382       352       340       365       414       361
dram[1]:       2489      3331    none      none      none      none      none      none      none      none         459       369       438       321       445       353
dram[2]:       2379      2898    none      none      none      none      none      none      none      none         341       369       377       377       354       446
dram[3]:       2814      2762    none      none      none      none      none      none      none      none         311       411       337       358       400       429
dram[4]:       5007      2928    none      none      none      none      none      none      none      none         359       385       387       393       427       376
dram[5]:       3653      2949    none      none      none      none      none      none      none      none         429       412       393       329       395       391
maximum mf latency per bank:
dram[0]:        313       274         0         0         0         0         0         0         0         0       308       299       335       353       338       336
dram[1]:        322       275         0         0         0         0         0         0         0         0       299       312       402       334       427       377
dram[2]:        369       313         0         0         0         0         0         0         0         0       344       315       317       376       364       421
dram[3]:        270       316         0         0         0         0         0         0         0         0       307       344       397       390       393       425
dram[4]:        337       275         0         0         0         0         0         0         0         0       302       309       372       320       354       312
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       329       347       317       403       379

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29710 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02025
n_activity=2009 dram_eff=0.3026
bk0: 46a 29698i bk1: 36a 29761i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30027i bk5: 0a 30029i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 40a 29909i bk11: 34a 29890i bk12: 34a 29922i bk13: 30a 29938i bk14: 30a 29892i bk15: 28a 29872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0141202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29714 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02011
n_activity=1853 dram_eff=0.326
bk0: 44a 29670i bk1: 36a 29777i bk2: 0a 30022i bk3: 0a 30026i bk4: 0a 30026i bk5: 0a 30026i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30032i bk10: 34a 29928i bk11: 34a 29876i bk12: 36a 29905i bk13: 26a 29927i bk14: 38a 29841i bk15: 26a 29814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29701 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02098
n_activity=1967 dram_eff=0.3203
bk0: 44a 29713i bk1: 36a 29802i bk2: 0a 30023i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30030i bk9: 0a 30031i bk10: 34a 29924i bk11: 40a 29870i bk12: 38a 29908i bk13: 30a 29893i bk14: 40a 29850i bk15: 28a 29806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0212468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29703 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02111
n_activity=1930 dram_eff=0.3285
bk0: 40a 29795i bk1: 36a 29811i bk2: 0a 30026i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30027i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30031i bk9: 0a 30031i bk10: 36a 29915i bk11: 42a 29830i bk12: 40a 29899i bk13: 30a 29897i bk14: 32a 29916i bk15: 34a 29801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.011789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01945
n_activity=1865 dram_eff=0.3131
bk0: 38a 29754i bk1: 36a 29789i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 36a 29938i bk11: 38a 29904i bk12: 24a 29959i bk13: 22a 29951i bk14: 30a 29898i bk15: 40a 29889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00582789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01945
n_activity=1730 dram_eff=0.3376
bk0: 36a 29816i bk1: 36a 29802i bk2: 0a 30026i bk3: 0a 30028i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30030i bk10: 38a 29922i bk11: 38a 29886i bk12: 38a 29918i bk13: 36a 29880i bk14: 28a 29839i bk15: 20a 29819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 681, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 650, Miss = 76, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 647, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 564, Miss = 71, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1004, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 691, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7863
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15701
icnt_total_pkts_simt_to_mem=13771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.5055
	minimum = 6
	maximum = 139
Network latency average = 16.0714
	minimum = 6
	maximum = 98
Slowest packet = 14749
Flit latency average = 17.904
	minimum = 6
	maximum = 97
Slowest flit = 28390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0440571
	minimum = 0 (at node 5)
	maximum = 0.178649 (at node 23)
Accepted packet rate average = 0.0440571
	minimum = 0 (at node 5)
	maximum = 0.178649 (at node 23)
Injected flit rate average = 0.0702009
	minimum = 0 (at node 5)
	maximum = 0.196078 (at node 23)
Accepted flit rate average= 0.0702009
	minimum = 0 (at node 5)
	maximum = 0.352941 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 37354 (inst/sec)
gpgpu_simulation_rate = 948 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22753
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.4019
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2426
gpu_total_sim_rate=37354
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 41989
	RFC_total_cache_miss_rate = 0.6322
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 536
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 527
	L1D_cache_core[4]: Access = 2098, Miss = 779, Miss_rate = 0.371, Pending_hits = 111, Reservation_fails = 360
	L1D_cache_core[5]: Access = 2174, Miss = 862, Miss_rate = 0.397, Pending_hits = 128, Reservation_fails = 557
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 91, Reservation_fails = 3
	L1D_cache_core[7]: Access = 2165, Miss = 817, Miss_rate = 0.377, Pending_hits = 112, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 102, Reservation_fails = 195
	L1D_cache_core[9]: Access = 2201, Miss = 852, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 388
	L1D_cache_core[10]: Access = 1820, Miss = 636, Miss_rate = 0.349, Pending_hits = 95, Reservation_fails = 1
	L1D_cache_core[11]: Access = 2006, Miss = 837, Miss_rate = 0.417, Pending_hits = 124, Reservation_fails = 704
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 530
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 485
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7391
	L1D_total_cache_miss_rate = 0.4068
	L1D_total_cache_pending_hits = 1267
	L1D_total_cache_reservation_fails = 6063
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1269
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 13281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1882
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14485	W0_Idle:71425	W0_Scoreboard:104708	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15056 {8:1882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255952 {136:1882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 182 
max_icnt2mem_latency = 207 
max_icnt2sh_latency = 22752 
mrq_lat_table:771 	67 	57 	51 	29 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3871 	1350 	1440 	1020 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1060 	566 	239 	32 	0 	0 	0 	1 	8 	62 	1308 	4517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2489      3323    none      none      none      none      none      none      none      none         382       352       340       365       414       361
dram[1]:       2489      3331    none      none      none      none      none      none      none      none         459       369       438       321       445       353
dram[2]:       2379      2898    none      none      none      none      none      none      none      none         341       369       377       377       354       446
dram[3]:       2814      2762    none      none      none      none      none      none      none      none         311       411       337       358       400       429
dram[4]:       5007      2928    none      none      none      none      none      none      none      none         359       385       387       393       427       376
dram[5]:       3653      2949    none      none      none      none      none      none      none      none         429       412       393       329       395       391
maximum mf latency per bank:
dram[0]:        313       274         0         0         0         0         0         0         0         0       308       299       335       353       338       336
dram[1]:        322       275         0         0         0         0         0         0         0         0       299       312       402       334       427       377
dram[2]:        369       313         0         0         0         0         0         0         0         0       344       315       317       376       364       421
dram[3]:        270       316         0         0         0         0         0         0         0         0       307       344       397       390       393       425
dram[4]:        337       275         0         0         0         0         0         0         0         0       302       309       372       320       354       312
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       329       347       317       403       379

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29710 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02025
n_activity=2009 dram_eff=0.3026
bk0: 46a 29698i bk1: 36a 29761i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30027i bk5: 0a 30029i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 40a 29909i bk11: 34a 29890i bk12: 34a 29922i bk13: 30a 29938i bk14: 30a 29892i bk15: 28a 29872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0141202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29714 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02011
n_activity=1853 dram_eff=0.326
bk0: 44a 29670i bk1: 36a 29777i bk2: 0a 30022i bk3: 0a 30026i bk4: 0a 30026i bk5: 0a 30026i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30032i bk10: 34a 29928i bk11: 34a 29876i bk12: 36a 29905i bk13: 26a 29927i bk14: 38a 29841i bk15: 26a 29814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29701 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02098
n_activity=1967 dram_eff=0.3203
bk0: 44a 29713i bk1: 36a 29802i bk2: 0a 30023i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30030i bk9: 0a 30031i bk10: 34a 29924i bk11: 40a 29870i bk12: 38a 29908i bk13: 30a 29893i bk14: 40a 29850i bk15: 28a 29806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0212468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29703 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02111
n_activity=1930 dram_eff=0.3285
bk0: 40a 29795i bk1: 36a 29811i bk2: 0a 30026i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30027i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30031i bk9: 0a 30031i bk10: 36a 29915i bk11: 42a 29830i bk12: 40a 29899i bk13: 30a 29897i bk14: 32a 29916i bk15: 34a 29801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.011789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01945
n_activity=1865 dram_eff=0.3131
bk0: 38a 29754i bk1: 36a 29789i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 36a 29938i bk11: 38a 29904i bk12: 24a 29959i bk13: 22a 29951i bk14: 30a 29898i bk15: 40a 29889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00582789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01945
n_activity=1730 dram_eff=0.3376
bk0: 36a 29816i bk1: 36a 29802i bk2: 0a 30026i bk3: 0a 30028i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30030i bk10: 38a 29922i bk11: 38a 29886i bk12: 38a 29918i bk13: 36a 29880i bk14: 28a 29839i bk15: 20a 29819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 681, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 650, Miss = 76, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 647, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 564, Miss = 71, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1004, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 691, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7863
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15701
icnt_total_pkts_simt_to_mem=13771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22753
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.4019
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2426
gpu_total_sim_rate=37354
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 41989
	RFC_total_cache_miss_rate = 0.6322
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 536
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 527
	L1D_cache_core[4]: Access = 2098, Miss = 779, Miss_rate = 0.371, Pending_hits = 111, Reservation_fails = 360
	L1D_cache_core[5]: Access = 2174, Miss = 862, Miss_rate = 0.397, Pending_hits = 128, Reservation_fails = 557
	L1D_cache_core[6]: Access = 2014, Miss = 723, Miss_rate = 0.359, Pending_hits = 91, Reservation_fails = 3
	L1D_cache_core[7]: Access = 2165, Miss = 817, Miss_rate = 0.377, Pending_hits = 112, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 102, Reservation_fails = 195
	L1D_cache_core[9]: Access = 2201, Miss = 852, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 388
	L1D_cache_core[10]: Access = 1820, Miss = 636, Miss_rate = 0.349, Pending_hits = 95, Reservation_fails = 1
	L1D_cache_core[11]: Access = 2006, Miss = 837, Miss_rate = 0.417, Pending_hits = 124, Reservation_fails = 704
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 530
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 485
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7391
	L1D_total_cache_miss_rate = 0.4068
	L1D_total_cache_pending_hits = 1267
	L1D_total_cache_reservation_fails = 6063
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1269
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4794
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 13281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1882
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11401
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14485	W0_Idle:71425	W0_Scoreboard:104708	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15056 {8:1882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255952 {136:1882,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 182 
max_icnt2mem_latency = 207 
max_icnt2sh_latency = 22752 
mrq_lat_table:771 	67 	57 	51 	29 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	919 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3871 	1350 	1440 	1020 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1060 	566 	239 	32 	0 	0 	0 	1 	8 	62 	1308 	4517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2489      3323    none      none      none      none      none      none      none      none         382       352       340       365       414       361
dram[1]:       2489      3331    none      none      none      none      none      none      none      none         459       369       438       321       445       353
dram[2]:       2379      2898    none      none      none      none      none      none      none      none         341       369       377       377       354       446
dram[3]:       2814      2762    none      none      none      none      none      none      none      none         311       411       337       358       400       429
dram[4]:       5007      2928    none      none      none      none      none      none      none      none         359       385       387       393       427       376
dram[5]:       3653      2949    none      none      none      none      none      none      none      none         429       412       393       329       395       391
maximum mf latency per bank:
dram[0]:        313       274         0         0         0         0         0         0         0         0       308       299       335       353       338       336
dram[1]:        322       275         0         0         0         0         0         0         0         0       299       312       402       334       427       377
dram[2]:        369       313         0         0         0         0         0         0         0         0       344       315       317       376       364       421
dram[3]:        270       316         0         0         0         0         0         0         0         0       307       344       397       390       393       425
dram[4]:        337       275         0         0         0         0         0         0         0         0       302       309       372       320       354       312
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       329       347       317       403       379

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29710 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02025
n_activity=2009 dram_eff=0.3026
bk0: 46a 29698i bk1: 36a 29761i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30027i bk5: 0a 30029i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 40a 29909i bk11: 34a 29890i bk12: 34a 29922i bk13: 30a 29938i bk14: 30a 29892i bk15: 28a 29872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0141202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29714 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02011
n_activity=1853 dram_eff=0.326
bk0: 44a 29670i bk1: 36a 29777i bk2: 0a 30022i bk3: 0a 30026i bk4: 0a 30026i bk5: 0a 30026i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30032i bk10: 34a 29928i bk11: 34a 29876i bk12: 36a 29905i bk13: 26a 29927i bk14: 38a 29841i bk15: 26a 29814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29701 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02098
n_activity=1967 dram_eff=0.3203
bk0: 44a 29713i bk1: 36a 29802i bk2: 0a 30023i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30030i bk9: 0a 30031i bk10: 34a 29924i bk11: 40a 29870i bk12: 38a 29908i bk13: 30a 29893i bk14: 40a 29850i bk15: 28a 29806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0212468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29703 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02111
n_activity=1930 dram_eff=0.3285
bk0: 40a 29795i bk1: 36a 29811i bk2: 0a 30026i bk3: 0a 30026i bk4: 0a 30027i bk5: 0a 30027i bk6: 0a 30029i bk7: 0a 30030i bk8: 0a 30031i bk9: 0a 30031i bk10: 36a 29915i bk11: 42a 29830i bk12: 40a 29899i bk13: 30a 29897i bk14: 32a 29916i bk15: 34a 29801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.011789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01945
n_activity=1865 dram_eff=0.3131
bk0: 38a 29754i bk1: 36a 29789i bk2: 0a 30025i bk3: 0a 30027i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30029i bk7: 0a 30029i bk8: 0a 30030i bk9: 0a 30030i bk10: 36a 29938i bk11: 38a 29904i bk12: 24a 29959i bk13: 22a 29951i bk14: 30a 29898i bk15: 40a 29889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00582789
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30028 n_nop=29728 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01945
n_activity=1730 dram_eff=0.3376
bk0: 36a 29816i bk1: 36a 29802i bk2: 0a 30026i bk3: 0a 30028i bk4: 0a 30028i bk5: 0a 30028i bk6: 0a 30028i bk7: 0a 30029i bk8: 0a 30029i bk9: 0a 30030i bk10: 38a 29922i bk11: 38a 29886i bk12: 38a 29918i bk13: 36a 29880i bk14: 28a 29839i bk15: 20a 29819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0162515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 681, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 650, Miss = 76, Miss_rate = 0.117, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 647, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 74, Miss_rate = 0.119, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 564, Miss = 71, Miss_rate = 0.126, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1004, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 611, Miss = 68, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 691, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 572, Miss = 65, Miss_rate = 0.114, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7863
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1059
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15701
icnt_total_pkts_simt_to_mem=13771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22753)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(478,0,0)
GPGPU-Sim uArch: cycles simulated: 23253  inst.: 1004824 (ipc=216.6) sim_rate=40192 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 11:20:27 2018
GPGPU-Sim uArch: cycles simulated: 23753  inst.: 1019279 (ipc=122.8) sim_rate=39203 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:20:28 2018
GPGPU-Sim uArch: cycles simulated: 24253  inst.: 1023134 (ipc=84.4) sim_rate=37893 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 11:20:29 2018
GPGPU-Sim uArch: cycles simulated: 24753  inst.: 1034573 (ipc=69.0) sim_rate=35674 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 11:20:31 2018
GPGPU-Sim uArch: cycles simulated: 25253  inst.: 1042260 (ipc=58.3) sim_rate=34742 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 11:20:32 2018
GPGPU-Sim uArch: cycles simulated: 25753  inst.: 1050668 (ipc=51.4) sim_rate=33892 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:20:33 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 26253  inst.: 1061458 (ipc=47.1) sim_rate=33170 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 11:20:34 2018
GPGPU-Sim uArch: cycles simulated: 26753  inst.: 1071364 (ipc=43.7) sim_rate=32465 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 11:20:35 2018
GPGPU-Sim uArch: cycles simulated: 27253  inst.: 1078916 (ipc=40.5) sim_rate=31732 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:20:36 2018
GPGPU-Sim uArch: cycles simulated: 27753  inst.: 1088573 (ipc=38.4) sim_rate=30238 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 11:20:38 2018
GPGPU-Sim uArch: cycles simulated: 28253  inst.: 1099097 (ipc=36.8) sim_rate=29705 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 14 11:20:39 2018
GPGPU-Sim uArch: cycles simulated: 28753  inst.: 1108212 (ipc=35.3) sim_rate=29163 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:20:40 2018
GPGPU-Sim uArch: cycles simulated: 29253  inst.: 1116345 (ipc=33.8) sim_rate=28624 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 11:20:41 2018
GPGPU-Sim uArch: cycles simulated: 29753  inst.: 1125936 (ipc=32.8) sim_rate=27461 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 11:20:43 2018
GPGPU-Sim uArch: cycles simulated: 30253  inst.: 1133496 (ipc=31.6) sim_rate=26988 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:20:44 2018
GPGPU-Sim uArch: cycles simulated: 30753  inst.: 1141636 (ipc=30.6) sim_rate=26549 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 11:20:45 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 31253  inst.: 1151144 (ipc=30.0) sim_rate=25580 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 11:20:47 2018
GPGPU-Sim uArch: cycles simulated: 31753  inst.: 1161026 (ipc=29.4) sim_rate=25239 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 11:20:48 2018
GPGPU-Sim uArch: cycles simulated: 32253  inst.: 1168795 (ipc=28.7) sim_rate=24867 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 11:20:49 2018
GPGPU-Sim uArch: cycles simulated: 32753  inst.: 1178560 (ipc=28.2) sim_rate=24052 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 14 11:20:51 2018
GPGPU-Sim uArch: cycles simulated: 33253  inst.: 1187783 (ipc=27.7) sim_rate=23755 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 11:20:52 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10770,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 33753  inst.: 1195788 (ipc=27.2) sim_rate=23446 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 14 11:20:53 2018
GPGPU-Sim uArch: cycles simulated: 34253  inst.: 1201936 (ipc=26.6) sim_rate=22678 (inst/sec) elapsed = 0:0:00:53 / Sat Apr 14 11:20:55 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11757,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11860,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11897,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34753  inst.: 1204553 (ipc=25.7) sim_rate=22306 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 11:20:56 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12017,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12341,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12409,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12446,22753), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12447
gpu_sim_insn = 308581
gpu_ipc =      24.7916
gpu_tot_sim_cycle = 35200
gpu_tot_sim_insn = 1205092
gpu_tot_ipc =      34.2356
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 15266
gpu_stall_icnt2sh    = 65130
gpu_total_sim_rate=22316
RFC_cache:
	RFC_total_cache_accesses = 109936
	RFC_total_cache_misses = 69763
	RFC_total_cache_miss_rate = 0.6346
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55335
	L1I_total_cache_misses = 1038
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 536
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 562
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 527
	L1D_cache_core[4]: Access = 2098, Miss = 779, Miss_rate = 0.371, Pending_hits = 111, Reservation_fails = 360
	L1D_cache_core[5]: Access = 6385, Miss = 2896, Miss_rate = 0.454, Pending_hits = 478, Reservation_fails = 5414
	L1D_cache_core[6]: Access = 5928, Miss = 2652, Miss_rate = 0.447, Pending_hits = 421, Reservation_fails = 4010
	L1D_cache_core[7]: Access = 6379, Miss = 2829, Miss_rate = 0.443, Pending_hits = 430, Reservation_fails = 4618
	L1D_cache_core[8]: Access = 5516, Miss = 2380, Miss_rate = 0.431, Pending_hits = 419, Reservation_fails = 4252
	L1D_cache_core[9]: Access = 6060, Miss = 2680, Miss_rate = 0.442, Pending_hits = 429, Reservation_fails = 4726
	L1D_cache_core[10]: Access = 5716, Miss = 2403, Miss_rate = 0.420, Pending_hits = 354, Reservation_fails = 4000
	L1D_cache_core[11]: Access = 5613, Miss = 2448, Miss_rate = 0.436, Pending_hits = 391, Reservation_fails = 3981
	L1D_cache_core[12]: Access = 3961, Miss = 1891, Miss_rate = 0.477, Pending_hits = 338, Reservation_fails = 4547
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 485
	L1D_total_cache_accesses = 49396
	L1D_total_cache_misses = 22056
	L1D_total_cache_miss_rate = 0.4465
	L1D_total_cache_pending_hits = 3702
	L1D_total_cache_reservation_fails = 38916
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7040
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0682
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20993
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17923
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1038
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 3311424
gpgpu_n_tot_w_icount = 103482
gpgpu_n_stall_shd_mem = 67422
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7702
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97244
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 225280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65542
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64478	W0_Idle:76149	W0_Scoreboard:203311	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1979	W11:1626	W12:1991	W13:1419	W14:1002	W15:498	W16:134	W17:201	W18:51	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30208
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61616 {8:7702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1047472 {136:7702,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 244 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 35199 
mrq_lat_table:1122 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13572 	9231 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6873 	3443 	5999 	4763 	1650 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1546 	2136 	3208 	823 	4 	0 	0 	1 	8 	62 	1308 	12244 	1555 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8310     13586    none      none      none      none      none      none      none      none        1491      1836      1405      1554      1216      1333
dram[1]:       7987     15176    none      none      none      none      none      none      none      none        1834      1897      1499      1812      1237      1782
dram[2]:       8375     10144    none      none      none      none      none      none      none      none        1449      2039      1593      1616      1345      1459
dram[3]:       8947      9385    none      none      none      none      none      none      none      none        1708      1648      1367      1299      1398      1236
dram[4]:      13450      8912    none      none      none      none      none      none      none      none        1547      1691      1440      1365      1425      1145
dram[5]:      13864      9235    none      none      none      none      none      none      none      none        1747      1693      1540      1377      1456      1271
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       374       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       456       512       436       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       508
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=45997 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.0192
n_activity=2692 dram_eff=0.3314
bk0: 46a 46127i bk1: 36a 46190i bk2: 0a 46454i bk3: 0a 46456i bk4: 0a 46456i bk5: 0a 46458i bk6: 0a 46458i bk7: 0a 46458i bk8: 0a 46459i bk9: 0a 46459i bk10: 40a 46338i bk11: 44a 46297i bk12: 64a 46273i bk13: 64a 46282i bk14: 64a 46206i bk15: 62a 46122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0123986
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=45999 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.0192
n_activity=2507 dram_eff=0.3558
bk0: 44a 46099i bk1: 36a 46206i bk2: 0a 46451i bk3: 0a 46455i bk4: 0a 46455i bk5: 0a 46455i bk6: 0a 46457i bk7: 0a 46458i bk8: 0a 46458i bk9: 0a 46461i bk10: 40a 46345i bk11: 44a 46278i bk12: 64a 46267i bk13: 64a 46245i bk14: 64a 46169i bk15: 62a 46028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.019997
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=46004 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01899
n_activity=2603 dram_eff=0.3388
bk0: 44a 46142i bk1: 36a 46231i bk2: 0a 46452i bk3: 0a 46455i bk4: 0a 46456i bk5: 0a 46457i bk6: 0a 46458i bk7: 0a 46459i bk8: 0a 46459i bk9: 0a 46460i bk10: 40a 46340i bk11: 44a 46291i bk12: 64a 46270i bk13: 64a 46238i bk14: 62a 46189i bk15: 62a 46062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0153045
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=46008 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01899
n_activity=2648 dram_eff=0.3331
bk0: 40a 46224i bk1: 36a 46240i bk2: 0a 46455i bk3: 0a 46455i bk4: 0a 46456i bk5: 0a 46456i bk6: 0a 46458i bk7: 0a 46459i bk8: 0a 46460i bk9: 0a 46460i bk10: 40a 46336i bk11: 44a 46255i bk12: 64a 46276i bk13: 64a 46248i bk14: 62a 46265i bk15: 64a 46145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00768453
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=46005 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01911
n_activity=2661 dram_eff=0.3337
bk0: 38a 46183i bk1: 36a 46218i bk2: 0a 46454i bk3: 0a 46456i bk4: 0a 46457i bk5: 0a 46457i bk6: 0a 46458i bk7: 0a 46458i bk8: 0a 46459i bk9: 0a 46459i bk10: 44a 46349i bk11: 44a 46314i bk12: 64a 46301i bk13: 64a 46258i bk14: 62a 46220i bk15: 64a 46217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00488624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46457 n_nop=46017 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.0186
n_activity=2474 dram_eff=0.3492
bk0: 36a 46245i bk1: 36a 46231i bk2: 0a 46455i bk3: 0a 46457i bk4: 0a 46457i bk5: 0a 46457i bk6: 0a 46457i bk7: 0a 46458i bk8: 0a 46458i bk9: 0a 46459i bk10: 44a 46339i bk11: 44a 46301i bk12: 64a 46286i bk13: 62a 46253i bk14: 62a 46174i bk15: 62a 46148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1858, Miss = 107, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2079, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1832, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2092, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1848, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1773, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1817, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2387, Miss = 104, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1721, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2104, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1702, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22968
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0543
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=54098
icnt_total_pkts_simt_to_mem=38299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 38.5884
	minimum = 6
	maximum = 294
Network latency average = 24.1572
	minimum = 6
	maximum = 272
Slowest packet = 30951
Flit latency average = 21.8145
	minimum = 6
	maximum = 272
Slowest flit = 69518
Fragmentation average = 0.0582589
	minimum = 0
	maximum = 255
Injected packet rate average = 0.0898923
	minimum = 0 (at node 0)
	maximum = 0.168635 (at node 5)
Accepted packet rate average = 0.0898923
	minimum = 0 (at node 0)
	maximum = 0.168635 (at node 5)
Injected flit rate average = 0.187238
	minimum = 0 (at node 0)
	maximum = 0.276452 (at node 18)
Accepted flit rate average= 0.187238
	minimum = 0 (at node 0)
	maximum = 0.430385 (at node 6)
Injected packet length average = 2.08292
Accepted packet length average = 2.08292
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 54 sec (54 sec)
gpgpu_simulation_rate = 22316 (inst/sec)
gpgpu_simulation_rate = 651 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35200)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,0,0) tid=(406,0,0)
GPGPU-Sim uArch: cycles simulated: 35700  inst.: 1308217 (ipc=206.2) sim_rate=23785 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 14 11:20:57 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (776,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (794,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (833,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (890,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (893,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (905,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (911,35200), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 912
gpu_sim_insn = 108082
gpu_ipc =     118.5110
gpu_tot_sim_cycle = 36112
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3639
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 15266
gpu_stall_icnt2sh    = 65130
gpu_total_sim_rate=23449
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 72008
	RFC_total_cache_miss_rate = 0.6336
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 764
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 766
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 716
	L1D_cache_core[4]: Access = 2178, Miss = 839, Miss_rate = 0.385, Pending_hits = 123, Reservation_fails = 675
	L1D_cache_core[5]: Access = 6465, Miss = 2956, Miss_rate = 0.457, Pending_hits = 490, Reservation_fails = 5625
	L1D_cache_core[6]: Access = 5928, Miss = 2652, Miss_rate = 0.447, Pending_hits = 421, Reservation_fails = 4010
	L1D_cache_core[7]: Access = 6379, Miss = 2829, Miss_rate = 0.443, Pending_hits = 430, Reservation_fails = 4618
	L1D_cache_core[8]: Access = 5516, Miss = 2380, Miss_rate = 0.431, Pending_hits = 419, Reservation_fails = 4252
	L1D_cache_core[9]: Access = 6060, Miss = 2680, Miss_rate = 0.442, Pending_hits = 429, Reservation_fails = 4726
	L1D_cache_core[10]: Access = 5716, Miss = 2403, Miss_rate = 0.420, Pending_hits = 354, Reservation_fails = 4000
	L1D_cache_core[11]: Access = 5613, Miss = 2448, Miss_rate = 0.436, Pending_hits = 391, Reservation_fails = 3981
	L1D_cache_core[12]: Access = 3961, Miss = 1891, Miss_rate = 0.477, Pending_hits = 338, Reservation_fails = 4547
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 766
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 665
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22557
	L1D_total_cache_miss_rate = 0.4508
	L1D_total_cache_pending_hits = 3798
	L1D_total_cache_reservation_fails = 40907
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20993
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 69413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7734
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67357	W0_Idle:81237	W0_Scoreboard:204894	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61872 {8:7734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1051824 {136:7734,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 244 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 36111 
mrq_lat_table:1122 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14014 	9333 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6943 	3471 	6053 	5061 	1746 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1578 	2136 	3208 	823 	4 	0 	0 	1 	8 	62 	1308 	12244 	2067 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8516     13813    none      none      none      none      none      none      none      none        1491      1836      1405      1554      1216      1333
dram[1]:       8200     15426    none      none      none      none      none      none      none      none        1834      1897      1499      1812      1237      1782
dram[2]:       8547     10387    none      none      none      none      none      none      none      none        1449      2039      1593      1616      1345      1459
dram[3]:       9165      9646    none      none      none      none      none      none      none      none        1708      1648      1367      1299      1398      1236
dram[4]:      14512      9126    none      none      none      none      none      none      none      none        1547      1691      1440      1365      1425      1145
dram[5]:      14150      9492    none      none      none      none      none      none      none      none        1747      1693      1540      1377      1456      1271
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       374       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       456       512       436       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       508
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47200 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01872
n_activity=2692 dram_eff=0.3314
bk0: 46a 47330i bk1: 36a 47393i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47659i bk5: 0a 47661i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 40a 47541i bk11: 44a 47500i bk12: 64a 47476i bk13: 64a 47485i bk14: 64a 47409i bk15: 62a 47325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47202 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01872
n_activity=2507 dram_eff=0.3558
bk0: 44a 47302i bk1: 36a 47409i bk2: 0a 47654i bk3: 0a 47658i bk4: 0a 47658i bk5: 0a 47658i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47664i bk10: 40a 47548i bk11: 44a 47481i bk12: 64a 47470i bk13: 64a 47448i bk14: 64a 47372i bk15: 62a 47231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47207 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01851
n_activity=2603 dram_eff=0.3388
bk0: 44a 47345i bk1: 36a 47434i bk2: 0a 47655i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47662i bk9: 0a 47663i bk10: 40a 47543i bk11: 44a 47494i bk12: 64a 47473i bk13: 64a 47441i bk14: 62a 47392i bk15: 62a 47265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47211 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01851
n_activity=2648 dram_eff=0.3331
bk0: 40a 47427i bk1: 36a 47443i bk2: 0a 47658i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47659i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47663i bk9: 0a 47663i bk10: 40a 47539i bk11: 44a 47458i bk12: 64a 47479i bk13: 64a 47451i bk14: 62a 47468i bk15: 64a 47348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00749056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47208 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01863
n_activity=2661 dram_eff=0.3337
bk0: 38a 47386i bk1: 36a 47421i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 44a 47552i bk11: 44a 47517i bk12: 64a 47504i bk13: 64a 47461i bk14: 62a 47423i bk15: 64a 47420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47220 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01813
n_activity=2474 dram_eff=0.3492
bk0: 36a 47448i bk1: 36a 47434i bk2: 0a 47658i bk3: 0a 47660i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47662i bk10: 44a 47542i bk11: 44a 47504i bk12: 64a 47489i bk13: 62a 47456i bk14: 62a 47377i bk15: 62a 47351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1892, Miss = 107, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2115, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1866, Miss = 106, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1807, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1851, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2551, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2140, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23514
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0530
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=54780
icnt_total_pkts_simt_to_mem=39357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.533
	minimum = 6
	maximum = 145
Network latency average = 16.1007
	minimum = 6
	maximum = 98
Slowest packet = 46038
Flit latency average = 17.9368
	minimum = 6
	maximum = 97
Slowest flit = 93055
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.044347
	minimum = 0 (at node 6)
	maximum = 0.179825 (at node 23)
Accepted packet rate average = 0.044347
	minimum = 0 (at node 6)
	maximum = 0.179825 (at node 23)
Injected flit rate average = 0.0706628
	minimum = 0 (at node 6)
	maximum = 0.197368 (at node 23)
Accepted flit rate average= 0.0706628
	minimum = 0 (at node 6)
	maximum = 0.355263 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 23449 (inst/sec)
gpgpu_simulation_rate = 644 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36112
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3639
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 15266
gpu_stall_icnt2sh    = 65130
gpu_total_sim_rate=23449
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 72008
	RFC_total_cache_miss_rate = 0.6336
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 764
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 766
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 716
	L1D_cache_core[4]: Access = 2178, Miss = 839, Miss_rate = 0.385, Pending_hits = 123, Reservation_fails = 675
	L1D_cache_core[5]: Access = 6465, Miss = 2956, Miss_rate = 0.457, Pending_hits = 490, Reservation_fails = 5625
	L1D_cache_core[6]: Access = 5928, Miss = 2652, Miss_rate = 0.447, Pending_hits = 421, Reservation_fails = 4010
	L1D_cache_core[7]: Access = 6379, Miss = 2829, Miss_rate = 0.443, Pending_hits = 430, Reservation_fails = 4618
	L1D_cache_core[8]: Access = 5516, Miss = 2380, Miss_rate = 0.431, Pending_hits = 419, Reservation_fails = 4252
	L1D_cache_core[9]: Access = 6060, Miss = 2680, Miss_rate = 0.442, Pending_hits = 429, Reservation_fails = 4726
	L1D_cache_core[10]: Access = 5716, Miss = 2403, Miss_rate = 0.420, Pending_hits = 354, Reservation_fails = 4000
	L1D_cache_core[11]: Access = 5613, Miss = 2448, Miss_rate = 0.436, Pending_hits = 391, Reservation_fails = 3981
	L1D_cache_core[12]: Access = 3961, Miss = 1891, Miss_rate = 0.477, Pending_hits = 338, Reservation_fails = 4547
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 766
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 665
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22557
	L1D_total_cache_miss_rate = 0.4508
	L1D_total_cache_pending_hits = 3798
	L1D_total_cache_reservation_fails = 40907
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20993
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 69413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7734
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67357	W0_Idle:81237	W0_Scoreboard:204894	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61872 {8:7734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1051824 {136:7734,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 243 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 36111 
mrq_lat_table:1122 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14014 	9333 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6943 	3471 	6053 	5061 	1746 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1578 	2136 	3208 	823 	4 	0 	0 	1 	8 	62 	1308 	12244 	2067 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8516     13813    none      none      none      none      none      none      none      none        1491      1836      1405      1554      1216      1333
dram[1]:       8200     15426    none      none      none      none      none      none      none      none        1834      1897      1499      1812      1237      1782
dram[2]:       8547     10387    none      none      none      none      none      none      none      none        1449      2039      1593      1616      1345      1459
dram[3]:       9165      9646    none      none      none      none      none      none      none      none        1708      1648      1367      1299      1398      1236
dram[4]:      14512      9126    none      none      none      none      none      none      none      none        1547      1691      1440      1365      1425      1145
dram[5]:      14150      9492    none      none      none      none      none      none      none      none        1747      1693      1540      1377      1456      1271
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       374       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       456       512       436       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       508
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47200 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01872
n_activity=2692 dram_eff=0.3314
bk0: 46a 47330i bk1: 36a 47393i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47659i bk5: 0a 47661i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 40a 47541i bk11: 44a 47500i bk12: 64a 47476i bk13: 64a 47485i bk14: 64a 47409i bk15: 62a 47325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47202 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01872
n_activity=2507 dram_eff=0.3558
bk0: 44a 47302i bk1: 36a 47409i bk2: 0a 47654i bk3: 0a 47658i bk4: 0a 47658i bk5: 0a 47658i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47664i bk10: 40a 47548i bk11: 44a 47481i bk12: 64a 47470i bk13: 64a 47448i bk14: 64a 47372i bk15: 62a 47231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47207 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01851
n_activity=2603 dram_eff=0.3388
bk0: 44a 47345i bk1: 36a 47434i bk2: 0a 47655i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47662i bk9: 0a 47663i bk10: 40a 47543i bk11: 44a 47494i bk12: 64a 47473i bk13: 64a 47441i bk14: 62a 47392i bk15: 62a 47265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47211 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01851
n_activity=2648 dram_eff=0.3331
bk0: 40a 47427i bk1: 36a 47443i bk2: 0a 47658i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47659i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47663i bk9: 0a 47663i bk10: 40a 47539i bk11: 44a 47458i bk12: 64a 47479i bk13: 64a 47451i bk14: 62a 47468i bk15: 64a 47348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00749056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47208 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01863
n_activity=2661 dram_eff=0.3337
bk0: 38a 47386i bk1: 36a 47421i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 44a 47552i bk11: 44a 47517i bk12: 64a 47504i bk13: 64a 47461i bk14: 62a 47423i bk15: 64a 47420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47220 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01813
n_activity=2474 dram_eff=0.3492
bk0: 36a 47448i bk1: 36a 47434i bk2: 0a 47658i bk3: 0a 47660i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47662i bk10: 44a 47542i bk11: 44a 47504i bk12: 64a 47489i bk13: 62a 47456i bk14: 62a 47377i bk15: 62a 47351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1892, Miss = 107, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2115, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1866, Miss = 106, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1807, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1851, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2551, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2140, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23514
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0530
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=54780
icnt_total_pkts_simt_to_mem=39357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36112
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.3639
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 15266
gpu_stall_icnt2sh    = 65130
gpu_total_sim_rate=23449
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 72008
	RFC_total_cache_miss_rate = 0.6336
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 764
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 766
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 716
	L1D_cache_core[4]: Access = 2178, Miss = 839, Miss_rate = 0.385, Pending_hits = 123, Reservation_fails = 675
	L1D_cache_core[5]: Access = 6465, Miss = 2956, Miss_rate = 0.457, Pending_hits = 490, Reservation_fails = 5625
	L1D_cache_core[6]: Access = 5928, Miss = 2652, Miss_rate = 0.447, Pending_hits = 421, Reservation_fails = 4010
	L1D_cache_core[7]: Access = 6379, Miss = 2829, Miss_rate = 0.443, Pending_hits = 430, Reservation_fails = 4618
	L1D_cache_core[8]: Access = 5516, Miss = 2380, Miss_rate = 0.431, Pending_hits = 419, Reservation_fails = 4252
	L1D_cache_core[9]: Access = 6060, Miss = 2680, Miss_rate = 0.442, Pending_hits = 429, Reservation_fails = 4726
	L1D_cache_core[10]: Access = 5716, Miss = 2403, Miss_rate = 0.420, Pending_hits = 354, Reservation_fails = 4000
	L1D_cache_core[11]: Access = 5613, Miss = 2448, Miss_rate = 0.436, Pending_hits = 391, Reservation_fails = 3981
	L1D_cache_core[12]: Access = 3961, Miss = 1891, Miss_rate = 0.477, Pending_hits = 338, Reservation_fails = 4547
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 766
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 665
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22557
	L1D_total_cache_miss_rate = 0.4508
	L1D_total_cache_pending_hits = 3798
	L1D_total_cache_reservation_fails = 40907
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 79742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20993
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19914
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 69413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7734
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67357	W0_Idle:81237	W0_Scoreboard:204894	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61872 {8:7734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1051824 {136:7734,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 243 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 36111 
mrq_lat_table:1122 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14014 	9333 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6943 	3471 	6053 	5061 	1746 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1578 	2136 	3208 	823 	4 	0 	0 	1 	8 	62 	1308 	12244 	2067 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8516     13813    none      none      none      none      none      none      none      none        1491      1836      1405      1554      1216      1333
dram[1]:       8200     15426    none      none      none      none      none      none      none      none        1834      1897      1499      1812      1237      1782
dram[2]:       8547     10387    none      none      none      none      none      none      none      none        1449      2039      1593      1616      1345      1459
dram[3]:       9165      9646    none      none      none      none      none      none      none      none        1708      1648      1367      1299      1398      1236
dram[4]:      14512      9126    none      none      none      none      none      none      none      none        1547      1691      1440      1365      1425      1145
dram[5]:      14150      9492    none      none      none      none      none      none      none      none        1747      1693      1540      1377      1456      1271
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       374       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       456       512       436       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       508
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47200 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01872
n_activity=2692 dram_eff=0.3314
bk0: 46a 47330i bk1: 36a 47393i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47659i bk5: 0a 47661i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 40a 47541i bk11: 44a 47500i bk12: 64a 47476i bk13: 64a 47485i bk14: 64a 47409i bk15: 62a 47325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0120856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47202 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01872
n_activity=2507 dram_eff=0.3558
bk0: 44a 47302i bk1: 36a 47409i bk2: 0a 47654i bk3: 0a 47658i bk4: 0a 47658i bk5: 0a 47658i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47664i bk10: 40a 47548i bk11: 44a 47481i bk12: 64a 47470i bk13: 64a 47448i bk14: 64a 47372i bk15: 62a 47231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47207 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01851
n_activity=2603 dram_eff=0.3388
bk0: 44a 47345i bk1: 36a 47434i bk2: 0a 47655i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47662i bk9: 0a 47663i bk10: 40a 47543i bk11: 44a 47494i bk12: 64a 47473i bk13: 64a 47441i bk14: 62a 47392i bk15: 62a 47265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0149182
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47211 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01851
n_activity=2648 dram_eff=0.3331
bk0: 40a 47427i bk1: 36a 47443i bk2: 0a 47658i bk3: 0a 47658i bk4: 0a 47659i bk5: 0a 47659i bk6: 0a 47661i bk7: 0a 47662i bk8: 0a 47663i bk9: 0a 47663i bk10: 40a 47539i bk11: 44a 47458i bk12: 64a 47479i bk13: 64a 47451i bk14: 62a 47468i bk15: 64a 47348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00749056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47208 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01863
n_activity=2661 dram_eff=0.3337
bk0: 38a 47386i bk1: 36a 47421i bk2: 0a 47657i bk3: 0a 47659i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47661i bk7: 0a 47661i bk8: 0a 47662i bk9: 0a 47662i bk10: 44a 47552i bk11: 44a 47517i bk12: 64a 47504i bk13: 64a 47461i bk14: 62a 47423i bk15: 64a 47420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47660 n_nop=47220 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01813
n_activity=2474 dram_eff=0.3492
bk0: 36a 47448i bk1: 36a 47434i bk2: 0a 47658i bk3: 0a 47660i bk4: 0a 47660i bk5: 0a 47660i bk6: 0a 47660i bk7: 0a 47661i bk8: 0a 47661i bk9: 0a 47662i bk10: 44a 47542i bk11: 44a 47504i bk12: 64a 47489i bk13: 62a 47456i bk14: 62a 47377i bk15: 62a 47351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1892, Miss = 107, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2115, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1866, Miss = 106, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2128, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1807, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1851, Miss = 103, Miss_rate = 0.056, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1789, Miss = 104, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2551, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1755, Miss = 104, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2140, Miss = 103, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23514
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0530
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=54780
icnt_total_pkts_simt_to_mem=39357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36112)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 36612  inst.: 1423290 (ipc=220.2) sim_rate=24539 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:21:00 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(358,0,0)
GPGPU-Sim uArch: cycles simulated: 37112  inst.: 1441681 (ipc=128.5) sim_rate=24435 (inst/sec) elapsed = 0:0:00:59 / Sat Apr 14 11:21:01 2018
GPGPU-Sim uArch: cycles simulated: 37612  inst.: 1445675 (ipc=88.3) sim_rate=24094 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 11:21:02 2018
GPGPU-Sim uArch: cycles simulated: 38112  inst.: 1465596 (ipc=76.2) sim_rate=23638 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:21:04 2018
GPGPU-Sim uArch: cycles simulated: 38612  inst.: 1478636 (ipc=66.2) sim_rate=23470 (inst/sec) elapsed = 0:0:01:03 / Sat Apr 14 11:21:05 2018
GPGPU-Sim uArch: cycles simulated: 39112  inst.: 1495596 (ipc=60.8) sim_rate=23009 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 14 11:21:07 2018
GPGPU-Sim uArch: cycles simulated: 39612  inst.: 1513382 (ipc=57.2) sim_rate=22930 (inst/sec) elapsed = 0:0:01:06 / Sat Apr 14 11:21:08 2018
GPGPU-Sim uArch: cycles simulated: 40112  inst.: 1529826 (ipc=54.2) sim_rate=22497 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 11:21:10 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(4,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 40612  inst.: 1544392 (ipc=51.4) sim_rate=22382 (inst/sec) elapsed = 0:0:01:09 / Sat Apr 14 11:21:11 2018
GPGPU-Sim uArch: cycles simulated: 41112  inst.: 1557216 (ipc=48.8) sim_rate=21932 (inst/sec) elapsed = 0:0:01:11 / Sat Apr 14 11:21:13 2018
GPGPU-Sim uArch: cycles simulated: 41612  inst.: 1575094 (ipc=47.6) sim_rate=21576 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 11:21:15 2018
GPGPU-Sim uArch: cycles simulated: 42112  inst.: 1590252 (ipc=46.2) sim_rate=21489 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 14 11:21:16 2018
GPGPU-Sim uArch: cycles simulated: 42612  inst.: 1605525 (ipc=45.0) sim_rate=21125 (inst/sec) elapsed = 0:0:01:16 / Sat Apr 14 11:21:18 2018
GPGPU-Sim uArch: cycles simulated: 43112  inst.: 1616057 (ipc=43.3) sim_rate=20718 (inst/sec) elapsed = 0:0:01:18 / Sat Apr 14 11:21:20 2018
GPGPU-Sim uArch: cycles simulated: 43612  inst.: 1622903 (ipc=41.3) sim_rate=20543 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:21:21 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7547,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7679,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7729,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7733,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7763,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7799,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 44112  inst.: 1625244 (ipc=39.0) sim_rate=20315 (inst/sec) elapsed = 0:0:01:20 / Sat Apr 14 11:21:22 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8303,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8363,36112), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 12.
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 8364
gpu_sim_insn = 312377
gpu_ipc =      37.3478
gpu_tot_sim_cycle = 44476
gpu_tot_sim_insn = 1625551
gpu_tot_ipc =      36.5489
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 107451
gpu_total_sim_rate=20319
RFC_cache:
	RFC_total_cache_accesses = 146682
	RFC_total_cache_misses = 92063
	RFC_total_cache_miss_rate = 0.6276
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74153
	L1I_total_cache_misses = 1118
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 764
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 766
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 796
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 716
	L1D_cache_core[4]: Access = 2178, Miss = 839, Miss_rate = 0.385, Pending_hits = 123, Reservation_fails = 675
	L1D_cache_core[5]: Access = 6465, Miss = 2956, Miss_rate = 0.457, Pending_hits = 490, Reservation_fails = 5625
	L1D_cache_core[6]: Access = 8880, Miss = 3455, Miss_rate = 0.389, Pending_hits = 750, Reservation_fails = 5534
	L1D_cache_core[7]: Access = 9317, Miss = 3659, Miss_rate = 0.393, Pending_hits = 739, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8442, Miss = 3192, Miss_rate = 0.378, Pending_hits = 725, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 8967, Miss = 3478, Miss_rate = 0.388, Pending_hits = 730, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 8691, Miss = 3208, Miss_rate = 0.369, Pending_hits = 664, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 8668, Miss = 3260, Miss_rate = 0.376, Pending_hits = 659, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7096, Miss = 2744, Miss_rate = 0.387, Pending_hits = 627, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3334, Miss = 1123, Miss_rate = 0.337, Pending_hits = 425, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 665
	L1D_total_cache_accesses = 73954
	L1D_total_cache_misses = 29167
	L1D_total_cache_miss_rate = 0.3944
	L1D_total_cache_pending_hits = 6275
	L1D_total_cache_reservation_fails = 52209
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 8576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73035
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 4391232
gpgpu_n_tot_w_icount = 137226
gpgpu_n_stall_shd_mem = 97421
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12723
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 155295
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 95541
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:80312	W0_Idle:85319	W0_Scoreboard:284071	W1:32011	W2:13919	W3:9973	W4:6615	W5:4675	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36864
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101784 {8:12723,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1730328 {136:12723,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 241 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 44475 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18460 	11556 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11902 	4685 	6393 	5153 	1826 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2035 	3610 	5770 	1319 	4 	0 	0 	1 	8 	62 	1308 	12244 	3761 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9930     15934    none      none      none      none      none      none      none      none        2545      3419      2243      2616      2108      2663
dram[1]:       9548     17057    none      none      none      none      none      none      none      none        2920      2784      2688      2549      2303      2573
dram[2]:       9854     12314    none      none      none      none      none      none      none      none        2438      3356      2398      2727      2231      2482
dram[3]:      10524     10626    none      none      none      none      none      none      none      none        2711      2562      2274      2112      2202      1985
dram[4]:      15772     10564    none      none      none      none      none      none      none      none        2465      2685      2272      2202      2240      2036
dram[5]:      15623     10934    none      none      none      none      none      none      none      none        2710      2613      2501      2037      2329      1966
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58238 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01526
n_activity=2707 dram_eff=0.331
bk0: 46a 58370i bk1: 36a 58433i bk2: 0a 58697i bk3: 0a 58699i bk4: 0a 58699i bk5: 0a 58701i bk6: 0a 58701i bk7: 0a 58701i bk8: 0a 58702i bk9: 0a 58702i bk10: 40a 58581i bk11: 44a 58540i bk12: 64a 58516i bk13: 64a 58525i bk14: 64a 58449i bk15: 64a 58361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00981261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58240 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01526
n_activity=2522 dram_eff=0.3553
bk0: 44a 58342i bk1: 36a 58449i bk2: 0a 58694i bk3: 0a 58698i bk4: 0a 58698i bk5: 0a 58698i bk6: 0a 58700i bk7: 0a 58701i bk8: 0a 58701i bk9: 0a 58704i bk10: 40a 58588i bk11: 44a 58521i bk12: 64a 58510i bk13: 64a 58488i bk14: 64a 58412i bk15: 64a 58267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58243 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01516
n_activity=2633 dram_eff=0.338
bk0: 44a 58385i bk1: 36a 58474i bk2: 0a 58695i bk3: 0a 58698i bk4: 0a 58699i bk5: 0a 58700i bk6: 0a 58701i bk7: 0a 58702i bk8: 0a 58702i bk9: 0a 58703i bk10: 40a 58583i bk11: 44a 58534i bk12: 64a 58513i bk13: 64a 58481i bk14: 64a 58428i bk15: 64a 58301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58249 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01509
n_activity=2663 dram_eff=0.3327
bk0: 40a 58467i bk1: 36a 58483i bk2: 0a 58698i bk3: 0a 58698i bk4: 0a 58699i bk5: 0a 58699i bk6: 0a 58701i bk7: 0a 58702i bk8: 0a 58703i bk9: 0a 58703i bk10: 40a 58579i bk11: 44a 58498i bk12: 64a 58519i bk13: 64a 58491i bk14: 64a 58504i bk15: 64a 58388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00608177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58246 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.0152
n_activity=2676 dram_eff=0.3333
bk0: 38a 58426i bk1: 36a 58461i bk2: 0a 58697i bk3: 0a 58699i bk4: 0a 58700i bk5: 0a 58700i bk6: 0a 58701i bk7: 0a 58701i bk8: 0a 58702i bk9: 0a 58702i bk10: 44a 58592i bk11: 44a 58557i bk12: 64a 58544i bk13: 64a 58501i bk14: 64a 58459i bk15: 64a 58460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00386712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58700 n_nop=58254 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01492
n_activity=2519 dram_eff=0.3478
bk0: 36a 58488i bk1: 36a 58474i bk2: 0a 58698i bk3: 0a 58700i bk4: 0a 58700i bk5: 0a 58700i bk6: 0a 58700i bk7: 0a 58701i bk8: 0a 58701i bk9: 0a 58702i bk10: 44a 58582i bk11: 44a 58544i bk12: 64a 58529i bk13: 64a 58492i bk14: 64a 58413i bk15: 64a 58387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00897785

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2469, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2728, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2452, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2713, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2446, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2368, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2369, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2279, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3122, Miss = 105, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2307, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2700, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2247, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30200
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0416
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81434
icnt_total_pkts_simt_to_mem=47737
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6295
	minimum = 6
	maximum = 158
Network latency average = 17.8264
	minimum = 6
	maximum = 158
Slowest packet = 53379
Flit latency average = 17.6395
	minimum = 6
	maximum = 157
Slowest flit = 111027
Fragmentation average = 0.0180227
	minimum = 0
	maximum = 149
Injected packet rate average = 0.0592132
	minimum = 0 (at node 0)
	maximum = 0.109039 (at node 13)
Accepted packet rate average = 0.0592132
	minimum = 0 (at node 0)
	maximum = 0.109039 (at node 13)
Injected flit rate average = 0.155136
	minimum = 0 (at node 0)
	maximum = 0.285629 (at node 16)
Accepted flit rate average= 0.155136
	minimum = 0 (at node 0)
	maximum = 0.441894 (at node 13)
Injected packet length average = 2.61995
Accepted packet length average = 2.61995
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 20 sec (80 sec)
gpgpu_simulation_rate = 20319 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44476)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 44976  inst.: 1720182 (ipc=189.3) sim_rate=20977 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 11:21:24 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (707,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (755,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (794,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (821,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (830,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (833,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (866,44476), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 867
gpu_sim_insn = 95923
gpu_ipc =     110.6378
gpu_tot_sim_cycle = 45343
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9656
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 107451
gpu_total_sim_rate=20993
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 94134
	RFC_total_cache_miss_rate = 0.6268
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 882
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 977
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 979
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2250, Miss = 891, Miss_rate = 0.396, Pending_hits = 135, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6533, Miss = 3004, Miss_rate = 0.460, Pending_hits = 502, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8956, Miss = 3511, Miss_rate = 0.392, Pending_hits = 762, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9317, Miss = 3659, Miss_rate = 0.393, Pending_hits = 739, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8442, Miss = 3192, Miss_rate = 0.378, Pending_hits = 725, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 8967, Miss = 3478, Miss_rate = 0.388, Pending_hits = 730, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 8691, Miss = 3208, Miss_rate = 0.369, Pending_hits = 664, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 8668, Miss = 3260, Miss_rate = 0.376, Pending_hits = 659, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7096, Miss = 2744, Miss_rate = 0.387, Pending_hits = 627, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3334, Miss = 1123, Miss_rate = 0.337, Pending_hits = 425, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29589
	L1D_total_cache_miss_rate = 0.3971
	L1D_total_cache_pending_hits = 6371
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12755
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97181
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82451	W0_Idle:90396	W0_Scoreboard:285697	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102040 {8:12755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1734680 {136:12755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 240 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 45342 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18842 	11646 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11978 	4706 	6442 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2067 	3610 	5770 	1319 	4 	0 	0 	1 	8 	62 	1308 	12244 	4201 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10103     16140    none      none      none      none      none      none      none      none        2545      3419      2243      2616      2108      2663
dram[1]:       9726     17278    none      none      none      none      none      none      none      none        2920      2784      2688      2549      2303      2573
dram[2]:      10009     12516    none      none      none      none      none      none      none      none        2438      3356      2398      2727      2231      2482
dram[3]:      10713     10842    none      none      none      none      none      none      none      none        2711      2562      2274      2112      2202      1985
dram[4]:      16687     10758    none      none      none      none      none      none      none      none        2465      2685      2272      2202      2240      2036
dram[5]:      15858     11155    none      none      none      none      none      none      none      none        2710      2613      2501      2037      2329      1966
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59382 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01497
n_activity=2707 dram_eff=0.331
bk0: 46a 59514i bk1: 36a 59577i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59843i bk5: 0a 59845i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 40a 59725i bk11: 44a 59684i bk12: 64a 59660i bk13: 64a 59669i bk14: 64a 59593i bk15: 64a 59505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00962503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59384 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01497
n_activity=2522 dram_eff=0.3553
bk0: 44a 59486i bk1: 36a 59593i bk2: 0a 59838i bk3: 0a 59842i bk4: 0a 59842i bk5: 0a 59842i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59848i bk10: 40a 59732i bk11: 44a 59665i bk12: 64a 59654i bk13: 64a 59632i bk14: 64a 59556i bk15: 64a 59411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59387 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01487
n_activity=2633 dram_eff=0.338
bk0: 44a 59529i bk1: 36a 59618i bk2: 0a 59839i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59846i bk9: 0a 59847i bk10: 40a 59727i bk11: 44a 59678i bk12: 64a 59657i bk13: 64a 59625i bk14: 64a 59572i bk15: 64a 59445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0118809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59393 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01481
n_activity=2663 dram_eff=0.3327
bk0: 40a 59611i bk1: 36a 59627i bk2: 0a 59842i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59843i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59847i bk9: 0a 59847i bk10: 40a 59723i bk11: 44a 59642i bk12: 64a 59663i bk13: 64a 59635i bk14: 64a 59648i bk15: 64a 59532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00596551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59390 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01491
n_activity=2676 dram_eff=0.3333
bk0: 38a 59570i bk1: 36a 59605i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 44a 59736i bk11: 44a 59701i bk12: 64a 59688i bk13: 64a 59645i bk14: 64a 59603i bk15: 64a 59604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0037932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59398 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01464
n_activity=2519 dram_eff=0.3478
bk0: 36a 59632i bk1: 36a 59618i bk2: 0a 59842i bk3: 0a 59844i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59846i bk10: 44a 59726i bk11: 44a 59688i bk12: 64a 59673i bk13: 64a 59636i bk14: 64a 59557i bk15: 64a 59531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00880623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2499, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2761, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2745, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2398, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2399, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2338, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2729, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2277, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30674
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=82044
icnt_total_pkts_simt_to_mem=48651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4209
	minimum = 6
	maximum = 139
Network latency average = 16.096
	minimum = 6
	maximum = 92
Slowest packet = 60506
Flit latency average = 17.813
	minimum = 6
	maximum = 91
Slowest flit = 129804
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Accepted packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Injected flit rate average = 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.182238 (at node 23)
Accepted flit rate average= 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.322953 (at node 23)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 20993 (inst/sec)
gpgpu_simulation_rate = 552 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45343
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9656
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 107451
gpu_total_sim_rate=20993
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 94134
	RFC_total_cache_miss_rate = 0.6268
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 882
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 977
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 979
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2250, Miss = 891, Miss_rate = 0.396, Pending_hits = 135, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6533, Miss = 3004, Miss_rate = 0.460, Pending_hits = 502, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8956, Miss = 3511, Miss_rate = 0.392, Pending_hits = 762, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9317, Miss = 3659, Miss_rate = 0.393, Pending_hits = 739, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8442, Miss = 3192, Miss_rate = 0.378, Pending_hits = 725, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 8967, Miss = 3478, Miss_rate = 0.388, Pending_hits = 730, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 8691, Miss = 3208, Miss_rate = 0.369, Pending_hits = 664, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 8668, Miss = 3260, Miss_rate = 0.376, Pending_hits = 659, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7096, Miss = 2744, Miss_rate = 0.387, Pending_hits = 627, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3334, Miss = 1123, Miss_rate = 0.337, Pending_hits = 425, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29589
	L1D_total_cache_miss_rate = 0.3971
	L1D_total_cache_pending_hits = 6371
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12755
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97181
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82451	W0_Idle:90396	W0_Scoreboard:285697	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102040 {8:12755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1734680 {136:12755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 240 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 45342 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18842 	11646 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11978 	4706 	6442 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2067 	3610 	5770 	1319 	4 	0 	0 	1 	8 	62 	1308 	12244 	4201 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10103     16140    none      none      none      none      none      none      none      none        2545      3419      2243      2616      2108      2663
dram[1]:       9726     17278    none      none      none      none      none      none      none      none        2920      2784      2688      2549      2303      2573
dram[2]:      10009     12516    none      none      none      none      none      none      none      none        2438      3356      2398      2727      2231      2482
dram[3]:      10713     10842    none      none      none      none      none      none      none      none        2711      2562      2274      2112      2202      1985
dram[4]:      16687     10758    none      none      none      none      none      none      none      none        2465      2685      2272      2202      2240      2036
dram[5]:      15858     11155    none      none      none      none      none      none      none      none        2710      2613      2501      2037      2329      1966
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59382 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01497
n_activity=2707 dram_eff=0.331
bk0: 46a 59514i bk1: 36a 59577i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59843i bk5: 0a 59845i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 40a 59725i bk11: 44a 59684i bk12: 64a 59660i bk13: 64a 59669i bk14: 64a 59593i bk15: 64a 59505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00962503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59384 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01497
n_activity=2522 dram_eff=0.3553
bk0: 44a 59486i bk1: 36a 59593i bk2: 0a 59838i bk3: 0a 59842i bk4: 0a 59842i bk5: 0a 59842i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59848i bk10: 40a 59732i bk11: 44a 59665i bk12: 64a 59654i bk13: 64a 59632i bk14: 64a 59556i bk15: 64a 59411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59387 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01487
n_activity=2633 dram_eff=0.338
bk0: 44a 59529i bk1: 36a 59618i bk2: 0a 59839i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59846i bk9: 0a 59847i bk10: 40a 59727i bk11: 44a 59678i bk12: 64a 59657i bk13: 64a 59625i bk14: 64a 59572i bk15: 64a 59445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0118809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59393 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01481
n_activity=2663 dram_eff=0.3327
bk0: 40a 59611i bk1: 36a 59627i bk2: 0a 59842i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59843i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59847i bk9: 0a 59847i bk10: 40a 59723i bk11: 44a 59642i bk12: 64a 59663i bk13: 64a 59635i bk14: 64a 59648i bk15: 64a 59532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00596551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59390 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01491
n_activity=2676 dram_eff=0.3333
bk0: 38a 59570i bk1: 36a 59605i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 44a 59736i bk11: 44a 59701i bk12: 64a 59688i bk13: 64a 59645i bk14: 64a 59603i bk15: 64a 59604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0037932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59398 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01464
n_activity=2519 dram_eff=0.3478
bk0: 36a 59632i bk1: 36a 59618i bk2: 0a 59842i bk3: 0a 59844i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59846i bk10: 44a 59726i bk11: 44a 59688i bk12: 64a 59673i bk13: 64a 59636i bk14: 64a 59557i bk15: 64a 59531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00880623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2499, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2761, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2745, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2398, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2399, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2338, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2729, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2277, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30674
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=82044
icnt_total_pkts_simt_to_mem=48651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45343
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9656
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 107451
gpu_total_sim_rate=20993
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 94134
	RFC_total_cache_miss_rate = 0.6268
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 882
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 977
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 979
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2250, Miss = 891, Miss_rate = 0.396, Pending_hits = 135, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6533, Miss = 3004, Miss_rate = 0.460, Pending_hits = 502, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8956, Miss = 3511, Miss_rate = 0.392, Pending_hits = 762, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9317, Miss = 3659, Miss_rate = 0.393, Pending_hits = 739, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8442, Miss = 3192, Miss_rate = 0.378, Pending_hits = 725, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 8967, Miss = 3478, Miss_rate = 0.388, Pending_hits = 730, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 8691, Miss = 3208, Miss_rate = 0.369, Pending_hits = 664, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 8668, Miss = 3260, Miss_rate = 0.376, Pending_hits = 659, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7096, Miss = 2744, Miss_rate = 0.387, Pending_hits = 627, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3334, Miss = 1123, Miss_rate = 0.337, Pending_hits = 425, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29589
	L1D_total_cache_miss_rate = 0.3971
	L1D_total_cache_pending_hits = 6371
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 99061
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12755
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97181
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82451	W0_Idle:90396	W0_Scoreboard:285697	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102040 {8:12755,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1734680 {136:12755,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 240 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 45342 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18842 	11646 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11978 	4706 	6442 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2067 	3610 	5770 	1319 	4 	0 	0 	1 	8 	62 	1308 	12244 	4201 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10103     16140    none      none      none      none      none      none      none      none        2545      3419      2243      2616      2108      2663
dram[1]:       9726     17278    none      none      none      none      none      none      none      none        2920      2784      2688      2549      2303      2573
dram[2]:      10009     12516    none      none      none      none      none      none      none      none        2438      3356      2398      2727      2231      2482
dram[3]:      10713     10842    none      none      none      none      none      none      none      none        2711      2562      2274      2112      2202      1985
dram[4]:      16687     10758    none      none      none      none      none      none      none      none        2465      2685      2272      2202      2240      2036
dram[5]:      15858     11155    none      none      none      none      none      none      none      none        2710      2613      2501      2037      2329      1966
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59382 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01497
n_activity=2707 dram_eff=0.331
bk0: 46a 59514i bk1: 36a 59577i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59843i bk5: 0a 59845i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 40a 59725i bk11: 44a 59684i bk12: 64a 59660i bk13: 64a 59669i bk14: 64a 59593i bk15: 64a 59505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00962503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59384 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01497
n_activity=2522 dram_eff=0.3553
bk0: 44a 59486i bk1: 36a 59593i bk2: 0a 59838i bk3: 0a 59842i bk4: 0a 59842i bk5: 0a 59842i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59848i bk10: 40a 59732i bk11: 44a 59665i bk12: 64a 59654i bk13: 64a 59632i bk14: 64a 59556i bk15: 64a 59411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0155237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59387 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01487
n_activity=2633 dram_eff=0.338
bk0: 44a 59529i bk1: 36a 59618i bk2: 0a 59839i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59846i bk9: 0a 59847i bk10: 40a 59727i bk11: 44a 59678i bk12: 64a 59657i bk13: 64a 59625i bk14: 64a 59572i bk15: 64a 59445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0118809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59393 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01481
n_activity=2663 dram_eff=0.3327
bk0: 40a 59611i bk1: 36a 59627i bk2: 0a 59842i bk3: 0a 59842i bk4: 0a 59843i bk5: 0a 59843i bk6: 0a 59845i bk7: 0a 59846i bk8: 0a 59847i bk9: 0a 59847i bk10: 40a 59723i bk11: 44a 59642i bk12: 64a 59663i bk13: 64a 59635i bk14: 64a 59648i bk15: 64a 59532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00596551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59390 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01491
n_activity=2676 dram_eff=0.3333
bk0: 38a 59570i bk1: 36a 59605i bk2: 0a 59841i bk3: 0a 59843i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59845i bk7: 0a 59845i bk8: 0a 59846i bk9: 0a 59846i bk10: 44a 59736i bk11: 44a 59701i bk12: 64a 59688i bk13: 64a 59645i bk14: 64a 59603i bk15: 64a 59604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0037932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59844 n_nop=59398 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01464
n_activity=2519 dram_eff=0.3478
bk0: 36a 59632i bk1: 36a 59618i bk2: 0a 59842i bk3: 0a 59844i bk4: 0a 59844i bk5: 0a 59844i bk6: 0a 59844i bk7: 0a 59845i bk8: 0a 59845i bk9: 0a 59846i bk10: 44a 59726i bk11: 44a 59688i bk12: 64a 59673i bk13: 64a 59636i bk14: 64a 59557i bk15: 64a 59531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00880623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2499, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2761, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2745, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2398, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2399, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2306, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3264, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2338, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2729, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2277, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30674
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=82044
icnt_total_pkts_simt_to_mem=48651
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45343)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 45843  inst.: 1826401 (ipc=209.9) sim_rate=21742 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 11:21:26 2018
GPGPU-Sim uArch: cycles simulated: 46343  inst.: 1836388 (ipc=114.9) sim_rate=21353 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 14 11:21:28 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1304,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 46843  inst.: 1844508 (ipc=82.0) sim_rate=21201 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 14 11:21:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1648,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1799,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1800,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1807,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 47343  inst.: 1847362 (ipc=62.9) sim_rate=20992 (inst/sec) elapsed = 0:0:01:28 / Sat Apr 14 11:21:30 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2035,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2036,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2305,45343), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2306
gpu_sim_insn = 126333
gpu_ipc =      54.7845
gpu_tot_sim_cycle = 47649
gpu_tot_sim_insn = 1847807
gpu_tot_ipc =      38.7796
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=20997
RFC_cache:
	RFC_total_cache_accesses = 162895
	RFC_total_cache_misses = 101864
	RFC_total_cache_miss_rate = 0.6253
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83356
	L1I_total_cache_misses = 1197
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 882
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 977
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 979
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2250, Miss = 891, Miss_rate = 0.396, Pending_hits = 135, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6533, Miss = 3004, Miss_rate = 0.460, Pending_hits = 502, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8956, Miss = 3511, Miss_rate = 0.392, Pending_hits = 762, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9709, Miss = 3716, Miss_rate = 0.383, Pending_hits = 771, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8885, Miss = 3262, Miss_rate = 0.367, Pending_hits = 762, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9229, Miss = 3527, Miss_rate = 0.382, Pending_hits = 758, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9177, Miss = 3291, Miss_rate = 0.359, Pending_hits = 701, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9117, Miss = 3337, Miss_rate = 0.366, Pending_hits = 701, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7553, Miss = 2811, Miss_rate = 0.372, Pending_hits = 665, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3795, Miss = 1189, Miss_rate = 0.313, Pending_hits = 461, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 908
	L1D_total_cache_accesses = 77978
	L1D_total_cache_misses = 30163
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 6664
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10112
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0475
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1197
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4919680
gpgpu_n_tot_w_icount = 153740
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13245
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 167420
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 323584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:82954	W0_Idle:93150	W0_Scoreboard:299376	W1:36748	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105960 {8:13245,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1801320 {136:13245,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 46931 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19431 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12514 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2205 	3773 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4317 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10190     16199    none      none      none      none      none      none      none      none        2672      3551      2305      2665      2186      2723
dram[1]:       9835     17351    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10131     12607    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2531
dram[3]:      10828     10921    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2261      2048
dram[4]:      16741     10856    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15910     11253    none      none      none      none      none      none      none      none        2823      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62425 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01425
n_activity=2707 dram_eff=0.331
bk0: 46a 62557i bk1: 36a 62620i bk2: 0a 62884i bk3: 0a 62886i bk4: 0a 62886i bk5: 0a 62888i bk6: 0a 62888i bk7: 0a 62888i bk8: 0a 62889i bk9: 0a 62889i bk10: 40a 62768i bk11: 44a 62727i bk12: 64a 62703i bk13: 64a 62712i bk14: 64a 62636i bk15: 64a 62548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00915929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62427 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01425
n_activity=2522 dram_eff=0.3553
bk0: 44a 62529i bk1: 36a 62636i bk2: 0a 62881i bk3: 0a 62885i bk4: 0a 62885i bk5: 0a 62885i bk6: 0a 62887i bk7: 0a 62888i bk8: 0a 62888i bk9: 0a 62891i bk10: 40a 62775i bk11: 44a 62708i bk12: 64a 62697i bk13: 64a 62675i bk14: 64a 62599i bk15: 64a 62454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0147725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62430 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01415
n_activity=2633 dram_eff=0.338
bk0: 44a 62572i bk1: 36a 62661i bk2: 0a 62882i bk3: 0a 62885i bk4: 0a 62886i bk5: 0a 62887i bk6: 0a 62888i bk7: 0a 62889i bk8: 0a 62889i bk9: 0a 62890i bk10: 40a 62770i bk11: 44a 62721i bk12: 64a 62700i bk13: 64a 62668i bk14: 64a 62615i bk15: 64a 62488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.011306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62436 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01409
n_activity=2663 dram_eff=0.3327
bk0: 40a 62654i bk1: 36a 62670i bk2: 0a 62885i bk3: 0a 62885i bk4: 0a 62886i bk5: 0a 62886i bk6: 0a 62888i bk7: 0a 62889i bk8: 0a 62890i bk9: 0a 62890i bk10: 40a 62766i bk11: 44a 62685i bk12: 64a 62706i bk13: 64a 62678i bk14: 64a 62691i bk15: 64a 62575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00567685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62433 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01418
n_activity=2676 dram_eff=0.3333
bk0: 38a 62613i bk1: 36a 62648i bk2: 0a 62884i bk3: 0a 62886i bk4: 0a 62887i bk5: 0a 62887i bk6: 0a 62888i bk7: 0a 62888i bk8: 0a 62889i bk9: 0a 62889i bk10: 44a 62779i bk11: 44a 62744i bk12: 64a 62731i bk13: 64a 62688i bk14: 64a 62646i bk15: 64a 62647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00360965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62887 n_nop=62441 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01393
n_activity=2519 dram_eff=0.3478
bk0: 36a 62675i bk1: 36a 62661i bk2: 0a 62885i bk3: 0a 62887i bk4: 0a 62887i bk5: 0a 62887i bk6: 0a 62887i bk7: 0a 62888i bk8: 0a 62888i bk9: 0a 62889i bk10: 44a 62769i bk11: 44a 62731i bk12: 64a 62716i bk13: 64a 62679i bk14: 64a 62600i bk15: 64a 62574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00838011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2560, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2809, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2535, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2795, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2534, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2455, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3308, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2381, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2779, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2326, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31283
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84625
icnt_total_pkts_simt_to_mem=49376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.4335
	minimum = 6
	maximum = 120
Network latency average = 15.5304
	minimum = 6
	maximum = 99
Slowest packet = 62253
Flit latency average = 15.3575
	minimum = 6
	maximum = 95
Slowest flit = 133496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0195625
	minimum = 0 (at node 0)
	maximum = 0.048569 (at node 14)
Accepted packet rate average = 0.0195625
	minimum = 0 (at node 0)
	maximum = 0.048569 (at node 14)
Injected flit rate average = 0.0530982
	minimum = 0 (at node 0)
	maximum = 0.106245 (at node 15)
Accepted flit rate average= 0.0530982
	minimum = 0 (at node 0)
	maximum = 0.216826 (at node 14)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 28 sec (88 sec)
gpgpu_simulation_rate = 20997 (inst/sec)
gpgpu_simulation_rate = 541 (cycle/sec)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47649)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (348,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (348,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (348,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (354,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (463,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (487,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (491,47649), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 7.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 492
gpu_sim_insn = 94222
gpu_ipc =     191.5081
gpu_tot_sim_cycle = 48141
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.3404
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=21578
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 102937
	RFC_total_cache_miss_rate = 0.6235
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 882
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 977
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 979
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2270, Miss = 897, Miss_rate = 0.395, Pending_hits = 147, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6553, Miss = 3010, Miss_rate = 0.459, Pending_hits = 514, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8972, Miss = 3515, Miss_rate = 0.392, Pending_hits = 774, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9725, Miss = 3720, Miss_rate = 0.383, Pending_hits = 783, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8885, Miss = 3262, Miss_rate = 0.367, Pending_hits = 762, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9229, Miss = 3527, Miss_rate = 0.382, Pending_hits = 758, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9177, Miss = 3291, Miss_rate = 0.359, Pending_hits = 701, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9117, Miss = 3337, Miss_rate = 0.366, Pending_hits = 701, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7553, Miss = 2811, Miss_rate = 0.372, Pending_hits = 665, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3795, Miss = 1189, Miss_rate = 0.313, Pending_hits = 461, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30199
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 6760
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13277
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83231	W0_Idle:94245	W0_Scoreboard:301322	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106216 {8:13277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1805672 {136:13277,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48136 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19471 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12556 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2237 	3773 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4325 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10198     16222    none      none      none      none      none      none      none      none        2672      3551      2305      2665      2186      2723
dram[1]:       9847     17370    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10143     12616    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2531
dram[3]:      10837     10935    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2261      2048
dram[4]:      16766     10871    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15935     11262    none      none      none      none      none      none      none      none        2823      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63074 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.0141
n_activity=2707 dram_eff=0.331
bk0: 46a 63206i bk1: 36a 63269i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63535i bk5: 0a 63537i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 40a 63417i bk11: 44a 63376i bk12: 64a 63352i bk13: 64a 63361i bk14: 64a 63285i bk15: 64a 63197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63076 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.0141
n_activity=2522 dram_eff=0.3553
bk0: 44a 63178i bk1: 36a 63285i bk2: 0a 63530i bk3: 0a 63534i bk4: 0a 63534i bk5: 0a 63534i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63540i bk10: 40a 63424i bk11: 44a 63357i bk12: 64a 63346i bk13: 64a 63324i bk14: 64a 63248i bk15: 64a 63103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63079 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01401
n_activity=2633 dram_eff=0.338
bk0: 44a 63221i bk1: 36a 63310i bk2: 0a 63531i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63538i bk9: 0a 63539i bk10: 40a 63419i bk11: 44a 63370i bk12: 64a 63349i bk13: 64a 63317i bk14: 64a 63264i bk15: 64a 63137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63085 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01394
n_activity=2663 dram_eff=0.3327
bk0: 40a 63303i bk1: 36a 63319i bk2: 0a 63534i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63535i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63539i bk9: 0a 63539i bk10: 40a 63415i bk11: 44a 63334i bk12: 64a 63355i bk13: 64a 63327i bk14: 64a 63340i bk15: 64a 63224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00561886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63082 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01404
n_activity=2676 dram_eff=0.3333
bk0: 38a 63262i bk1: 36a 63297i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 44a 63428i bk11: 44a 63393i bk12: 64a 63380i bk13: 64a 63337i bk14: 64a 63295i bk15: 64a 63296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00357278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63090 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01379
n_activity=2519 dram_eff=0.3478
bk0: 36a 63324i bk1: 36a 63310i bk2: 0a 63534i bk3: 0a 63536i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63538i bk10: 44a 63418i bk11: 44a 63380i bk12: 64a 63365i bk13: 64a 63328i bk14: 64a 63249i bk15: 64a 63223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00829451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2562, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2814, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2538, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2799, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2539, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2451, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2457, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3314, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2328, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31325
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84803
icnt_total_pkts_simt_to_mem=49426
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95238
	minimum = 6
	maximum = 12
Network latency average = 7.89286
	minimum = 6
	maximum = 11
Slowest packet = 62602
Flit latency average = 6.15789
	minimum = 6
	maximum = 8
Slowest flit = 134008
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Accepted packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Injected flit rate average = 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0447154 (at node 23)
Accepted flit rate average= 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0609756 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 30 sec (90 sec)
gpgpu_simulation_rate = 21578 (inst/sec)
gpgpu_simulation_rate = 534 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48141
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.3404
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=21578
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 102937
	RFC_total_cache_miss_rate = 0.6235
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 882
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 977
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 979
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2270, Miss = 897, Miss_rate = 0.395, Pending_hits = 147, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6553, Miss = 3010, Miss_rate = 0.459, Pending_hits = 514, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8972, Miss = 3515, Miss_rate = 0.392, Pending_hits = 774, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9725, Miss = 3720, Miss_rate = 0.383, Pending_hits = 783, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8885, Miss = 3262, Miss_rate = 0.367, Pending_hits = 762, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9229, Miss = 3527, Miss_rate = 0.382, Pending_hits = 758, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9177, Miss = 3291, Miss_rate = 0.359, Pending_hits = 701, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9117, Miss = 3337, Miss_rate = 0.366, Pending_hits = 701, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7553, Miss = 2811, Miss_rate = 0.372, Pending_hits = 665, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3795, Miss = 1189, Miss_rate = 0.313, Pending_hits = 461, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30199
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 6760
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13277
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83231	W0_Idle:94245	W0_Scoreboard:301322	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106216 {8:13277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1805672 {136:13277,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48136 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19471 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12556 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2237 	3773 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4325 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10198     16222    none      none      none      none      none      none      none      none        2672      3551      2305      2665      2186      2723
dram[1]:       9847     17370    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10143     12616    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2531
dram[3]:      10837     10935    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2261      2048
dram[4]:      16766     10871    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15935     11262    none      none      none      none      none      none      none      none        2823      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63074 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.0141
n_activity=2707 dram_eff=0.331
bk0: 46a 63206i bk1: 36a 63269i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63535i bk5: 0a 63537i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 40a 63417i bk11: 44a 63376i bk12: 64a 63352i bk13: 64a 63361i bk14: 64a 63285i bk15: 64a 63197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63076 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.0141
n_activity=2522 dram_eff=0.3553
bk0: 44a 63178i bk1: 36a 63285i bk2: 0a 63530i bk3: 0a 63534i bk4: 0a 63534i bk5: 0a 63534i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63540i bk10: 40a 63424i bk11: 44a 63357i bk12: 64a 63346i bk13: 64a 63324i bk14: 64a 63248i bk15: 64a 63103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63079 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01401
n_activity=2633 dram_eff=0.338
bk0: 44a 63221i bk1: 36a 63310i bk2: 0a 63531i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63538i bk9: 0a 63539i bk10: 40a 63419i bk11: 44a 63370i bk12: 64a 63349i bk13: 64a 63317i bk14: 64a 63264i bk15: 64a 63137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63085 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01394
n_activity=2663 dram_eff=0.3327
bk0: 40a 63303i bk1: 36a 63319i bk2: 0a 63534i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63535i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63539i bk9: 0a 63539i bk10: 40a 63415i bk11: 44a 63334i bk12: 64a 63355i bk13: 64a 63327i bk14: 64a 63340i bk15: 64a 63224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00561886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63082 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01404
n_activity=2676 dram_eff=0.3333
bk0: 38a 63262i bk1: 36a 63297i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 44a 63428i bk11: 44a 63393i bk12: 64a 63380i bk13: 64a 63337i bk14: 64a 63295i bk15: 64a 63296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00357278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63090 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01379
n_activity=2519 dram_eff=0.3478
bk0: 36a 63324i bk1: 36a 63310i bk2: 0a 63534i bk3: 0a 63536i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63538i bk10: 44a 63418i bk11: 44a 63380i bk12: 64a 63365i bk13: 64a 63328i bk14: 64a 63249i bk15: 64a 63223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00829451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2562, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2814, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2538, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2799, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2539, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2451, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2457, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3314, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2328, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31325
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84803
icnt_total_pkts_simt_to_mem=49426
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48141
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.3404
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=21578
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 102937
	RFC_total_cache_miss_rate = 0.6235
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 882
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 977
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 979
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2270, Miss = 897, Miss_rate = 0.395, Pending_hits = 147, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6553, Miss = 3010, Miss_rate = 0.459, Pending_hits = 514, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8972, Miss = 3515, Miss_rate = 0.392, Pending_hits = 774, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9725, Miss = 3720, Miss_rate = 0.383, Pending_hits = 783, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8885, Miss = 3262, Miss_rate = 0.367, Pending_hits = 762, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9229, Miss = 3527, Miss_rate = 0.382, Pending_hits = 758, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9177, Miss = 3291, Miss_rate = 0.359, Pending_hits = 701, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9117, Miss = 3337, Miss_rate = 0.366, Pending_hits = 701, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7553, Miss = 2811, Miss_rate = 0.372, Pending_hits = 665, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3795, Miss = 1189, Miss_rate = 0.313, Pending_hits = 461, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 115, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30199
	L1D_total_cache_miss_rate = 0.3866
	L1D_total_cache_pending_hits = 6760
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13277
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83231	W0_Idle:94245	W0_Scoreboard:301322	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106216 {8:13277,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1805672 {136:13277,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48136 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19471 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12556 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2237 	3773 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4325 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10198     16222    none      none      none      none      none      none      none      none        2672      3551      2305      2665      2186      2723
dram[1]:       9847     17370    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10143     12616    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2531
dram[3]:      10837     10935    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2261      2048
dram[4]:      16766     10871    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15935     11262    none      none      none      none      none      none      none      none        2823      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63074 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.0141
n_activity=2707 dram_eff=0.331
bk0: 46a 63206i bk1: 36a 63269i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63535i bk5: 0a 63537i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 40a 63417i bk11: 44a 63376i bk12: 64a 63352i bk13: 64a 63361i bk14: 64a 63285i bk15: 64a 63197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63076 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.0141
n_activity=2522 dram_eff=0.3553
bk0: 44a 63178i bk1: 36a 63285i bk2: 0a 63530i bk3: 0a 63534i bk4: 0a 63534i bk5: 0a 63534i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63540i bk10: 40a 63424i bk11: 44a 63357i bk12: 64a 63346i bk13: 64a 63324i bk14: 64a 63248i bk15: 64a 63103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0146216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63079 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01401
n_activity=2633 dram_eff=0.338
bk0: 44a 63221i bk1: 36a 63310i bk2: 0a 63531i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63538i bk9: 0a 63539i bk10: 40a 63419i bk11: 44a 63370i bk12: 64a 63349i bk13: 64a 63317i bk14: 64a 63264i bk15: 64a 63137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63085 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01394
n_activity=2663 dram_eff=0.3327
bk0: 40a 63303i bk1: 36a 63319i bk2: 0a 63534i bk3: 0a 63534i bk4: 0a 63535i bk5: 0a 63535i bk6: 0a 63537i bk7: 0a 63538i bk8: 0a 63539i bk9: 0a 63539i bk10: 40a 63415i bk11: 44a 63334i bk12: 64a 63355i bk13: 64a 63327i bk14: 64a 63340i bk15: 64a 63224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00561886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63082 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01404
n_activity=2676 dram_eff=0.3333
bk0: 38a 63262i bk1: 36a 63297i bk2: 0a 63533i bk3: 0a 63535i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63537i bk7: 0a 63537i bk8: 0a 63538i bk9: 0a 63538i bk10: 44a 63428i bk11: 44a 63393i bk12: 64a 63380i bk13: 64a 63337i bk14: 64a 63295i bk15: 64a 63296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00357278
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63536 n_nop=63090 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01379
n_activity=2519 dram_eff=0.3478
bk0: 36a 63324i bk1: 36a 63310i bk2: 0a 63534i bk3: 0a 63536i bk4: 0a 63536i bk5: 0a 63536i bk6: 0a 63536i bk7: 0a 63537i bk8: 0a 63537i bk9: 0a 63538i bk10: 44a 63418i bk11: 44a 63380i bk12: 64a 63365i bk13: 64a 63328i bk14: 64a 63249i bk15: 64a 63223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00829451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2562, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2814, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2538, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2799, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2539, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2451, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2457, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2355, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3314, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2328, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31325
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84803
icnt_total_pkts_simt_to_mem=49426
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48141)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,0,0) tid=(493,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (379,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (381,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (386,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48641  inst.: 2048983 (ipc=213.9) sim_rate=22271 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 14 11:21:34 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (595,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (787,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (836,48141), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 837
gpu_sim_insn = 110656
gpu_ipc =     132.2055
gpu_tot_sim_cycle = 48978
gpu_tot_sim_insn = 2052685
gpu_tot_ipc =      41.9103
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=22311
RFC_cache:
	RFC_total_cache_accesses = 167609
	RFC_total_cache_misses = 104299
	RFC_total_cache_miss_rate = 0.6223
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86984
	L1I_total_cache_misses = 1261
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 882
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 977
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 979
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2270, Miss = 897, Miss_rate = 0.395, Pending_hits = 147, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6553, Miss = 3010, Miss_rate = 0.459, Pending_hits = 514, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8972, Miss = 3515, Miss_rate = 0.392, Pending_hits = 774, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9725, Miss = 3720, Miss_rate = 0.383, Pending_hits = 783, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8901, Miss = 3266, Miss_rate = 0.367, Pending_hits = 774, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9245, Miss = 3531, Miss_rate = 0.382, Pending_hits = 770, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9193, Miss = 3295, Miss_rate = 0.358, Pending_hits = 713, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9133, Miss = 3341, Miss_rate = 0.366, Pending_hits = 713, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7576, Miss = 2817, Miss_rate = 0.372, Pending_hits = 678, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3822, Miss = 1195, Miss_rate = 0.313, Pending_hits = 474, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 127, Reservation_fails = 908
	L1D_total_cache_accesses = 78260
	L1D_total_cache_misses = 30235
	L1D_total_cache_miss_rate = 0.3863
	L1D_total_cache_pending_hits = 6858
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 11648
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 117612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5135424
gpgpu_n_tot_w_icount = 160482
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13313
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 175628
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83568	W0_Idle:95699	W0_Scoreboard:304177	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106504 {8:13313,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1810568 {136:13313,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48635 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19509 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12596 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2272 	3774 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4327 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10214     16231    none      none      none      none      none      none      none      none        2672      3557      2305      2665      2186      2723
dram[1]:       9862     17380    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10159     12626    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2535
dram[3]:      10853     10949    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2266      2048
dram[4]:      16774     10885    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15945     11272    none      none      none      none      none      none      none      none        2830      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64178 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01386
n_activity=2707 dram_eff=0.331
bk0: 46a 64310i bk1: 36a 64373i bk2: 0a 64637i bk3: 0a 64639i bk4: 0a 64639i bk5: 0a 64641i bk6: 0a 64641i bk7: 0a 64641i bk8: 0a 64642i bk9: 0a 64642i bk10: 40a 64521i bk11: 44a 64480i bk12: 64a 64456i bk13: 64a 64465i bk14: 64a 64389i bk15: 64a 64301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00891089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64180 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01386
n_activity=2522 dram_eff=0.3553
bk0: 44a 64282i bk1: 36a 64389i bk2: 0a 64634i bk3: 0a 64638i bk4: 0a 64638i bk5: 0a 64638i bk6: 0a 64640i bk7: 0a 64641i bk8: 0a 64641i bk9: 0a 64644i bk10: 40a 64528i bk11: 44a 64461i bk12: 64a 64450i bk13: 64a 64428i bk14: 64a 64352i bk15: 64a 64207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0143719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64183 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01377
n_activity=2633 dram_eff=0.338
bk0: 44a 64325i bk1: 36a 64414i bk2: 0a 64635i bk3: 0a 64638i bk4: 0a 64639i bk5: 0a 64640i bk6: 0a 64641i bk7: 0a 64642i bk8: 0a 64642i bk9: 0a 64643i bk10: 40a 64523i bk11: 44a 64474i bk12: 64a 64453i bk13: 64a 64421i bk14: 64a 64368i bk15: 64a 64241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0109994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64189 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01371
n_activity=2663 dram_eff=0.3327
bk0: 40a 64407i bk1: 36a 64423i bk2: 0a 64638i bk3: 0a 64638i bk4: 0a 64639i bk5: 0a 64639i bk6: 0a 64641i bk7: 0a 64642i bk8: 0a 64643i bk9: 0a 64643i bk10: 40a 64519i bk11: 44a 64438i bk12: 64a 64459i bk13: 64a 64431i bk14: 64a 64444i bk15: 64a 64328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0055229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64186 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.0138
n_activity=2676 dram_eff=0.3333
bk0: 38a 64366i bk1: 36a 64401i bk2: 0a 64637i bk3: 0a 64639i bk4: 0a 64640i bk5: 0a 64640i bk6: 0a 64641i bk7: 0a 64641i bk8: 0a 64642i bk9: 0a 64642i bk10: 44a 64532i bk11: 44a 64497i bk12: 64a 64484i bk13: 64a 64441i bk14: 64a 64399i bk15: 64a 64400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00351176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64640 n_nop=64194 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01355
n_activity=2519 dram_eff=0.3478
bk0: 36a 64428i bk1: 36a 64414i bk2: 0a 64638i bk3: 0a 64640i bk4: 0a 64640i bk5: 0a 64640i bk6: 0a 64640i bk7: 0a 64641i bk8: 0a 64641i bk9: 0a 64642i bk10: 44a 64522i bk11: 44a 64484i bk12: 64a 64469i bk13: 64a 64432i bk14: 64a 64353i bk15: 64a 64327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00815285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2568, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2817, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2542, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2801, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2543, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2454, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2462, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2358, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3316, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2387, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2330, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31365
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84995
icnt_total_pkts_simt_to_mem=49468
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.075
	minimum = 6
	maximum = 14
Network latency average = 8.0375
	minimum = 6
	maximum = 14
Slowest packet = 62724
Flit latency average = 6.15812
	minimum = 6
	maximum = 10
Slowest flit = 134441
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Accepted packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Injected flit rate average = 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.0358423 (at node 15)
Accepted flit rate average= 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.037037 (at node 12)
Injected packet length average = 2.925
Accepted packet length average = 2.925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 22311 (inst/sec)
gpgpu_simulation_rate = 532 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48978)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (349,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (355,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (491,48978), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 492
gpu_sim_insn = 94208
gpu_ipc =     191.4797
gpu_tot_sim_cycle = 49470
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.3979
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=23084
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 105357
	RFC_total_cache_miss_rate = 0.6205
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 882
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 977
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 979
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2286, Miss = 901, Miss_rate = 0.394, Pending_hits = 159, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6569, Miss = 3014, Miss_rate = 0.459, Pending_hits = 526, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8988, Miss = 3519, Miss_rate = 0.392, Pending_hits = 786, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9741, Miss = 3724, Miss_rate = 0.382, Pending_hits = 795, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8917, Miss = 3270, Miss_rate = 0.367, Pending_hits = 786, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9245, Miss = 3531, Miss_rate = 0.382, Pending_hits = 770, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9193, Miss = 3295, Miss_rate = 0.358, Pending_hits = 713, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9133, Miss = 3341, Miss_rate = 0.366, Pending_hits = 713, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7576, Miss = 2817, Miss_rate = 0.372, Pending_hits = 678, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3822, Miss = 1195, Miss_rate = 0.313, Pending_hits = 474, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 127, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30267
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6954
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13345
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83835	W0_Idle:96298	W0_Scoreboard:306149	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106760 {8:13345,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1814920 {136:13345,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 239 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48635 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19541 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12630 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2304 	3774 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4327 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10222     16250    none      none      none      none      none      none      none      none        2672      3557      2305      2665      2186      2723
dram[1]:       9869     17399    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10167     12635    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2535
dram[3]:      10862     10958    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2266      2048
dram[4]:      16790     10894    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15965     11282    none      none      none      none      none      none      none      none        2830      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64827 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01372
n_activity=2707 dram_eff=0.331
bk0: 46a 64959i bk1: 36a 65022i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65288i bk5: 0a 65290i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 40a 65170i bk11: 44a 65129i bk12: 64a 65105i bk13: 64a 65114i bk14: 64a 65038i bk15: 64a 64950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00882231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64829 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01372
n_activity=2522 dram_eff=0.3553
bk0: 44a 64931i bk1: 36a 65038i bk2: 0a 65283i bk3: 0a 65287i bk4: 0a 65287i bk5: 0a 65287i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65293i bk10: 40a 65177i bk11: 44a 65110i bk12: 64a 65099i bk13: 64a 65077i bk14: 64a 65001i bk15: 64a 64856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64832 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01363
n_activity=2633 dram_eff=0.338
bk0: 44a 64974i bk1: 36a 65063i bk2: 0a 65284i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65291i bk9: 0a 65292i bk10: 40a 65172i bk11: 44a 65123i bk12: 64a 65102i bk13: 64a 65070i bk14: 64a 65017i bk15: 64a 64890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64838 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01357
n_activity=2663 dram_eff=0.3327
bk0: 40a 65056i bk1: 36a 65072i bk2: 0a 65287i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65288i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65292i bk9: 0a 65292i bk10: 40a 65168i bk11: 44a 65087i bk12: 64a 65108i bk13: 64a 65080i bk14: 64a 65093i bk15: 64a 64977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.005468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64835 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01366
n_activity=2676 dram_eff=0.3333
bk0: 38a 65015i bk1: 36a 65050i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 44a 65181i bk11: 44a 65146i bk12: 64a 65133i bk13: 64a 65090i bk14: 64a 65048i bk15: 64a 65049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00347685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64843 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01342
n_activity=2519 dram_eff=0.3478
bk0: 36a 65077i bk1: 36a 65063i bk2: 0a 65287i bk3: 0a 65289i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65291i bk10: 44a 65171i bk11: 44a 65133i bk12: 64a 65118i bk13: 64a 65081i bk14: 64a 65002i bk15: 64a 64976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0080718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2570, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2821, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2805, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2547, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2456, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2464, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3320, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2791, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2332, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31399
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=85165
icnt_total_pkts_simt_to_mem=49502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27941
	minimum = 6
	maximum = 12
Network latency average = 8.20588
	minimum = 6
	maximum = 11
Slowest packet = 62766
Flit latency average = 6.16667
	minimum = 6
	maximum = 8
Slowest flit = 134470
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Accepted packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Injected flit rate average = 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0406504 (at node 16)
Accepted flit rate average= 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0609756 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 23084 (inst/sec)
gpgpu_simulation_rate = 531 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49470
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.3979
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=23084
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 105357
	RFC_total_cache_miss_rate = 0.6205
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 882
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 977
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 979
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2286, Miss = 901, Miss_rate = 0.394, Pending_hits = 159, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6569, Miss = 3014, Miss_rate = 0.459, Pending_hits = 526, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8988, Miss = 3519, Miss_rate = 0.392, Pending_hits = 786, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9741, Miss = 3724, Miss_rate = 0.382, Pending_hits = 795, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8917, Miss = 3270, Miss_rate = 0.367, Pending_hits = 786, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9245, Miss = 3531, Miss_rate = 0.382, Pending_hits = 770, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9193, Miss = 3295, Miss_rate = 0.358, Pending_hits = 713, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9133, Miss = 3341, Miss_rate = 0.366, Pending_hits = 713, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7576, Miss = 2817, Miss_rate = 0.372, Pending_hits = 678, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3822, Miss = 1195, Miss_rate = 0.313, Pending_hits = 474, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 127, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30267
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6954
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13345
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83835	W0_Idle:96298	W0_Scoreboard:306149	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106760 {8:13345,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1814920 {136:13345,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 238 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48635 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19541 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12630 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2304 	3774 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4327 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10222     16250    none      none      none      none      none      none      none      none        2672      3557      2305      2665      2186      2723
dram[1]:       9869     17399    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10167     12635    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2535
dram[3]:      10862     10958    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2266      2048
dram[4]:      16790     10894    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15965     11282    none      none      none      none      none      none      none      none        2830      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64827 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01372
n_activity=2707 dram_eff=0.331
bk0: 46a 64959i bk1: 36a 65022i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65288i bk5: 0a 65290i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 40a 65170i bk11: 44a 65129i bk12: 64a 65105i bk13: 64a 65114i bk14: 64a 65038i bk15: 64a 64950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00882231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64829 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01372
n_activity=2522 dram_eff=0.3553
bk0: 44a 64931i bk1: 36a 65038i bk2: 0a 65283i bk3: 0a 65287i bk4: 0a 65287i bk5: 0a 65287i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65293i bk10: 40a 65177i bk11: 44a 65110i bk12: 64a 65099i bk13: 64a 65077i bk14: 64a 65001i bk15: 64a 64856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64832 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01363
n_activity=2633 dram_eff=0.338
bk0: 44a 64974i bk1: 36a 65063i bk2: 0a 65284i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65291i bk9: 0a 65292i bk10: 40a 65172i bk11: 44a 65123i bk12: 64a 65102i bk13: 64a 65070i bk14: 64a 65017i bk15: 64a 64890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64838 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01357
n_activity=2663 dram_eff=0.3327
bk0: 40a 65056i bk1: 36a 65072i bk2: 0a 65287i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65288i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65292i bk9: 0a 65292i bk10: 40a 65168i bk11: 44a 65087i bk12: 64a 65108i bk13: 64a 65080i bk14: 64a 65093i bk15: 64a 64977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.005468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64835 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01366
n_activity=2676 dram_eff=0.3333
bk0: 38a 65015i bk1: 36a 65050i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 44a 65181i bk11: 44a 65146i bk12: 64a 65133i bk13: 64a 65090i bk14: 64a 65048i bk15: 64a 65049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00347685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64843 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01342
n_activity=2519 dram_eff=0.3478
bk0: 36a 65077i bk1: 36a 65063i bk2: 0a 65287i bk3: 0a 65289i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65291i bk10: 44a 65171i bk11: 44a 65133i bk12: 64a 65118i bk13: 64a 65081i bk14: 64a 65002i bk15: 64a 64976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0080718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2570, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2821, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2805, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2547, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2456, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2464, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3320, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2791, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2332, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31399
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=85165
icnt_total_pkts_simt_to_mem=49502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49470
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.3979
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 19434
gpu_stall_icnt2sh    = 108835
gpu_total_sim_rate=23084
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 105357
	RFC_total_cache_miss_rate = 0.6205
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 882
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 977
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 979
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 991
	L1D_cache_core[4]: Access = 2286, Miss = 901, Miss_rate = 0.394, Pending_hits = 159, Reservation_fails = 846
	L1D_cache_core[5]: Access = 6569, Miss = 3014, Miss_rate = 0.459, Pending_hits = 526, Reservation_fails = 5882
	L1D_cache_core[6]: Access = 8988, Miss = 3519, Miss_rate = 0.392, Pending_hits = 786, Reservation_fails = 5716
	L1D_cache_core[7]: Access = 9741, Miss = 3724, Miss_rate = 0.382, Pending_hits = 795, Reservation_fails = 5961
	L1D_cache_core[8]: Access = 8917, Miss = 3270, Miss_rate = 0.367, Pending_hits = 786, Reservation_fails = 5622
	L1D_cache_core[9]: Access = 9245, Miss = 3531, Miss_rate = 0.382, Pending_hits = 770, Reservation_fails = 6095
	L1D_cache_core[10]: Access = 9193, Miss = 3295, Miss_rate = 0.358, Pending_hits = 713, Reservation_fails = 5403
	L1D_cache_core[11]: Access = 9133, Miss = 3341, Miss_rate = 0.366, Pending_hits = 713, Reservation_fails = 5422
	L1D_cache_core[12]: Access = 7576, Miss = 2817, Miss_rate = 0.372, Pending_hits = 678, Reservation_fails = 5997
	L1D_cache_core[13]: Access = 3822, Miss = 1195, Miss_rate = 0.313, Pending_hits = 474, Reservation_fails = 2168
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 127, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30267
	L1D_total_cache_miss_rate = 0.3861
	L1D_total_cache_pending_hits = 6954
	L1D_total_cache_reservation_fails = 53849
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 100114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13345
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 98234
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83835	W0_Idle:96298	W0_Scoreboard:306149	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106760 {8:13345,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1814920 {136:13345,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 635 
averagemflatency = 238 
max_icnt2mem_latency = 420 
max_icnt2sh_latency = 48635 
mrq_lat_table:1131 	100 	73 	60 	33 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19541 	11663 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12630 	4756 	6465 	5395 	1912 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2304 	3774 	5925 	1353 	4 	0 	0 	1 	8 	62 	1308 	12244 	4327 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1497       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      10222     16250    none      none      none      none      none      none      none      none        2672      3557      2305      2665      2186      2723
dram[1]:       9869     17399    none      none      none      none      none      none      none      none        3053      2892      2726      2606      2360      2642
dram[2]:      10167     12635    none      none      none      none      none      none      none      none        2567      3477      2453      2766      2295      2535
dram[3]:      10862     10958    none      none      none      none      none      none      none      none        2817      2695      2336      2127      2266      2048
dram[4]:      16790     10894    none      none      none      none      none      none      none      none        2575      2770      2329      2235      2265      2064
dram[5]:      15965     11282    none      none      none      none      none      none      none      none        2830      2694      2590      2081      2392      2023
maximum mf latency per bank:
dram[0]:        452       525         0         0         0         0         0         0         0         0       409       506       401       497       449       524
dram[1]:        508       612         0         0         0         0         0         0         0         0       499       511       478       512       482       585
dram[2]:        515       621         0         0         0         0         0         0         0         0       470       615       564       635       495       557
dram[3]:        455       500         0         0         0         0         0         0         0         0       543       502       478       484       442       448
dram[4]:        583       462         0         0         0         0         0         0         0         0       460       438       557       433       519       455
dram[5]:        551       510         0         0         0         0         0         0         0         0       450       462       505       430       513       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64827 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01372
n_activity=2707 dram_eff=0.331
bk0: 46a 64959i bk1: 36a 65022i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65288i bk5: 0a 65290i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 40a 65170i bk11: 44a 65129i bk12: 64a 65105i bk13: 64a 65114i bk14: 64a 65038i bk15: 64a 64950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00882231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64829 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01372
n_activity=2522 dram_eff=0.3553
bk0: 44a 64931i bk1: 36a 65038i bk2: 0a 65283i bk3: 0a 65287i bk4: 0a 65287i bk5: 0a 65287i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65293i bk10: 40a 65177i bk11: 44a 65110i bk12: 64a 65099i bk13: 64a 65077i bk14: 64a 65001i bk15: 64a 64856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.014229
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64832 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01363
n_activity=2633 dram_eff=0.338
bk0: 44a 64974i bk1: 36a 65063i bk2: 0a 65284i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65291i bk9: 0a 65292i bk10: 40a 65172i bk11: 44a 65123i bk12: 64a 65102i bk13: 64a 65070i bk14: 64a 65017i bk15: 64a 64890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64838 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01357
n_activity=2663 dram_eff=0.3327
bk0: 40a 65056i bk1: 36a 65072i bk2: 0a 65287i bk3: 0a 65287i bk4: 0a 65288i bk5: 0a 65288i bk6: 0a 65290i bk7: 0a 65291i bk8: 0a 65292i bk9: 0a 65292i bk10: 40a 65168i bk11: 44a 65087i bk12: 64a 65108i bk13: 64a 65080i bk14: 64a 65093i bk15: 64a 64977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.005468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64835 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01366
n_activity=2676 dram_eff=0.3333
bk0: 38a 65015i bk1: 36a 65050i bk2: 0a 65286i bk3: 0a 65288i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65290i bk7: 0a 65290i bk8: 0a 65291i bk9: 0a 65291i bk10: 44a 65181i bk11: 44a 65146i bk12: 64a 65133i bk13: 64a 65090i bk14: 64a 65048i bk15: 64a 65049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00347685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65289 n_nop=64843 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01342
n_activity=2519 dram_eff=0.3478
bk0: 36a 65077i bk1: 36a 65063i bk2: 0a 65287i bk3: 0a 65289i bk4: 0a 65289i bk5: 0a 65289i bk6: 0a 65289i bk7: 0a 65290i bk8: 0a 65290i bk9: 0a 65291i bk10: 44a 65171i bk11: 44a 65133i bk12: 64a 65118i bk13: 64a 65081i bk14: 64a 65002i bk15: 64a 64976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0080718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2570, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2821, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2805, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2547, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2456, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2464, Miss = 104, Miss_rate = 0.042, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3320, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2389, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2791, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2332, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31399
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0400
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=85165
icnt_total_pkts_simt_to_mem=49502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Network latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Flit latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Fragmentation average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Injected packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected packet size average = -nan (39 samples)
Accepted packet size average = -nan (39 samples)
Hops average = -nan (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
