Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 23:35:20 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PicoRV32_BD_wrapper_control_sets_placed.rpt
| Design       : PicoRV32_BD_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             271 |           98 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                           Enable Signal                           |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_memory[31]_i_1_n_0 |                                                           |                1 |              4 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_instr3_out                      | PicoRV32_BD_i/picorv32_0/inst/mem_wstrb[3]_i_1_n_0        |                1 |              4 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/instr_lhu_i_1_n_0           |                1 |              5 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_2_n_0                | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_1_n_0        |                3 |              7 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          |                                                           |                5 |             11 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_wdata[31]_i_1_n_0               |                                                           |                4 |             20 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/out_registers[31]_i_1_n_0           |                                                           |                5 |             20 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[5]               |                                                           |                6 |             20 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io[31]_i_1_n_0     |                                                           |                6 |             24 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_instr3_out                      |                                                           |                9 |             30 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_2_n_0         | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_1_n_0 |                8 |             31 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0                 |                                                           |               18 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 |                                                           |               24 |             48 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[6]               |                                                           |               20 |             62 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   |                                                           |               52 |            115 |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     1 |
| 7      |                     1 |
| 11     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


