$date
	Sun Jan 16 07:22:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Test $end
$var wire 1 ! w1 $end
$upscope $end
$scope module Test $end
$var wire 1 " w2 $end
$upscope $end
$scope module Test $end
$var wire 1 # w3 $end
$upscope $end
$scope module Test $end
$var wire 1 $ w4 $end
$upscope $end
$scope module Test $end
$var wire 1 % w5 $end
$upscope $end
$scope module Test $end
$var wire 1 & w6 $end
$upscope $end
$scope module Test $end
$var wire 1 ' w7 $end
$upscope $end
$scope module Test $end
$var reg 1 ( x $end
$upscope $end
$scope module Test $end
$var reg 1 ) y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
0'
1&
0%
1$
1#
1"
0!
$end
#10
0#
0)
1(
#20
1!
0$
0&
1'
1)
#30
0!
0"
1#
1$
1%
0)
0(
#40
1"
0#
0%
1&
0'
1(
#50
1!
0$
0&
1'
1)
#60
