{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736428155288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736428155288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:09:15 2025 " "Processing started: Thu Jan 09 16:09:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736428155288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1736428155288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_256 -c FFT_256 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_256 -c FFT_256 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1736428155288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1736428155745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1736428155745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/final_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/final_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_RADIX " "Found entity 1: final_RADIX" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE8_2 " "Found entity 1: TWIDLE_14_bit_STAGE8_2" {  } { { "../TWIDLE_14_bit_STAGE8_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE8_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE8_1 " "Found entity 1: TWIDLE_14_bit_STAGE8_1" {  } { { "../TWIDLE_14_bit_STAGE8_1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage7.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE7 " "Found entity 1: TWIDLE_14_bit_STAGE7" {  } { { "../TWIDLE_14_bit_STAGE7.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage6.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE6 " "Found entity 1: TWIDLE_14_bit_STAGE6" {  } { { "../TWIDLE_14_bit_STAGE6.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage5.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE5 " "Found entity 1: TWIDLE_14_bit_STAGE5" {  } { { "../TWIDLE_14_bit_STAGE5.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE4 " "Found entity 1: TWIDLE_14_bit_STAGE4" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3 " "Found entity 1: TWIDLE_14_bit_STAGE3" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage2 .v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage2 .v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE2 " "Found entity 1: TWIDLE_14_bit_STAGE2" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/twidle_14_bit_stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE1 " "Found entity 1: TWIDLE_14_bit_STAGE1" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1736428162695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1736428162695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(47) " "Verilog HDL Declaration information at top_module.v(47): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1736428162695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1736428162720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1736428162732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1736428162732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162732 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM2.v(61) " "Verilog HDL information at RAM2.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1736428162742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROCESS_O_DATA.v(145) " "Verilog HDL information at PROCESS_O_DATA.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1736428162760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/modify_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/modify_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_RADIX " "Found entity 1: modify_RADIX" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/modify_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control8.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL8 " "Found entity 1: CONTROL8" {  } { { "../CONTROL8.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control7.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control7.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL7 " "Found entity 1: CONTROL7" {  } { { "../CONTROL7.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control6.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control6.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL6 " "Found entity 1: CONTROL6" {  } { { "../CONTROL6.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control5.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL5 " "Found entity 1: CONTROL5" {  } { { "../CONTROL5.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL4 " "Found entity 1: CONTROL4" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL3 " "Found entity 1: CONTROL3" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa_256_ptr/control1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa_256_ptr/control1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL1 " "Found entity 1: CONTROL1" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736428162854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736428162854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1736428163394 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(31) " "Output port \"dig\" at top_module.v(31) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428163409 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(32) " "Output port \"led\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428163409 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(34) " "Output port \"seg\" at top_module.v(34) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736428163409 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX\"" {  } { { "../INVERT_ADDR.v" "UART_RX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/INVERT_ADDR.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL1 MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1 " "Elaborating entity \"CONTROL1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\"" {  } { { "../MODIFY_FFT.v" "CONTROL1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL1.v(129) " "Verilog HDL assignment warning at CONTROL1.v(129): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163474 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL1.v(138) " "Verilog HDL assignment warning at CONTROL1.v(138): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163474 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL1.v(139) " "Verilog HDL assignment warning at CONTROL1.v(139): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL1.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163474 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\"" {  } { { "../MODIFY_FFT.v" "RAM1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163474 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(63) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(63) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(63) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(63) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(63) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(63) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(63) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(63) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(63) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(63) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(63) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(63) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(63) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(63) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(63) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(63) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(63) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(63) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(63) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(63) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(63) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(63) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(63) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(63) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(63) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(63) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(63) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(63) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(63) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(63) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(63) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(63) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(63) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(63) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(63) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(63) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(63) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(63) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(63) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(63) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(63) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(63) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(63) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(63) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(63) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(63) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(63) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(63) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(63) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(63) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(63) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(63) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(63) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(63) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(63) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(63) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(63) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(63) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(63) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(63) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(63) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(63) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(63) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(63) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(63) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(63) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(63) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(63) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(63) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(63) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(63) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(63) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(63) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(63) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(63) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(63) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(63) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(63) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(63) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(63) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(63) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(63) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(63) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(63) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(63) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(63) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(63) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(63) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(63) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(63) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(63) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(63) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(63) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163504 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(63) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163505 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(63) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163505 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(63) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163505 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE1 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1 " "Elaborating entity \"TWIDLE_14_bit_STAGE1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE1" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163505 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE1.v(10) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE1.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE1.v(11) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE1.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE1.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163521 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\"" {  } { { "../MODIFY_FFT.v" "RADIX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163521 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(27) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(27) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(27) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(27) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(27) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(27) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(27) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(27) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(27) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(27) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(27) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(27) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(27) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(27) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(27) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(27) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(27) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(27) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(27) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(27) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(27) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(27) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(27) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(27) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(27) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(27) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(27) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(27) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(27) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(27) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(27) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(27) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(27) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(27) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(27) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(27) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(27) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(27) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(27) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(27) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(27) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(27) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(27) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(27) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(27) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(27) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(27) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(27) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(27) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(27) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(27) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(27) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(27) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(27) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(27) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(27) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(27) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(27) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(27) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(27) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(27) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(27) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(27) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(27) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(27) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(27) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(27) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(27) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(27) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(27) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(27) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(27) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(27) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(27) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(27) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(27) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(27) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(27) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(27) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(27) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(27) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(27) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(27) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(27) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(27) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(27) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(27) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(27) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(27) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(27) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(27) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(27) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(27) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(27) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(27) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(27) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163537 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2 " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\"" {  } { { "../MODIFY_FFT.v" "RAM2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163537 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM2.v(96) " "Verilog HDL Always Construct warning at RAM2.v(96): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM2.v(96) " "Inferred latch for \"Im_o1\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM2.v(96) " "Inferred latch for \"Im_o1\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM2.v(96) " "Inferred latch for \"Im_o1\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM2.v(96) " "Inferred latch for \"Im_o1\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM2.v(96) " "Inferred latch for \"Im_o1\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM2.v(96) " "Inferred latch for \"Im_o1\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM2.v(96) " "Inferred latch for \"Im_o1\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM2.v(96) " "Inferred latch for \"Im_o1\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM2.v(96) " "Inferred latch for \"Im_o1\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM2.v(96) " "Inferred latch for \"Im_o1\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM2.v(96) " "Inferred latch for \"Im_o1\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM2.v(96) " "Inferred latch for \"Im_o1\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM2.v(96) " "Inferred latch for \"Im_o1\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM2.v(96) " "Inferred latch for \"Im_o1\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM2.v(96) " "Inferred latch for \"Im_o1\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM2.v(96) " "Inferred latch for \"Im_o1\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM2.v(96) " "Inferred latch for \"Im_o1\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM2.v(96) " "Inferred latch for \"Im_o1\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM2.v(96) " "Inferred latch for \"Im_o1\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM2.v(96) " "Inferred latch for \"Im_o1\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM2.v(96) " "Inferred latch for \"Im_o1\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM2.v(96) " "Inferred latch for \"Im_o1\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM2.v(96) " "Inferred latch for \"Im_o1\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM2.v(96) " "Inferred latch for \"Im_o1\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM2.v(96) " "Inferred latch for \"Re_o1\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM2.v(96) " "Inferred latch for \"Re_o1\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM2.v(96) " "Inferred latch for \"Re_o1\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM2.v(96) " "Inferred latch for \"Re_o1\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM2.v(96) " "Inferred latch for \"Re_o1\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM2.v(96) " "Inferred latch for \"Re_o1\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM2.v(96) " "Inferred latch for \"Re_o1\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM2.v(96) " "Inferred latch for \"Re_o1\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM2.v(96) " "Inferred latch for \"Re_o1\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM2.v(96) " "Inferred latch for \"Re_o1\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM2.v(96) " "Inferred latch for \"Re_o1\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM2.v(96) " "Inferred latch for \"Re_o1\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM2.v(96) " "Inferred latch for \"Re_o1\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163553 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM2.v(96) " "Inferred latch for \"Re_o1\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM2.v(96) " "Inferred latch for \"Re_o1\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM2.v(96) " "Inferred latch for \"Re_o1\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM2.v(96) " "Inferred latch for \"Re_o1\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM2.v(96) " "Inferred latch for \"Re_o1\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM2.v(96) " "Inferred latch for \"Re_o1\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM2.v(96) " "Inferred latch for \"Re_o1\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM2.v(96) " "Inferred latch for \"Re_o1\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM2.v(96) " "Inferred latch for \"Re_o1\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM2.v(96) " "Inferred latch for \"Re_o1\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM2.v(96) " "Inferred latch for \"Re_o1\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM2.v(96) " "Inferred latch for \"Im_o2\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM2.v(96) " "Inferred latch for \"Im_o2\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM2.v(96) " "Inferred latch for \"Im_o2\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM2.v(96) " "Inferred latch for \"Im_o2\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM2.v(96) " "Inferred latch for \"Im_o2\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM2.v(96) " "Inferred latch for \"Im_o2\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM2.v(96) " "Inferred latch for \"Im_o2\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM2.v(96) " "Inferred latch for \"Im_o2\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM2.v(96) " "Inferred latch for \"Im_o2\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM2.v(96) " "Inferred latch for \"Im_o2\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM2.v(96) " "Inferred latch for \"Im_o2\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM2.v(96) " "Inferred latch for \"Im_o2\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM2.v(96) " "Inferred latch for \"Im_o2\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM2.v(96) " "Inferred latch for \"Im_o2\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM2.v(96) " "Inferred latch for \"Im_o2\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM2.v(96) " "Inferred latch for \"Im_o2\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM2.v(96) " "Inferred latch for \"Im_o2\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM2.v(96) " "Inferred latch for \"Im_o2\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM2.v(96) " "Inferred latch for \"Im_o2\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM2.v(96) " "Inferred latch for \"Im_o2\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM2.v(96) " "Inferred latch for \"Im_o2\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM2.v(96) " "Inferred latch for \"Im_o2\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM2.v(96) " "Inferred latch for \"Im_o2\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM2.v(96) " "Inferred latch for \"Im_o2\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM2.v(96) " "Inferred latch for \"Re_o2\[0\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM2.v(96) " "Inferred latch for \"Re_o2\[1\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM2.v(96) " "Inferred latch for \"Re_o2\[2\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM2.v(96) " "Inferred latch for \"Re_o2\[3\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM2.v(96) " "Inferred latch for \"Re_o2\[4\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM2.v(96) " "Inferred latch for \"Re_o2\[5\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM2.v(96) " "Inferred latch for \"Re_o2\[6\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM2.v(96) " "Inferred latch for \"Re_o2\[7\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM2.v(96) " "Inferred latch for \"Re_o2\[8\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM2.v(96) " "Inferred latch for \"Re_o2\[9\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM2.v(96) " "Inferred latch for \"Re_o2\[10\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM2.v(96) " "Inferred latch for \"Re_o2\[11\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM2.v(96) " "Inferred latch for \"Re_o2\[12\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM2.v(96) " "Inferred latch for \"Re_o2\[13\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM2.v(96) " "Inferred latch for \"Re_o2\[14\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM2.v(96) " "Inferred latch for \"Re_o2\[15\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM2.v(96) " "Inferred latch for \"Re_o2\[16\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM2.v(96) " "Inferred latch for \"Re_o2\[17\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM2.v(96) " "Inferred latch for \"Re_o2\[18\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM2.v(96) " "Inferred latch for \"Re_o2\[19\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM2.v(96) " "Inferred latch for \"Re_o2\[20\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM2.v(96) " "Inferred latch for \"Re_o2\[21\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM2.v(96) " "Inferred latch for \"Re_o2\[22\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM2.v(96) " "Inferred latch for \"Re_o2\[23\]\" at RAM2.v(96)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163557 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL2 MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2 " "Elaborating entity \"CONTROL2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\"" {  } { { "../MODIFY_FFT.v" "CONTROL2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CONTROL2.v(123) " "Verilog HDL assignment warning at CONTROL2.v(123): truncated value with size 32 to match size of target (2)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163569 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL2.v(132) " "Verilog HDL assignment warning at CONTROL2.v(132): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163569 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL2.v(133) " "Verilog HDL assignment warning at CONTROL2.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL2.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163569 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2 " "Elaborating entity \"TWIDLE_14_bit_STAGE2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE2" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163569 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163584 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3 " "Elaborating entity \"TWIDLE_14_bit_STAGE3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163601 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163616 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL3 MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3 " "Elaborating entity \"CONTROL3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\"" {  } { { "../MODIFY_FFT.v" "CONTROL3" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CONTROL3.v(123) " "Verilog HDL assignment warning at CONTROL3.v(123): truncated value with size 32 to match size of target (1)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163632 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL3.v(132) " "Verilog HDL assignment warning at CONTROL3.v(132): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163632 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL3.v(133) " "Verilog HDL assignment warning at CONTROL3.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163632 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE4 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4 " "Elaborating entity \"TWIDLE_14_bit_STAGE4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\"" {  } { { "../MODIFY_FFT.v" "TWIDLE4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163634 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736428163653 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_RADIX MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4 " "Elaborating entity \"final_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4\"" {  } { { "../MODIFY_FFT.v" "RADIX4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163653 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 final_RADIX.v(23) " "Verilog HDL Always Construct warning at final_RADIX.v(23): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] final_RADIX.v(24) " "Inferred latch for \"Im_o2\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] final_RADIX.v(24) " "Inferred latch for \"Re_o2\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] final_RADIX.v(24) " "Inferred latch for \"Im_o1\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[0\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[1\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[2\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[3\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[4\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[5\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[6\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[7\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[8\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[9\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[10\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[11\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[12\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[13\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[14\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[15\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[16\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[17\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[18\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[19\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[20\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[21\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[22\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] final_RADIX.v(24) " "Inferred latch for \"Re_o1\[23\]\" at final_RADIX.v(24)" {  } { { "../final_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/final_RADIX.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736428163664 "|top_module|MODIFY_FFT:MODIFY_FFT|final_RADIX:RADIX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL4 MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4 " "Elaborating entity \"CONTROL4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\"" {  } { { "../MODIFY_FFT.v" "CONTROL4" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/MODIFY_FFT.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL4.v(133) " "Verilog HDL assignment warning at CONTROL4.v(133): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163682 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CONTROL4.v(134) " "Verilog HDL assignment warning at CONTROL4.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163682 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PROCESS_O_DATA.v(192) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (5)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736428163695 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736428163695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1736428163949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736428163971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:09:23 2025 " "Processing ended: Thu Jan 09 16:09:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736428163971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736428163971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736428163971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1736428163971 ""}
