# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do exp_four_two_trigger_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ShuDian_Buildings/exp_four_two_trigger {D:/ShuDian_Buildings/exp_four_two_trigger/exp_four_two_trigger.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:05 on Sep 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ShuDian_Buildings/exp_four_two_trigger" D:/ShuDian_Buildings/exp_four_two_trigger/exp_four_two_trigger.v 
# -- Compiling module exp_four_two_trigger
# 
# Top level modules:
# 	exp_four_two_trigger
# End time: 00:29:05 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ShuDian_Buildings/exp_four_two_trigger {D:/ShuDian_Buildings/exp_four_two_trigger/mysynchro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:05 on Sep 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ShuDian_Buildings/exp_four_two_trigger" D:/ShuDian_Buildings/exp_four_two_trigger/mysynchro.v 
# -- Compiling module mysynchro
# 
# Top level modules:
# 	mysynchro
# End time: 00:29:05 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ShuDian_Buildings/exp_four_two_trigger {D:/ShuDian_Buildings/exp_four_two_trigger/myasychro.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:06 on Sep 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ShuDian_Buildings/exp_four_two_trigger" D:/ShuDian_Buildings/exp_four_two_trigger/myasychro.v 
# -- Compiling module myasynchro
# 
# Top level modules:
# 	myasynchro
# End time: 00:29:06 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim {D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim/exp_four_two_trigger.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:06 on Sep 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim" D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim/exp_four_two_trigger.vt 
# -- Compiling module exp_four_two_trigger_vlg_tst
# 
# Top level modules:
# 	exp_four_two_trigger_vlg_tst
# End time: 00:29:06 on Sep 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  exp_four_two_trigger_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" exp_four_two_trigger_vlg_tst 
# Start time: 00:29:07 on Sep 27,2020
# Loading work.exp_four_two_trigger_vlg_tst
# Loading work.exp_four_two_trigger
# Loading work.myasynchro
# Loading work.mysynchro
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim/exp_four_two_trigger.vt(108)
#    Time: 2500 ns  Iteration: 0  Instance: /exp_four_two_trigger_vlg_tst
# Break in Module exp_four_two_trigger_vlg_tst at D:/ShuDian_Buildings/exp_four_two_trigger/simulation/modelsim/exp_four_two_trigger.vt line 108
# End time: 00:31:11 on Sep 27,2020, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
