mmgr_store	,	F_4
ia_css_spctrl_sp_sw_state	,	T_4
program_name	,	V_29
IA_CSS_SP_SW_TERMINATED	,	V_41
sp_sw_state	,	V_43
spctrl_cfg	,	V_3
ia_css_spctrl_start	,	F_12
bss_size	,	V_17
sh_css_spctrl_reload_fw	,	F_9
IA_CSS_ERR_CANNOT_ALLOCATE_MEMORY	,	V_12
ia_css_spctrl_cfg	,	T_2
spctrl_loaded	,	V_33
sp_ID_t	,	T_1
spctrl_config_dmem_addr	,	V_18
state	,	V_39
SP_START_BIT	,	V_38
defined	,	F_2
dmem_bss_addr	,	V_15
data_size	,	V_16
SP_IDLE_BIT	,	V_44
hrt_vaddress	,	T_3
IA_CSS_ERR_INVALID_ARGUMENTS	,	V_9
ddr_data_addr	,	V_25
IA_CSS_DEBUG_ERROR	,	V_23
get_sp_code_addr	,	F_10
hmm_free	,	F_6
SP_RUN_BIT	,	V_37
HIVE_ISP_DDR_WORD_BYTES	,	V_27
sp_id	,	V_2
mmgr_NULL	,	V_5
ddr_data_offset	,	V_26
IA_CSS_SUCCESS	,	V_34
HIVE_ADDR_sp_sw_state	,	V_40
code_size	,	V_20
code	,	V_21
hrt_data	,	V_22
SP_ICACHE_INV_REG	,	V_31
sp_address_of	,	F_16
spctrl_cofig_info	,	V_10
sp_ctrl_store	,	F_7
SP_START_ADDR_REG	,	V_35
SP0_ID	,	V_42
code_addr	,	V_4
spctrl_state_dmem_addr	,	V_19
sp_dmem_load_uint32	,	F_15
IA_CSS_ERR_INTERNAL_ERROR	,	V_24
ia_css_spctrl_unload_fw	,	F_11
sp_entry	,	V_28
sp_ctrl_setbit	,	F_8
SP_SC_REG	,	V_36
ia_css_sp_init_dmem_cfg	,	V_6
"DDR address pointer is not properly aligned for DMA transfer\n"	,	L_2
sp_ctrl_getbit	,	F_18
ia_css_debug_dtrace	,	F_5
ia_css_err	,	V_1
ia_css_spctrl_get_state	,	F_14
ia_css_spctrl_load_fw	,	F_1
init_dmem_cfg	,	V_7
dmem_data_addr	,	V_14
ia_css_spctrl_is_idle	,	F_17
HRT_UNSCHED	,	V_11
mmgr_malloc	,	F_3
N_SP_ID	,	V_8
SP_ICACHE_ADDR_REG	,	V_30
dmem_config	,	V_13
SP_ICACHE_INV_BIT	,	V_32
"size of hrt_vaddress can not be greater than hrt_data\n"	,	L_1
sp_dmem_store	,	F_13
