

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_195_1'
================================================================
* Date:           Mon Jul 31 18:01:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_195_1  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln195_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln195"   --->   Operation 7 'read' 'sext_ln195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln195_cast = sext i62 %sext_ln195_read"   --->   Operation 8 'sext' 'sext_ln195_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_10, void @empty_8, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [kernel.cpp:195]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%icmp_ln195 = icmp_eq  i2 %i_1, i2 3" [kernel.cpp:195]   --->   Operation 13 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%add_ln195 = add i2 %i_1, i2 1" [kernel.cpp:195]   --->   Operation 14 'add' 'add_ln195' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %new.body.for.body, void %for.end.exitStub" [kernel.cpp:195]   --->   Operation 15 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_1" [kernel.cpp:195]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cc_prob_addr = getelementptr i16 %cc_prob, i64 0, i64 %i_cast" [kernel.cpp:197]   --->   Operation 17 'getelementptr' 'cc_prob_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%cc_prob_load = load i2 %cc_prob_addr" [kernel.cpp:197]   --->   Operation 18 'load' 'cc_prob_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln195 = store i2 %add_ln195, i2 %i" [kernel.cpp:195]   --->   Operation 19 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln195_cast" [kernel.cpp:195]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.73ns)   --->   "%cc_prob_load = load i2 %cc_prob_addr" [kernel.cpp:197]   --->   Operation 23 'load' 'cc_prob_load' <Predicate = (!icmp_ln195)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %cc_prob_load, i32 10, i32 15" [kernel.cpp:197]   --->   Operation 24 'partselect' 'tmp_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln197_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %cc_prob_load, i32 15" [kernel.cpp:197]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i16 %cc_prob_load" [kernel.cpp:197]   --->   Operation 26 'trunc' 'trunc_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.93ns)   --->   "%icmp_ln197 = icmp_eq  i10 %trunc_ln197, i10 0" [kernel.cpp:197]   --->   Operation 27 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%add_ln197 = add i6 %tmp_s, i6 1" [kernel.cpp:197]   --->   Operation 28 'add' 'add_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln197_1)   --->   "%select_ln197 = select i1 %icmp_ln197, i6 %tmp_s, i6 %add_ln197" [kernel.cpp:197]   --->   Operation 29 'select' 'select_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln197_1 = select i1 %tmp, i6 %select_ln197, i6 %tmp_s" [kernel.cpp:197]   --->   Operation 30 'select' 'select_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [kernel.cpp:195]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:195]   --->   Operation 32 'specloopname' 'specloopname_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i6 %select_ln197_1" [kernel.cpp:197]   --->   Operation 33 'sext' 'sext_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln197, i4 15" [kernel.cpp:197]   --->   Operation 34 'write' 'write_ln197' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln195 = br void %for.body" [kernel.cpp:195]   --->   Operation 35 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln195]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cc_prob]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
sext_ln195_read         (read             ) [ 0000]
sext_ln195_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_1                     (load             ) [ 0000]
icmp_ln195              (icmp             ) [ 0110]
add_ln195               (add              ) [ 0000]
br_ln195                (br               ) [ 0000]
i_cast                  (zext             ) [ 0000]
cc_prob_addr            (getelementptr    ) [ 0110]
store_ln195             (store            ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
gmem_addr               (getelementptr    ) [ 0101]
specpipeline_ln0        (specpipeline     ) [ 0000]
cc_prob_load            (load             ) [ 0000]
tmp_s                   (partselect       ) [ 0000]
tmp                     (bitselect        ) [ 0000]
trunc_ln197             (trunc            ) [ 0000]
icmp_ln197              (icmp             ) [ 0000]
add_ln197               (add              ) [ 0000]
select_ln197            (select           ) [ 0000]
select_ln197_1          (select           ) [ 0101]
speclooptripcount_ln195 (speclooptripcount) [ 0000]
specloopname_ln195      (specloopname     ) [ 0000]
sext_ln197              (sext             ) [ 0000]
write_ln197             (write            ) [ 0000]
br_ln195                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln195">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cc_prob">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cc_prob"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln195_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="62" slack="0"/>
<pin id="72" dir="0" index="1" bw="62" slack="0"/>
<pin id="73" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln195_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln197_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="0" index="2" bw="6" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln197/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="cc_prob_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="2" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cc_prob_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cc_prob_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln195_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="62" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln195_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln195_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln195_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln195_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem_addr_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="62" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="5" slack="0"/>
<pin id="141" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln197_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln197/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln197_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln197_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln197_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln197_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln197_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln197_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln197/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="sext_ln195_cast_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln195_cast "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln195_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="206" class="1005" name="cc_prob_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="cc_prob_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="gmem_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="select_ln197_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln197_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="64" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="70" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="130"><net_src comp="115" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="91" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="91" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="91" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="136" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="136" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="146" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="170" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="136" pin="4"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="66" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="200"><net_src comp="97" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="205"><net_src comp="109" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="84" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="214"><net_src comp="131" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="219"><net_src comp="178" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: process_data_Pipeline_VITIS_LOOP_195_1 : sext_ln195 | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_195_1 : cc_prob | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln195 : 2
		add_ln195 : 2
		br_ln195 : 3
		i_cast : 2
		cc_prob_addr : 3
		cc_prob_load : 4
		store_ln195 : 3
	State 2
		tmp_s : 1
		tmp : 1
		trunc_ln197 : 1
		icmp_ln197 : 2
		add_ln197 : 2
		select_ln197 : 3
		select_ln197_1 : 4
	State 3
		write_ln197 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln195_fu_109     |    0    |    9    |
|          |      icmp_ln197_fu_158     |    0    |    17   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln195_fu_115      |    0    |    9    |
|          |      add_ln197_fu_164      |    0    |    13   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln197_fu_170    |    0    |    6    |
|          |    select_ln197_1_fu_178   |    0    |    6    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln195_read_read_fu_70 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln197_write_fu_76  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln195_cast_fu_97   |    0    |    0    |
|          |      sext_ln197_fu_186     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |        i_cast_fu_121       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_136        |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_146         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln197_fu_154     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    60   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  cc_prob_addr_reg_206 |    2   |
|   gmem_addr_reg_211   |   32   |
|       i_reg_190       |    2   |
|   icmp_ln195_reg_202  |    1   |
| select_ln197_1_reg_216|    6   |
|sext_ln195_cast_reg_197|   64   |
+-----------------------+--------+
|         Total         |   107  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    4   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   107  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   107  |   69   |
+-----------+--------+--------+--------+
