---
layout: category
taxonomy: Verilog HDL (Vivado)
title: Verilog HDL (Vivado)
permalink: "/Verilog_HDL/"
author_profile: false

header:
  overlay_image: /assets/images/post1.jpg
  overlay_filter: rgba(0,0,0,0.2)
  caption: "Photo credit: [**Unsplash**](https://unsplash.com)"
  actions:
    - label: "Github Repository"
      url: "https://github.com/miniharu22/VerilogHDL-Practice"
---