
*** Running vivado
    with args -log micro_computer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source micro_computer.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source micro_computer.tcl -notrace
Command: link_design -top micro_computer -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1003.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/micro-computer-mips/architecture/architecture.srcs/constrs_1/imports/Downloads/controlDisplay.xdc]
Finished Parsing XDC File [C:/micro-computer-mips/architecture/architecture.srcs/constrs_1/imports/Downloads/controlDisplay.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1003.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.219 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1003.219 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18e5fe344

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1185.043 ; gain = 181.824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 158 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26e5a1061

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25777303a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2490e4871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2490e4871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2490e4871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2490e4871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1395.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 243932897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1395.219 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 243932897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1395.219 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 243932897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.219 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.219 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 243932897

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.219 ; gain = 392.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1395.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file micro_computer_drc_opted.rpt -pb micro_computer_drc_opted.pb -rpx micro_computer_drc_opted.rpx
Command: report_drc -file micro_computer_drc_opted.rpt -pb micro_computer_drc_opted.pb -rpx micro_computer_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f7a9cb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1440.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156a0635b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18235989b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18235989b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18235989b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156c6d4e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 233b5bb8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 9, total 10, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 10 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.344 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              2  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              2  |                    12  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14a54a1ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1b8cae003

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b8cae003

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109ec5a26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16693204a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133c78498

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a703c0bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12641953f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22a9bd63d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2043904c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23995c5a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1857a8153

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1857a8153

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba8297b9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.509 | TNS=-820.579 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e674a5e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f04e8712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ba8297b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.007. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f3b94a47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f3b94a47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f3b94a47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f3b94a47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.344 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8a66763

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000
Ending Placer Task | Checksum: 156c9d182

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1440.344 ; gain = 0.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file micro_computer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file micro_computer_utilization_placed.rpt -pb micro_computer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file micro_computer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1440.344 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.344 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.007 | TNS=-728.143 |
Phase 1 Physical Synthesis Initialization | Checksum: 18f6cdb88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.007 | TNS=-728.143 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18f6cdb88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.007 | TNS=-728.143 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[18].  Re-placed instance arquitecture/U_PC/pcSignal_reg[18]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.007 | TNS=-728.325 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[19].  Re-placed instance arquitecture/U_PC/pcSignal_reg[19]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.007 | TNS=-728.532 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[1].  Re-placed instance arquitecture/U_PC/pcSignal_reg[1]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.006 | TNS=-728.739 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[10].  Re-placed instance arquitecture/U_PC/pcSignal_reg[10]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.006 | TNS=-728.808 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[21].  Re-placed instance arquitecture/U_PC/pcSignal_reg[21]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.006 | TNS=-728.893 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[25].  Re-placed instance arquitecture/U_PC/pcSignal_reg[25]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.004 | TNS=-729.305 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[13].  Re-placed instance arquitecture/U_PC/pcSignal_reg[13]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.004 | TNS=-729.579 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[20].  Re-placed instance arquitecture/U_PC/pcSignal_reg[20]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.004 | TNS=-729.839 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[27].  Re-placed instance arquitecture/U_PC/pcSignal_reg[27]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.004 | TNS=-729.980 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[30].  Re-placed instance arquitecture/U_PC/pcSignal_reg[30]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-730.267 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[23].  Re-placed instance arquitecture/U_PC/pcSignal_reg[23]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-730.676 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[2].  Re-placed instance arquitecture/U_PC/pcSignal_reg[2]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-731.125 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[31].  Re-placed instance arquitecture/U_PC/pcSignal_reg[31]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-731.554 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[6].  Re-placed instance arquitecture/U_PC/pcSignal_reg[6]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.003 | TNS=-731.866 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[8].  Re-placed instance arquitecture/U_PC/pcSignal_reg[8]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.001 | TNS=-732.329 |
INFO: [Physopt 32-663] Processed net arquitecture/U_PC/Q[0].  Re-placed instance arquitecture/U_PC/pcSignal_reg[0]
INFO: [Physopt 32-735] Processed net arquitecture/U_PC/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.910 | TNS=-732.784 |
INFO: [Physopt 32-662] Processed net arquitecture/U_PC/Q[0].  Did not re-place instance arquitecture/U_PC/pcSignal_reg[0]
INFO: [Physopt 32-702] Processed net arquitecture/U_PC/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/estadoActual[2].  Re-placed instance arquitecture/control_unit/FSM_sequential_estadoActual_reg[2]
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/estadoActual[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.822 | TNS=-722.075 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/Q[2].  Did not re-place instance arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_6
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_15
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[26].  Re-placed instance arquitecture/control_unit/reg_output[26]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.801 | TNS=-721.175 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[27].  Re-placed instance arquitecture/control_unit/reg_output[27]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.778 | TNS=-720.257 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_5
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_14
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[23].  Re-placed instance arquitecture/control_unit/reg_output[23]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.761 | TNS=-719.009 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22].  Re-placed instance arquitecture/control_unit/reg_output[22]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.742 | TNS=-717.987 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[25].  Re-placed instance arquitecture/control_unit/reg_output[25]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.710 | TNS=-716.735 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[27].  Did not re-place instance arquitecture/control_unit/reg_output[27]_i_1__0
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/reg_output[27]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/reg_output[27]_i_5
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/reg_output[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net arquitecture/U_ALU/multOp_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.701 | TNS=-716.303 |
INFO: [Physopt 32-735] Processed net arquitecture/U_ALU/multOp_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.680 | TNS=-715.001 |
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/E[0].  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_1
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/tmpAluSrcB[0].  Re-placed instance arquitecture/control_unit/multOp_i_32
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/tmpAluSrcB[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.666 | TNS=-713.657 |
INFO: [Physopt 32-662] Processed net arquitecture/U_REGISTER_A/tmpAluSrcA[15].  Did not re-place instance arquitecture/U_REGISTER_A/multOp__0_i_2
INFO: [Physopt 32-702] Processed net arquitecture/U_REGISTER_A/tmpAluSrcA[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/main_alusrca.  Did not re-place instance arquitecture/control_unit/multOp_i_33
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/main_alusrca. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.666 | TNS=-713.657 |
Phase 3 Critical Path Optimization | Checksum: 18f6cdb88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1440.344 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.666 | TNS=-713.657 |
INFO: [Physopt 32-662] Processed net arquitecture/U_PC/Q[0].  Did not re-place instance arquitecture/U_PC/pcSignal_reg[0]
INFO: [Physopt 32-702] Processed net arquitecture/U_PC/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net arquitecture/control_unit/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.652 | TNS=-710.882 |
INFO: [Physopt 32-81] Processed net arquitecture/control_unit/Q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.645 | TNS=-698.856 |
INFO: [Physopt 32-572] Net arquitecture/control_unit/Q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/Q[1].  Did not re-place instance arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_6
INFO: [Physopt 32-134] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_15
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_6_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_6_comp.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.643 | TNS=-698.792 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_15_comp
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[26].  Did not re-place instance arquitecture/control_unit/reg_output[26]_i_1__0
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_15_comp_1.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.633 | TNS=-698.480 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[28].  Re-placed instance arquitecture/control_unit/reg_output[28]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.599 | TNS=-696.666 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[29].  Did not re-place instance arquitecture/control_unit/reg_output[29]_i_1__0
INFO: [Physopt 32-572] Net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/reg_output[29]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/reg_output[29]_i_5
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[29]. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/reg_output[29]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/reg_output[29]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.593 | TNS=-695.146 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_5
INFO: [Physopt 32-134] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.571 | TNS=-694.442 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_5
INFO: [Physopt 32-134] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_14
INFO: [Physopt 32-134] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[20].  Re-placed instance arquitecture/control_unit/reg_output[20]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.563 | TNS=-693.760 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[25].  Did not re-place instance arquitecture/control_unit/reg_output[25]_i_1__0
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_15_comp.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.523 | TNS=-692.488 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[21].  Re-placed instance arquitecture/control_unit/reg_output[21]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.521 | TNS=-692.402 |
INFO: [Physopt 32-663] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[19].  Re-placed instance arquitecture/control_unit/reg_output[19]_i_1__0
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.512 | TNS=-691.556 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[21].  Did not re-place instance arquitecture/control_unit/reg_output[21]_i_1__0
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_14_comp.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.498 | TNS=-691.116 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22].  Did not re-place instance arquitecture/control_unit/reg_output[22]_i_1__0
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_14_comp_1.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.443 | TNS=-689.364 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[24].  Did not re-place instance arquitecture/control_unit/reg_output[24]_i_1__0
INFO: [Physopt 32-710] Processed net arquitecture/control_unit/pcSignal[31]_i_15_n_0. Critical path length was reduced through logic transformation on cell arquitecture/control_unit/pcSignal[31]_i_15_comp_2.
INFO: [Physopt 32-735] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[4]_0[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.435 | TNS=-689.116 |
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/reg_output[21]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/reg_output[21]_i_5
INFO: [Physopt 32-572] Net arquitecture/control_unit/reg_output[21]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/reg_output[21]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net arquitecture/control_unit/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/E[0].  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_1
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net arquitecture/control_unit/tmpAluSrcB[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/tmpAluSrcB[4].  Did not re-place instance arquitecture/control_unit/multOp_i_28
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/tmpAluSrcB[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0.  Did not re-place instance arquitecture/control_unit/multOp_i_34
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/U_PC/Q[0].  Did not re-place instance arquitecture/U_PC/pcSignal_reg[0]
INFO: [Physopt 32-702] Processed net arquitecture/U_PC/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/Q[1].  Did not re-place instance arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_5
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0.  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_14_comp_1
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/pcSignal[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/reg_output[21]_i_5_n_0.  Did not re-place instance arquitecture/control_unit/reg_output[21]_i_5
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/reg_output[21]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/E[0].  Did not re-place instance arquitecture/control_unit/pcSignal[31]_i_1
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net arquitecture/U_ALU/multOp__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/tmpAluSrcB[4].  Did not re-place instance arquitecture/control_unit/multOp_i_28
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/tmpAluSrcB[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0.  Did not re-place instance arquitecture/control_unit/multOp_i_34
INFO: [Physopt 32-702] Processed net arquitecture/control_unit/FSM_sequential_estadoActual_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.435 | TNS=-689.116 |
Phase 4 Critical Path Optimization | Checksum: 18f6cdb88

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.435 | TNS=-689.116 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.572  |         39.027  |            2  |              0  |                    39  |           0  |           2  |  00:00:06  |
|  Total          |          0.572  |         39.027  |            2  |              0  |                    39  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1440.344 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: ed4002de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
292 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1440.344 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1441.117 ; gain = 0.773
INFO: [Common 17-1381] The checkpoint 'C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6038a1b ConstDB: 0 ShapeSum: dc87ef1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e4b98841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.957 ; gain = 85.750
Post Restoration Checksum: NetGraph: 411ab9f1 NumContArr: a39ece50 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e4b98841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.957 ; gain = 85.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e4b98841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.965 ; gain = 91.758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e4b98841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1543.965 ; gain = 91.758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e7f2e428

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1550.648 ; gain = 98.441
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.304 | TNS=-672.453| WHS=-0.067 | THS=-0.797 |

Phase 2 Router Initialization | Checksum: 216024edc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.078 ; gain = 102.871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239177 %
  Global Horizontal Routing Utilization  = 0.00117126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1221
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1219
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 216024edc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.551 ; gain = 106.344
Phase 3 Initial Routing | Checksum: 1de6d9d16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1558.551 ; gain = 106.344
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                      arquitecture/U_PC/pcSignal_reg[26]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      arquitecture/U_PC/pcSignal_reg[17]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      arquitecture/U_PC/pcSignal_reg[24]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      arquitecture/U_PC/pcSignal_reg[28]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      arquitecture/U_PC/pcSignal_reg[29]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 506
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.790 | TNS=-2368.732| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a1c799e6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1558.551 ; gain = 106.344

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.210 | TNS=-2550.732| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1acc23847

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1558.551 ; gain = 106.344
Phase 4 Rip-up And Reroute | Checksum: 1acc23847

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1558.551 ; gain = 106.344

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 200cc9352

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1558.551 ; gain = 106.344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.711 | TNS=-2211.887| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 43efcc21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 43efcc21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055
Phase 5 Delay and Skew Optimization | Checksum: 43efcc21

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eba9347d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.711 | TNS=-2116.195| WHS=0.232  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eba9347d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055
Phase 6 Post Hold Fix | Checksum: eba9347d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.830981 %
  Global Horizontal Routing Utilization  = 1.01158 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 65467803

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 65467803

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8eae1c61

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.711 | TNS=-2116.195| WHS=0.232  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 8eae1c61

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.262 ; gain = 111.055

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
311 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1563.262 ; gain = 122.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1569.105 ; gain = 5.844
INFO: [Common 17-1381] The checkpoint 'C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file micro_computer_drc_routed.rpt -pb micro_computer_drc_routed.pb -rpx micro_computer_drc_routed.rpx
Command: report_drc -file micro_computer_drc_routed.rpt -pb micro_computer_drc_routed.pb -rpx micro_computer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file micro_computer_methodology_drc_routed.rpt -pb micro_computer_methodology_drc_routed.pb -rpx micro_computer_methodology_drc_routed.rpx
Command: report_methodology -file micro_computer_methodology_drc_routed.rpt -pb micro_computer_methodology_drc_routed.pb -rpx micro_computer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/micro-computer-mips/architecture/architecture.runs/impl_1/micro_computer_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file micro_computer_power_routed.rpt -pb micro_computer_power_summary_routed.pb -rpx micro_computer_power_routed.rpx
Command: report_power -file micro_computer_power_routed.rpt -pb micro_computer_power_summary_routed.pb -rpx micro_computer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
323 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file micro_computer_route_status.rpt -pb micro_computer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file micro_computer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file micro_computer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file micro_computer_bus_skew_routed.rpt -pb micro_computer_bus_skew_routed.pb -rpx micro_computer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force micro_computer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp input arquitecture/U_ALU/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp input arquitecture/U_ALU/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp__0 input arquitecture/U_ALU/multOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp__0 input arquitecture/U_ALU/multOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp__1 input arquitecture/U_ALU/multOp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP arquitecture/U_ALU/multOp__1 input arquitecture/U_ALU/multOp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP arquitecture/U_ALU/multOp output arquitecture/U_ALU/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP arquitecture/U_ALU/multOp__0 output arquitecture/U_ALU/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP arquitecture/U_ALU/multOp__1 output arquitecture/U_ALU/multOp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP arquitecture/U_ALU/multOp multiplier stage arquitecture/U_ALU/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP arquitecture/U_ALU/multOp__0 multiplier stage arquitecture/U_ALU/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP arquitecture/U_ALU/multOp__1 multiplier stage arquitecture/U_ALU/multOp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./micro_computer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2033.031 ; gain = 433.934
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 16:51:44 2023...
