#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec  1 19:19:41 2021
# Process ID: 9820
# Current directory: D:/vivadotest/Shumaguan
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14152 D:\vivadotest\Shumaguan\Shumaguan.xpr
# Log file: D:/vivadotest/Shumaguan/vivado.log
# Journal file: D:/vivadotest/Shumaguan\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadotest/Shumaguan/Shumaguan.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: IOtest
WARNING: [Synth 8-2611] redeclaration of ansi port dm is not allowed [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:15]
WARNING: [Synth 8-2611] redeclaration of ansi port wm is not allowed [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 912.441 ; gain = 73.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IOtest' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/IOtest.v:3]
INFO: [Synth 8-638] synthesizing module 'xiaodou' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/xiaodou.v:2]
	Parameter SAMPLE_TIME bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xiaodou' (1#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/xiaodou.v:2]
INFO: [Synth 8-638] synthesizing module 'ClkControl' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/ClkControl.v:3]
	Parameter maxcnt bound to: 5000000 - type: integer 
	Parameter maxcount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClkControl' (2#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/ClkControl.v:3]
INFO: [Synth 8-638] synthesizing module 'Countdown' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Countdown.v:3]
	Parameter maxcnt bound to: 25000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ViewDecoder' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/ViewDecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'ViewDecoder' (3#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/ViewDecoder.v:3]
INFO: [Synth 8-226] default block is never used [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Countdown.v:76]
INFO: [Synth 8-256] done synthesizing module 'Countdown' (4#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Countdown.v:3]
INFO: [Synth 8-638] synthesizing module 'Counter4' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Counter4.v:3]
INFO: [Synth 8-256] done synthesizing module 'Counter4' (5#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Counter4.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-226] default block is never used [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (6#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Counter10' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Counter10.v:3]
INFO: [Synth 8-256] done synthesizing module 'Counter10' (7#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Counter10.v:3]
INFO: [Synth 8-638] synthesizing module 'LEDView' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:3]
	Parameter maxcnt bound to: 25000 - type: integer 
WARNING: [Synth 8-5788] Register dm_reg in module LEDView is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:48]
WARNING: [Synth 8-5788] Register wm_reg in module LEDView is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:49]
INFO: [Synth 8-256] done synthesizing module 'LEDView' (8#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/LEDView.v:3]
INFO: [Synth 8-638] synthesizing module 'Comparer' [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:3]
WARNING: [Synth 8-5788] Register D0_reg in module Comparer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:39]
WARNING: [Synth 8-5788] Register D1_reg in module Comparer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:40]
WARNING: [Synth 8-5788] Register D2_reg in module Comparer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:41]
WARNING: [Synth 8-5788] Register D3_reg in module Comparer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:42]
INFO: [Synth 8-256] done synthesizing module 'Comparer' (9#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/Comparer.v:3]
WARNING: [Synth 8-5788] Register stateLED_reg in module IOtest is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/IOtest.v:85]
WARNING: [Synth 8-5788] Register counter_reg in module IOtest is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/IOtest.v:104]
INFO: [Synth 8-256] done synthesizing module 'IOtest' (10#1) [D:/vivadotest/Shumaguan/Shumaguan.srcs/sources_1/new/IOtest.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.168 ; gain = 116.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 955.168 ; gain = 116.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadotest/Shumaguan/Shumaguan.srcs/constrs_1/new/IOtest.xdc]
Finished Parsing XDC File [D:/vivadotest/Shumaguan/Shumaguan.srcs/constrs_1/new/IOtest.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.883 ; gain = 474.375
26 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1312.883 ; gain = 474.375
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 19:21:43 2021...
