use crate::codegen::{CodeGen, get_mem, mem_size, op_size};

fn reg_to_index(register: iced_x86::Register) -> usize {
    use iced_x86::Register::*;
    match register {
        ST0 => 0,
        ST1 => 1,
        ST2 => 2,
        ST3 => 3,
        ST4 => 4,
        ST5 => 5,
        ST6 => 6,
        ST7 => 7,
        r => todo!("{r:?}"),
    }
}

impl<'a> CodeGen<'a> {
    fn fpu_get_mem(&self, instr: &iced_x86::Instruction) -> String {
        let size = mem_size(instr);
        if size == 80 {
            format!("ctx.memory.read_f80({})", self.gen_addr(instr))
        } else if size != 64 {
            format!(
                "{} as f64",
                get_mem(format!("f{size}"), self.gen_addr(instr))
            )
        } else {
            get_mem(format!("f{}", mem_size(instr)), self.gen_addr(instr))
        }
    }

    fn fpu_set_mem(&self, instr: &iced_x86::Instruction, expr: String) -> String {
        // TODO: is this only needed by fst?
        let addr = self.gen_addr(instr);
        let size = mem_size(instr);
        if size == 80 {
            return format!("ctx.memory.write_f80({addr}, {expr});");
        }
        format!("ctx.memory.write::<f{size}>({addr}, {expr});")
    }

    fn fpu_get_reg(&self, index: usize) -> String {
        format!("ctx.cpu.fpu.get({index})")
    }

    fn fpu_set_reg(&self, index: usize, expr: String) -> String {
        format!("ctx.cpu.fpu.set({index}, {expr});")
    }

    fn fpu_get_op(&self, instr: &iced_x86::Instruction, n: u32) -> String {
        use iced_x86::OpKind::*;
        match instr.op_kind(n) {
            Memory => self.fpu_get_mem(instr),
            Register => self.fpu_get_reg(reg_to_index(instr.op_register(n))),
            k => todo!("{k:?}"),
        }
    }

    fn fpu_set_op(&self, instr: &iced_x86::Instruction, n: u32, expr: String) -> String {
        use iced_x86::OpKind::*;
        match instr.op_kind(n) {
            Memory => {
                let size = mem_size(instr);
                let expr = if size != 64 && size != 80 {
                    format!("{expr} as f{size}")
                } else {
                    expr
                };
                self.fpu_set_mem(instr, expr)
            }
            Register => self.fpu_set_reg(reg_to_index(instr.op_register(n)), expr),
            k => todo!("{k:?}"),
        }
    }

    pub fn codegen_fpu(&mut self, instr: &iced_x86::Instruction) -> bool {
        use iced_x86::Mnemonic::*;
        match instr.mnemonic() {
            Fld => {
                let expr = self.fpu_get_op(instr, 0);
                self.line(format!("ctx.cpu.fpu.push({expr});"));
            }
            Fild => {
                self.line(format!(
                    "ctx.cpu.fpu.push({} as i{size} as f64);",
                    self.get_op(instr, 0),
                    size = op_size(instr, 0)
                ));
            }
            Fldz => self.line("ctx.cpu.fpu.push(0.0);"),
            Fld1 => self.line("ctx.cpu.fpu.push(1.0);"),

            Fst | Fstp => {
                self.line(self.fpu_set_op(instr, 0, self.fpu_get_reg(0)));
                if instr.mnemonic() == Fstp {
                    self.line("ctx.cpu.fpu.pop();");
                }
            }

            Fist | Fistp => {
                let size = op_size(instr, 0);
                self.line(self.set_op(
                    instr,
                    0,
                    format!(
                        "ctx.cpu.fpu.round({}) as i{size} as u{size}",
                        self.fpu_get_reg(0)
                    ),
                ));
                if instr.mnemonic() == Fistp {
                    self.line("ctx.cpu.fpu.pop();");
                }
            }

            // Binary ops
            Fadd | Faddp | Fsub | Fsubp | Fsubr | Fsubrp | Fmul | Fmulp | Fdivp | Fdivrp
            | Fdivr | Fdiv => {
                assert!(matches!(instr.op_count(), 1 | 2));

                let (arg0, arg1) = if instr.op_count() == 1 {
                    (self.fpu_get_reg(0), self.fpu_get_op(instr, 0))
                } else {
                    (self.fpu_get_op(instr, 0), self.fpu_get_op(instr, 1))
                };

                let (arg0, arg1) = if matches!(instr.mnemonic(), Fsubr | Fsubrp | Fdivr | Fdivrp) {
                    (arg1, arg0)
                } else {
                    (arg0, arg1)
                };

                let binop = match instr.mnemonic() {
                    Fadd | Faddp => "+",
                    Fsub | Fsubp | Fsubr | Fsubrp => "-",
                    Fmul | Fmulp => "*",
                    Fdiv | Fdivp | Fdivr | Fdivrp => "/",
                    _ => unreachable!(),
                };

                let expr = format!("{arg0} {binop} {arg1}");

                if instr.op_count() == 1 {
                    self.line(self.fpu_set_reg(0, expr));
                } else {
                    self.line(self.fpu_set_op(instr, 0, expr));
                }

                if matches!(
                    instr.mnemonic(),
                    Faddp | Fsubp | Fsubrp | Fmulp | Fdivp | Fdivrp
                ) {
                    self.line("ctx.cpu.fpu.pop();");
                }
            }

            Fimul => {
                let size = op_size(instr, 0);
                let expr = format!(
                    "{} * {} as i{size} as f64",
                    self.fpu_get_reg(0),
                    self.get_op(instr, 0)
                );
                self.line(self.fpu_set_reg(0, expr));
            }

            Fprem => {
                self.line(self.fpu_set_reg(
                    0,
                    format!("{} % {}", self.fpu_get_reg(0), self.fpu_get_reg(1)),
                ));
            }

            Fchs => {
                self.line(self.fpu_set_reg(0, format!("-{}", self.fpu_get_reg(0))));
            }

            Fsin => {
                self.line(self.fpu_set_reg(0, format!("{}.sin()", self.fpu_get_reg(0))));
            }
            Fcos => {
                self.line(self.fpu_set_reg(0, format!("{}.cos()", self.fpu_get_reg(0))));
            }
            Fsqrt => {
                self.line(self.fpu_set_reg(0, format!("{}.sqrt()", self.fpu_get_reg(0))));
            }

            Fxch => {
                assert_eq!(instr.op_count(), 2);
                self.line(format!("let t = {};", self.fpu_get_op(instr, 0)));
                self.line(self.fpu_set_op(instr, 0, self.fpu_get_op(instr, 1)));
                self.line(self.fpu_set_op(instr, 1, "t".into()));
            }

            Fcom | Fcomp => {
                let (arg0, arg1) = match instr.op_count() {
                    1 => (self.fpu_get_reg(0), self.fpu_get_op(instr, 0)),
                    2 => (self.fpu_get_op(instr, 0), self.fpu_get_op(instr, 1)),
                    _ => unreachable!(),
                };
                self.line(format!(
                    "ctx.cpu.fpu.cmp = {}.total_cmp(&({}));",
                    arg0, arg1
                ));
                if instr.mnemonic() == Fcomp {
                    self.line("ctx.cpu.fpu.pop();");
                }
            }

            Fnstsw => {
                assert_eq!(instr.op_count(), 1);
                self.line(self.set_op(instr, 0, "ctx.cpu.fpu.status()".into()));
            }

            // We don't model FPU exceptions, so clearing them is a no-op.
            Fnclex => {}

            Fninit => {
                // Also empties the stack, which is how a program recovers from
                // leaving values on it.
                self.line("ctx.cpu.fpu.control = 0x037f;");
                self.line("ctx.cpu.fpu.st_top = 8;");
            }

            Fnstcw => {
                assert_eq!(instr.op_count(), 1);
                self.line(self.set_op(instr, 0, "ctx.cpu.fpu.control".into()));
            }

            Fldcw => {
                assert_eq!(instr.op_count(), 1);
                self.line(format!("ctx.cpu.fpu.control = {};", self.get_op(instr, 0)));
            }

            Fpatan => {
                self.line("let t = ctx.cpu.fpu.get(0);");
                self.line("ctx.cpu.fpu.pop();");
                self.line("ctx.cpu.fpu.set(0, ctx.cpu.fpu.get(0).atan2(t));");
            }
            _ => return false,
        }
        true
    }
}
