

================================================================
== Synthesis Summary Report of 'sadd'
================================================================
+ General Information: 
    * Date:           Thu Jan 26 16:22:35 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        streamAdd
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ sadd              |     -|  3.16|        -|       -|         -|        -|     -|        no|     -|   -|  185 (~0%)|  284 (~0%)|    -|
    | o VITIS_LOOP_14_1  |     -|  7.30|        -|       -|         3|        1|     -|       yes|     -|   -|          -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | length_r | 0x10   | 32    | W      | Data signal of length_r          |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| INPUT1    | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| INPUT2    | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| OUTPUT_r  | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| INPUT1   | in        | stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>& |
| INPUT2   | in        | stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>& |
| OUTPUT   | out       | stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>& |
| length   | in        | unsigned int                               |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| INPUT1   | INPUT1       | interface |
| INPUT2   | INPUT2       | interface |
| OUTPUT   | OUTPUT_r     | interface |
| length   | s_axi_CTRL   | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------+-----+--------+-------------+-----+--------+---------+
| + sadd                  | 0   |        |             |     |        |         |
|   i_2_fu_141_p2         | -   |        | i_2         | add | fabric | 0       |
|   cur1_data_V_fu_167_p2 | -   |        | cur1_data_V | add | fabric | 0       |
+-------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+---------------------------------+
| Type      | Options                           | Location                        |
+-----------+-----------------------------------+---------------------------------+
| interface | s_axilite port=return bundle=CTRL | streamAdd.cpp:5 in sadd, return |
| interface | s_axilite port=length bundle=CTRL | streamAdd.cpp:6 in sadd, length |
| interface | axis depth=50 port=OUTPUT         | streamAdd.cpp:7 in sadd, OUTPUT |
| interface | axis depth=50 port=INPUT1         | streamAdd.cpp:8 in sadd, INPUT1 |
| interface | axis depth=50 port=INPUT2         | streamAdd.cpp:9 in sadd, INPUT2 |
+-----------+-----------------------------------+---------------------------------+


