import chisel3._
import chisel3.util._

class ClockDiv(freq: Int = 10000000) extends Module {
  val io = IO(new Bundle {
    val out = Output(Bool())
  })

  val maxCount = (freq / 2 - 1).U
  val counter = RegInit(0.U(log2Ceil(freq).W))

  counter := counter + 1.U
  when(counter === maxCount) {
    counter := 0.U
  }

  io.out := (counter === 0.U)
}
