

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13_s'
================================================================
* Date:           Thu Jul 11 13:34:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.656 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i480 %layer13_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer2_out, void @empty_8, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_5, void @empty, void @empty, void @empty" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 4 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.41ns)   --->   "%layer2_out_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer2_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i512 %layer2_out_read" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 6 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %trunc_ln85, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 7 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.83ns)   --->   "%add_ln42 = add i24 %y, i24 16772096" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 8 'add' 'add_ln42' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_s, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 11 'bitconcatenate' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.83ns)   --->   "%add_ln42_49 = add i24 %y_1, i24 33792" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 12 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_49, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 13 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 14 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_104, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 15 'bitconcatenate' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%add_ln42_50 = add i24 %y_2, i24 16704512" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 16 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln41_43 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_50, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 17 'partselect' 'trunc_ln41_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 18 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_105, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 19 'bitconcatenate' 'y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%add_ln42_51 = add i24 %y_3, i24 16737280" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 20 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln41_44 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_51, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 21 'partselect' 'trunc_ln41_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 64, i32 78" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 22 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%y_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_106, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 23 'bitconcatenate' 'y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.83ns)   --->   "%add_ln42_52 = add i24 %y_4, i24 16763904" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 24 'add' 'add_ln42_52' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln41_45 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_52, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 25 'partselect' 'trunc_ln41_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 80, i32 94" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 26 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_107, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 27 'bitconcatenate' 'y_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "%add_ln42_53 = add i24 %y_5, i24 299008" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'add' 'add_ln42_53' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln41_46 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_53, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 29 'partselect' 'trunc_ln41_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer2_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 30 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 31 'bitconcatenate' 'y_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.83ns)   --->   "%add_ln42_54 = add i24 %y_6, i24 16709632" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 32 'add' 'add_ln42_54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41_47 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_54, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 33 'partselect' 'trunc_ln41_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer2_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 34 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%y_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 35 'bitconcatenate' 'y_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%add_ln42_55 = add i24 %y_7, i24 16386048" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'add' 'add_ln42_55' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln41_48 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_55, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 37 'partselect' 'trunc_ln41_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 128, i32 142" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 38 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%y_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_110, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 39 'bitconcatenate' 'y_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "%add_ln42_56 = add i24 %y_8, i24 350208" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'add' 'add_ln42_56' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41_49 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_56, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 41 'partselect' 'trunc_ln41_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer2_out_read, i32 144, i32 159" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 42 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%y_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 43 'bitconcatenate' 'y_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.83ns)   --->   "%add_ln42_57 = add i24 %y_9, i24 16585728" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'add' 'add_ln42_57' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln41_50 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_57, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 45 'partselect' 'trunc_ln41_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 160, i32 174" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 46 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%y_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_112, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 47 'bitconcatenate' 'y_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "%add_ln42_58 = add i24 %y_10, i24 16768000" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 48 'add' 'add_ln42_58' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln41_51 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_58, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 49 'partselect' 'trunc_ln41_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer2_out_read, i32 176, i32 191" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 50 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%y_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 51 'bitconcatenate' 'y_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.83ns)   --->   "%add_ln42_59 = add i24 %y_11, i24 238592" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 52 'add' 'add_ln42_59' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_52 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_59, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 53 'partselect' 'trunc_ln41_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 192, i32 206" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 54 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%y_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_114, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 55 'bitconcatenate' 'y_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.83ns)   --->   "%add_ln42_60 = add i24 %y_12, i24 16764928" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 56 'add' 'add_ln42_60' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln41_53 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_60, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'partselect' 'trunc_ln41_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 208, i32 222" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 58 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_115, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 59 'bitconcatenate' 'y_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.83ns)   --->   "%add_ln42_61 = add i24 %y_13, i24 48128" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'add' 'add_ln42_61' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_54 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_61, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 61 'partselect' 'trunc_ln41_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 224, i32 238" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 62 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%y_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_116, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 63 'bitconcatenate' 'y_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.83ns)   --->   "%add_ln42_62 = add i24 %y_14, i24 16266240" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'add' 'add_ln42_62' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln41_55 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_62, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 65 'partselect' 'trunc_ln41_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 240, i32 254" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 66 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%y_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_117, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 67 'bitconcatenate' 'y_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.83ns)   --->   "%add_ln42_63 = add i24 %y_15, i24 329728" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 68 'add' 'add_ln42_63' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln41_56 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_63, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 69 'partselect' 'trunc_ln41_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 256, i32 270" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 70 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%y_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_118, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 71 'bitconcatenate' 'y_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.83ns)   --->   "%add_ln42_64 = add i24 %y_16, i24 128000" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 72 'add' 'add_ln42_64' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln41_57 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_64, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 73 'partselect' 'trunc_ln41_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 272, i32 286" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 74 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%y_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_119, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 75 'bitconcatenate' 'y_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.83ns)   --->   "%add_ln42_65 = add i24 %y_17, i24 105472" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 76 'add' 'add_ln42_65' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln41_58 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_65, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 77 'partselect' 'trunc_ln41_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 288, i32 302" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 78 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%y_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_120, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 79 'bitconcatenate' 'y_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.83ns)   --->   "%add_ln42_66 = add i24 %y_18, i24 124928" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 80 'add' 'add_ln42_66' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln41_59 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_66, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 81 'partselect' 'trunc_ln41_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 304, i32 318" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 82 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%y_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_121, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 83 'bitconcatenate' 'y_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.83ns)   --->   "%add_ln42_67 = add i24 %y_19, i24 16732160" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 84 'add' 'add_ln42_67' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln41_60 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_67, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 85 'partselect' 'trunc_ln41_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 320, i32 334" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 86 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%y_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_122, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 87 'bitconcatenate' 'y_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.83ns)   --->   "%add_ln42_68 = add i24 %y_20, i24 16766976" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 88 'add' 'add_ln42_68' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln41_61 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_68, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 89 'partselect' 'trunc_ln41_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 336, i32 350" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 90 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%y_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_123, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 91 'bitconcatenate' 'y_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.83ns)   --->   "%add_ln42_69 = add i24 %y_21, i24 46080" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 92 'add' 'add_ln42_69' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln41_62 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_69, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 93 'partselect' 'trunc_ln41_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 352, i32 366" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 94 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%y_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_124, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 95 'bitconcatenate' 'y_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.83ns)   --->   "%add_ln42_70 = add i24 %y_22, i24 16451584" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 96 'add' 'add_ln42_70' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln41_63 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_70, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 97 'partselect' 'trunc_ln41_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 368, i32 382" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 98 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%y_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_125, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 99 'bitconcatenate' 'y_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.83ns)   --->   "%add_ln42_71 = add i24 %y_23, i24 282624" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 100 'add' 'add_ln42_71' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln41_64 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_71, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 101 'partselect' 'trunc_ln41_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 384, i32 398" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 102 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%y_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_126, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 103 'bitconcatenate' 'y_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.83ns)   --->   "%add_ln42_72 = add i24 %y_24, i24 16758784" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 104 'add' 'add_ln42_72' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln41_65 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_72, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 105 'partselect' 'trunc_ln41_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 400, i32 414" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 106 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%y_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_127, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 107 'bitconcatenate' 'y_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.83ns)   --->   "%add_ln42_73 = add i24 %y_25, i24 16776192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 108 'add' 'add_ln42_73' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln41_66 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_73, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 109 'partselect' 'trunc_ln41_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 416, i32 430" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 110 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%y_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_128, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 111 'bitconcatenate' 'y_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.83ns)   --->   "%add_ln42_74 = add i24 %y_26, i24 199680" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 112 'add' 'add_ln42_74' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln41_67 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_74, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 113 'partselect' 'trunc_ln41_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 432, i32 446" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 114 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%y_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_129, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 115 'bitconcatenate' 'y_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.83ns)   --->   "%add_ln42_75 = add i24 %y_27, i24 16658432" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 116 'add' 'add_ln42_75' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln41_68 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_75, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 117 'partselect' 'trunc_ln41_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 448, i32 462" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 118 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%y_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_130, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 119 'bitconcatenate' 'y_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.83ns)   --->   "%add_ln42_76 = add i24 %y_28, i24 372736" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 120 'add' 'add_ln42_76' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln41_69 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_76, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 121 'partselect' 'trunc_ln41_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i15 @_ssdm_op_PartSelect.i15.i512.i32.i32, i512 %layer2_out_read, i32 464, i32 478" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 122 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%y_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %tmp_131, i9 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 123 'bitconcatenate' 'y_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.83ns)   --->   "%add_ln42_77 = add i24 %y_29, i24 16724992" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 124 'add' 'add_ln42_77' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln41_70 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_77, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 125 'partselect' 'trunc_ln41_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %layer2_out_read, i32 480, i32 495" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 126 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%y_30 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %tmp_132, i7 0" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 127 'bitconcatenate' 'y_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i23 %y_30" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 128 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.82ns)   --->   "%add_ln42_78 = add i24 %sext_ln85, i24 16726016" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 129 'add' 'add_ln42_78' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln41_71 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_78, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 130 'partselect' 'trunc_ln41_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln85_2 = partselect i24 @_ssdm_op_PartSelect.i24.i512.i32.i32, i512 %layer2_out_read, i32 487, i32 510" [firmware/nnet_utils/nnet_mult.h:85->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 131 'partselect' 'trunc_ln85_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.83ns)   --->   "%add_ln42_79 = add i24 %trunc_ln85_2, i24 16766976" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 132 'add' 'add_ln42_79' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln41_72 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln42_79, i32 9, i32 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 133 'partselect' 'trunc_ln41_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15.i15, i15 %trunc_ln41_72, i15 %trunc_ln41_71, i15 %trunc_ln41_70, i15 %trunc_ln41_69, i15 %trunc_ln41_68, i15 %trunc_ln41_67, i15 %trunc_ln41_66, i15 %trunc_ln41_65, i15 %trunc_ln41_64, i15 %trunc_ln41_63, i15 %trunc_ln41_62, i15 %trunc_ln41_61, i15 %trunc_ln41_60, i15 %trunc_ln41_59, i15 %trunc_ln41_58, i15 %trunc_ln41_57, i15 %trunc_ln41_56, i15 %trunc_ln41_55, i15 %trunc_ln41_54, i15 %trunc_ln41_53, i15 %trunc_ln41_52, i15 %trunc_ln41_51, i15 %trunc_ln41_50, i15 %trunc_ln41_49, i15 %trunc_ln41_48, i15 %trunc_ln41_47, i15 %trunc_ln41_46, i15 %trunc_ln41_45, i15 %trunc_ln41_44, i15 %trunc_ln41_43, i15 %trunc_ln41_s, i15 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 134 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.41ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i480P0A, i480 %layer13_out, i480 %p_0" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 135 'write' 'write_ln46' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 480> <Depth = 1> <FIFO>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 136 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.656ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer2_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.412 ns)
	'add' operation ('add_ln42_76', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [121]  (0.833 ns)
	fifo write operation ('write_ln46', firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer13_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:46) [136]  (1.412 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
