// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LayerNorm_HH_
#define _LayerNorm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "layernorm_save_data.h"
#include "layernorm_compute_va.h"
#include "layernorm_sqrt_alg_b.h"
#include "layernorm_compute_y.h"
#include "layernorm_write.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d145_A.h"
#include "start_for_layernorm_compute_va_U0.h"
#include "start_for_layernorm_compute_y_U0.h"
#include "start_for_layernorm_sqrt_alg_b_U0.h"
#include "start_for_layernorm_write_U0.h"

namespace ap_rtl {

struct LayerNorm : public sc_module {
    // Port declarations 40
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<512> > in_V_data_V_dout;
    sc_in< sc_logic > in_V_data_V_empty_n;
    sc_out< sc_logic > in_V_data_V_read;
    sc_in< sc_lv<8> > in_V_id_V_dout;
    sc_in< sc_logic > in_V_id_V_empty_n;
    sc_out< sc_logic > in_V_id_V_read;
    sc_in< sc_lv<8> > in_V_dest_V_dout;
    sc_in< sc_logic > in_V_dest_V_empty_n;
    sc_out< sc_logic > in_V_dest_V_read;
    sc_in< sc_lv<16> > in_V_user_V_dout;
    sc_in< sc_logic > in_V_user_V_empty_n;
    sc_out< sc_logic > in_V_user_V_read;
    sc_in< sc_lv<1> > in_V_last_V_dout;
    sc_in< sc_logic > in_V_last_V_empty_n;
    sc_out< sc_logic > in_V_last_V_read;
    sc_out< sc_lv<512> > out_V_data_V_din;
    sc_in< sc_logic > out_V_data_V_full_n;
    sc_out< sc_logic > out_V_data_V_write;
    sc_out< sc_lv<8> > out_V_id_V_din;
    sc_in< sc_logic > out_V_id_V_full_n;
    sc_out< sc_logic > out_V_id_V_write;
    sc_out< sc_lv<8> > out_V_dest_V_din;
    sc_in< sc_logic > out_V_dest_V_full_n;
    sc_out< sc_logic > out_V_dest_V_write;
    sc_out< sc_lv<16> > out_V_user_V_din;
    sc_in< sc_logic > out_V_user_V_full_n;
    sc_out< sc_logic > out_V_user_V_write;
    sc_out< sc_lv<1> > out_V_last_V_din;
    sc_in< sc_logic > out_V_last_V_full_n;
    sc_out< sc_logic > out_V_last_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    LayerNorm(sc_module_name name);
    SC_HAS_PROCESS(LayerNorm);

    ~LayerNorm();

    sc_trace_file* mVcdFile;

    layernorm_save_data* layernorm_save_data_U0;
    layernorm_compute_va* layernorm_compute_va_U0;
    layernorm_sqrt_alg_b* layernorm_sqrt_alg_b_U0;
    layernorm_compute_y* layernorm_compute_y_U0;
    layernorm_write* layernorm_write_U0;
    fifo_w32_d2_A* n_pipe1_V_V_U;
    fifo_w32_d2_A* mean_pipe1_V_V_U;
    fifo_w32_d2_A* mean_pipe2_V_V_U;
    fifo_w32_d145_A* in_compute_V_V_0_U;
    fifo_w32_d145_A* in_compute_y_V_V_0_U;
    fifo_w32_d145_A* in_compute_V_V_1_U;
    fifo_w32_d145_A* in_compute_y_V_V_1_U;
    fifo_w32_d145_A* in_compute_V_V_2_U;
    fifo_w32_d145_A* in_compute_y_V_V_2_U;
    fifo_w32_d145_A* in_compute_V_V_3_U;
    fifo_w32_d145_A* in_compute_y_V_V_3_U;
    fifo_w32_d145_A* in_compute_V_V_4_U;
    fifo_w32_d145_A* in_compute_y_V_V_4_U;
    fifo_w32_d145_A* in_compute_V_V_5_U;
    fifo_w32_d145_A* in_compute_y_V_V_5_U;
    fifo_w32_d145_A* in_compute_V_V_6_U;
    fifo_w32_d145_A* in_compute_y_V_V_6_U;
    fifo_w32_d145_A* in_compute_V_V_7_U;
    fifo_w32_d145_A* in_compute_y_V_V_7_U;
    fifo_w32_d145_A* in_compute_V_V_8_U;
    fifo_w32_d145_A* in_compute_y_V_V_8_U;
    fifo_w32_d145_A* in_compute_V_V_9_U;
    fifo_w32_d145_A* in_compute_y_V_V_9_U;
    fifo_w32_d145_A* in_compute_V_V_10_U;
    fifo_w32_d145_A* in_compute_y_V_V_10_U;
    fifo_w32_d145_A* in_compute_V_V_11_U;
    fifo_w32_d145_A* in_compute_y_V_V_11_U;
    fifo_w32_d145_A* in_compute_V_V_12_U;
    fifo_w32_d145_A* in_compute_y_V_V_12_U;
    fifo_w32_d145_A* in_compute_V_V_13_U;
    fifo_w32_d145_A* in_compute_y_V_V_13_U;
    fifo_w32_d145_A* in_compute_V_V_14_U;
    fifo_w32_d145_A* in_compute_y_V_V_14_U;
    fifo_w32_d145_A* in_compute_V_V_15_U;
    fifo_w32_d145_A* in_compute_y_V_V_15_U;
    fifo_w32_d2_A* n_pipe2_V_V_U;
    fifo_w32_d2_A* in_sqrt_V_V_U;
    fifo_w32_d2_A* n_pipe3_V_V_U;
    fifo_w32_d2_A* in_compute_y_factor_s_0_U;
    fifo_w32_d2_A* n_pipe4_V_V_U;
    fifo_w32_d2_A* in_write_V_V_0_U;
    fifo_w32_d2_A* in_write_V_V_1_U;
    fifo_w32_d2_A* in_write_V_V_2_U;
    fifo_w32_d2_A* in_write_V_V_3_U;
    fifo_w32_d2_A* in_write_V_V_4_U;
    fifo_w32_d2_A* in_write_V_V_5_U;
    fifo_w32_d2_A* in_write_V_V_6_U;
    fifo_w32_d2_A* in_write_V_V_7_U;
    fifo_w32_d2_A* in_write_V_V_8_U;
    fifo_w32_d2_A* in_write_V_V_9_U;
    fifo_w32_d2_A* in_write_V_V_10_U;
    fifo_w32_d2_A* in_write_V_V_11_U;
    fifo_w32_d2_A* in_write_V_V_12_U;
    fifo_w32_d2_A* in_write_V_V_13_U;
    fifo_w32_d2_A* in_write_V_V_14_U;
    fifo_w32_d2_A* in_write_V_V_15_U;
    start_for_layernorm_compute_va_U0* start_for_layernorm_compute_va_U0_U;
    start_for_layernorm_compute_y_U0* start_for_layernorm_compute_y_U0_U;
    start_for_layernorm_sqrt_alg_b_U0* start_for_layernorm_sqrt_alg_b_U0_U;
    start_for_layernorm_write_U0* start_for_layernorm_write_U0_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > layernorm_save_data_U0_ap_start;
    sc_signal< sc_logic > layernorm_save_data_U0_start_full_n;
    sc_signal< sc_logic > layernorm_save_data_U0_ap_done;
    sc_signal< sc_logic > layernorm_save_data_U0_ap_continue;
    sc_signal< sc_logic > layernorm_save_data_U0_ap_idle;
    sc_signal< sc_logic > layernorm_save_data_U0_ap_ready;
    sc_signal< sc_logic > layernorm_save_data_U0_start_out;
    sc_signal< sc_logic > layernorm_save_data_U0_start_write;
    sc_signal< sc_logic > layernorm_save_data_U0_in_V_data_V_read;
    sc_signal< sc_logic > layernorm_save_data_U0_in_V_id_V_read;
    sc_signal< sc_logic > layernorm_save_data_U0_in_V_dest_V_read;
    sc_signal< sc_logic > layernorm_save_data_U0_in_V_user_V_read;
    sc_signal< sc_logic > layernorm_save_data_U0_in_V_last_V_read;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_n_pipe1_V_V_din;
    sc_signal< sc_logic > layernorm_save_data_U0_n_pipe1_V_V_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_mean_pipe1_V_V_din;
    sc_signal< sc_logic > layernorm_save_data_U0_mean_pipe1_V_V_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_mean_pipe2_V_V_din;
    sc_signal< sc_logic > layernorm_save_data_U0_mean_pipe2_V_V_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_0_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_0_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_0_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_0_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_1_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_1_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_1_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_1_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_2_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_2_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_2_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_2_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_3_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_3_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_3_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_3_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_4_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_4_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_4_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_4_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_5_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_5_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_5_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_5_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_6_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_6_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_6_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_6_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_7_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_7_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_7_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_7_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_8_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_8_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_8_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_8_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_9_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_9_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_9_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_9_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_10_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_10_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_10_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_10_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_11_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_11_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_11_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_11_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_12_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_12_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_12_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_12_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_13_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_13_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_13_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_13_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_14_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_14_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_14_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_14_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_V_V_15_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_V_V_15_write;
    sc_signal< sc_lv<32> > layernorm_save_data_U0_in_compute_y_V_V_15_din;
    sc_signal< sc_logic > layernorm_save_data_U0_in_compute_y_V_V_15_write;
    sc_signal< sc_logic > layernorm_compute_va_U0_ap_start;
    sc_signal< sc_logic > layernorm_compute_va_U0_ap_done;
    sc_signal< sc_logic > layernorm_compute_va_U0_ap_continue;
    sc_signal< sc_logic > layernorm_compute_va_U0_ap_idle;
    sc_signal< sc_logic > layernorm_compute_va_U0_ap_ready;
    sc_signal< sc_logic > layernorm_compute_va_U0_start_out;
    sc_signal< sc_logic > layernorm_compute_va_U0_start_write;
    sc_signal< sc_logic > layernorm_compute_va_U0_n_pipe1_V_V_read;
    sc_signal< sc_lv<32> > layernorm_compute_va_U0_n_pipe2_V_V_din;
    sc_signal< sc_logic > layernorm_compute_va_U0_n_pipe2_V_V_write;
    sc_signal< sc_logic > layernorm_compute_va_U0_mean_pipe1_V_V_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_0_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_1_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_2_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_3_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_4_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_5_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_6_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_7_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_8_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_9_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_10_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_11_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_12_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_13_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_14_read;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_compute_V_V_15_read;
    sc_signal< sc_lv<32> > layernorm_compute_va_U0_in_sqrt_V_V_din;
    sc_signal< sc_logic > layernorm_compute_va_U0_in_sqrt_V_V_write;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_ap_start;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_ap_done;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_ap_continue;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_ap_idle;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_ap_ready;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_n_pipe2_V_V_read;
    sc_signal< sc_lv<32> > layernorm_sqrt_alg_b_U0_n_pipe3_V_V_din;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_n_pipe3_V_V_write;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_in_sqrt_V_V_read;
    sc_signal< sc_lv<32> > layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_din;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_ap_start;
    sc_signal< sc_logic > layernorm_compute_y_U0_ap_done;
    sc_signal< sc_logic > layernorm_compute_y_U0_ap_continue;
    sc_signal< sc_logic > layernorm_compute_y_U0_ap_idle;
    sc_signal< sc_logic > layernorm_compute_y_U0_ap_ready;
    sc_signal< sc_logic > layernorm_compute_y_U0_start_out;
    sc_signal< sc_logic > layernorm_compute_y_U0_start_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_n_pipe3_V_V_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_n_pipe4_V_V_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_n_pipe4_V_V_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_mean_pipe2_V_V_read;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_factor_s_0_read;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_0_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_0_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_0_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_1_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_1_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_1_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_2_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_2_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_2_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_3_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_3_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_3_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_4_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_4_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_4_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_5_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_5_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_5_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_6_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_6_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_6_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_7_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_7_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_7_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_8_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_8_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_8_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_9_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_9_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_9_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_10_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_10_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_10_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_11_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_11_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_11_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_12_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_12_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_12_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_13_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_13_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_13_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_14_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_14_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_14_write;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_compute_y_V_V_15_read;
    sc_signal< sc_lv<32> > layernorm_compute_y_U0_in_write_V_V_15_din;
    sc_signal< sc_logic > layernorm_compute_y_U0_in_write_V_V_15_write;
    sc_signal< sc_logic > layernorm_write_U0_ap_start;
    sc_signal< sc_logic > layernorm_write_U0_ap_done;
    sc_signal< sc_logic > layernorm_write_U0_ap_continue;
    sc_signal< sc_logic > layernorm_write_U0_ap_idle;
    sc_signal< sc_logic > layernorm_write_U0_ap_ready;
    sc_signal< sc_lv<512> > layernorm_write_U0_out_V_data_V_din;
    sc_signal< sc_logic > layernorm_write_U0_out_V_data_V_write;
    sc_signal< sc_lv<8> > layernorm_write_U0_out_V_id_V_din;
    sc_signal< sc_logic > layernorm_write_U0_out_V_id_V_write;
    sc_signal< sc_lv<8> > layernorm_write_U0_out_V_dest_V_din;
    sc_signal< sc_logic > layernorm_write_U0_out_V_dest_V_write;
    sc_signal< sc_lv<16> > layernorm_write_U0_out_V_user_V_din;
    sc_signal< sc_logic > layernorm_write_U0_out_V_user_V_write;
    sc_signal< sc_lv<1> > layernorm_write_U0_out_V_last_V_din;
    sc_signal< sc_logic > layernorm_write_U0_out_V_last_V_write;
    sc_signal< sc_logic > layernorm_write_U0_n_pipe4_V_V_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_0_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_1_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_2_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_3_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_4_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_5_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_6_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_7_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_8_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_9_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_10_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_11_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_12_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_13_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_14_read;
    sc_signal< sc_logic > layernorm_write_U0_in_write_V_V_15_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > n_pipe1_V_V_full_n;
    sc_signal< sc_lv<32> > n_pipe1_V_V_dout;
    sc_signal< sc_logic > n_pipe1_V_V_empty_n;
    sc_signal< sc_logic > mean_pipe1_V_V_full_n;
    sc_signal< sc_lv<32> > mean_pipe1_V_V_dout;
    sc_signal< sc_logic > mean_pipe1_V_V_empty_n;
    sc_signal< sc_logic > mean_pipe2_V_V_full_n;
    sc_signal< sc_lv<32> > mean_pipe2_V_V_dout;
    sc_signal< sc_logic > mean_pipe2_V_V_empty_n;
    sc_signal< sc_logic > in_compute_V_V_0_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_0_dout;
    sc_signal< sc_logic > in_compute_V_V_0_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_0_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_0_dout;
    sc_signal< sc_logic > in_compute_y_V_V_0_empty_n;
    sc_signal< sc_logic > in_compute_V_V_1_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_1_dout;
    sc_signal< sc_logic > in_compute_V_V_1_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_1_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_1_dout;
    sc_signal< sc_logic > in_compute_y_V_V_1_empty_n;
    sc_signal< sc_logic > in_compute_V_V_2_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_2_dout;
    sc_signal< sc_logic > in_compute_V_V_2_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_2_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_2_dout;
    sc_signal< sc_logic > in_compute_y_V_V_2_empty_n;
    sc_signal< sc_logic > in_compute_V_V_3_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_3_dout;
    sc_signal< sc_logic > in_compute_V_V_3_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_3_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_3_dout;
    sc_signal< sc_logic > in_compute_y_V_V_3_empty_n;
    sc_signal< sc_logic > in_compute_V_V_4_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_4_dout;
    sc_signal< sc_logic > in_compute_V_V_4_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_4_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_4_dout;
    sc_signal< sc_logic > in_compute_y_V_V_4_empty_n;
    sc_signal< sc_logic > in_compute_V_V_5_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_5_dout;
    sc_signal< sc_logic > in_compute_V_V_5_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_5_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_5_dout;
    sc_signal< sc_logic > in_compute_y_V_V_5_empty_n;
    sc_signal< sc_logic > in_compute_V_V_6_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_6_dout;
    sc_signal< sc_logic > in_compute_V_V_6_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_6_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_6_dout;
    sc_signal< sc_logic > in_compute_y_V_V_6_empty_n;
    sc_signal< sc_logic > in_compute_V_V_7_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_7_dout;
    sc_signal< sc_logic > in_compute_V_V_7_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_7_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_7_dout;
    sc_signal< sc_logic > in_compute_y_V_V_7_empty_n;
    sc_signal< sc_logic > in_compute_V_V_8_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_8_dout;
    sc_signal< sc_logic > in_compute_V_V_8_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_8_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_8_dout;
    sc_signal< sc_logic > in_compute_y_V_V_8_empty_n;
    sc_signal< sc_logic > in_compute_V_V_9_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_9_dout;
    sc_signal< sc_logic > in_compute_V_V_9_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_9_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_9_dout;
    sc_signal< sc_logic > in_compute_y_V_V_9_empty_n;
    sc_signal< sc_logic > in_compute_V_V_10_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_10_dout;
    sc_signal< sc_logic > in_compute_V_V_10_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_10_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_10_dout;
    sc_signal< sc_logic > in_compute_y_V_V_10_empty_n;
    sc_signal< sc_logic > in_compute_V_V_11_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_11_dout;
    sc_signal< sc_logic > in_compute_V_V_11_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_11_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_11_dout;
    sc_signal< sc_logic > in_compute_y_V_V_11_empty_n;
    sc_signal< sc_logic > in_compute_V_V_12_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_12_dout;
    sc_signal< sc_logic > in_compute_V_V_12_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_12_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_12_dout;
    sc_signal< sc_logic > in_compute_y_V_V_12_empty_n;
    sc_signal< sc_logic > in_compute_V_V_13_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_13_dout;
    sc_signal< sc_logic > in_compute_V_V_13_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_13_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_13_dout;
    sc_signal< sc_logic > in_compute_y_V_V_13_empty_n;
    sc_signal< sc_logic > in_compute_V_V_14_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_14_dout;
    sc_signal< sc_logic > in_compute_V_V_14_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_14_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_14_dout;
    sc_signal< sc_logic > in_compute_y_V_V_14_empty_n;
    sc_signal< sc_logic > in_compute_V_V_15_full_n;
    sc_signal< sc_lv<32> > in_compute_V_V_15_dout;
    sc_signal< sc_logic > in_compute_V_V_15_empty_n;
    sc_signal< sc_logic > in_compute_y_V_V_15_full_n;
    sc_signal< sc_lv<32> > in_compute_y_V_V_15_dout;
    sc_signal< sc_logic > in_compute_y_V_V_15_empty_n;
    sc_signal< sc_logic > n_pipe2_V_V_full_n;
    sc_signal< sc_lv<32> > n_pipe2_V_V_dout;
    sc_signal< sc_logic > n_pipe2_V_V_empty_n;
    sc_signal< sc_logic > in_sqrt_V_V_full_n;
    sc_signal< sc_lv<32> > in_sqrt_V_V_dout;
    sc_signal< sc_logic > in_sqrt_V_V_empty_n;
    sc_signal< sc_logic > n_pipe3_V_V_full_n;
    sc_signal< sc_lv<32> > n_pipe3_V_V_dout;
    sc_signal< sc_logic > n_pipe3_V_V_empty_n;
    sc_signal< sc_logic > in_compute_y_factor_s_0_full_n;
    sc_signal< sc_lv<32> > in_compute_y_factor_s_0_dout;
    sc_signal< sc_logic > in_compute_y_factor_s_0_empty_n;
    sc_signal< sc_logic > n_pipe4_V_V_full_n;
    sc_signal< sc_lv<32> > n_pipe4_V_V_dout;
    sc_signal< sc_logic > n_pipe4_V_V_empty_n;
    sc_signal< sc_logic > in_write_V_V_0_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_0_dout;
    sc_signal< sc_logic > in_write_V_V_0_empty_n;
    sc_signal< sc_logic > in_write_V_V_1_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_1_dout;
    sc_signal< sc_logic > in_write_V_V_1_empty_n;
    sc_signal< sc_logic > in_write_V_V_2_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_2_dout;
    sc_signal< sc_logic > in_write_V_V_2_empty_n;
    sc_signal< sc_logic > in_write_V_V_3_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_3_dout;
    sc_signal< sc_logic > in_write_V_V_3_empty_n;
    sc_signal< sc_logic > in_write_V_V_4_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_4_dout;
    sc_signal< sc_logic > in_write_V_V_4_empty_n;
    sc_signal< sc_logic > in_write_V_V_5_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_5_dout;
    sc_signal< sc_logic > in_write_V_V_5_empty_n;
    sc_signal< sc_logic > in_write_V_V_6_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_6_dout;
    sc_signal< sc_logic > in_write_V_V_6_empty_n;
    sc_signal< sc_logic > in_write_V_V_7_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_7_dout;
    sc_signal< sc_logic > in_write_V_V_7_empty_n;
    sc_signal< sc_logic > in_write_V_V_8_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_8_dout;
    sc_signal< sc_logic > in_write_V_V_8_empty_n;
    sc_signal< sc_logic > in_write_V_V_9_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_9_dout;
    sc_signal< sc_logic > in_write_V_V_9_empty_n;
    sc_signal< sc_logic > in_write_V_V_10_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_10_dout;
    sc_signal< sc_logic > in_write_V_V_10_empty_n;
    sc_signal< sc_logic > in_write_V_V_11_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_11_dout;
    sc_signal< sc_logic > in_write_V_V_11_empty_n;
    sc_signal< sc_logic > in_write_V_V_12_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_12_dout;
    sc_signal< sc_logic > in_write_V_V_12_empty_n;
    sc_signal< sc_logic > in_write_V_V_13_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_13_dout;
    sc_signal< sc_logic > in_write_V_V_13_empty_n;
    sc_signal< sc_logic > in_write_V_V_14_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_14_dout;
    sc_signal< sc_logic > in_write_V_V_14_empty_n;
    sc_signal< sc_logic > in_write_V_V_15_full_n;
    sc_signal< sc_lv<32> > in_write_V_V_15_dout;
    sc_signal< sc_logic > in_write_V_V_15_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_layernorm_compute_va_U0_din;
    sc_signal< sc_logic > start_for_layernorm_compute_va_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layernorm_compute_va_U0_dout;
    sc_signal< sc_logic > start_for_layernorm_compute_va_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layernorm_compute_y_U0_din;
    sc_signal< sc_logic > start_for_layernorm_compute_y_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layernorm_compute_y_U0_dout;
    sc_signal< sc_logic > start_for_layernorm_compute_y_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_layernorm_sqrt_alg_b_U0_din;
    sc_signal< sc_logic > start_for_layernorm_sqrt_alg_b_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layernorm_sqrt_alg_b_U0_dout;
    sc_signal< sc_logic > start_for_layernorm_sqrt_alg_b_U0_empty_n;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_start_full_n;
    sc_signal< sc_logic > layernorm_sqrt_alg_b_U0_start_write;
    sc_signal< sc_lv<1> > start_for_layernorm_write_U0_din;
    sc_signal< sc_logic > start_for_layernorm_write_U0_full_n;
    sc_signal< sc_lv<1> > start_for_layernorm_write_U0_dout;
    sc_signal< sc_logic > start_for_layernorm_write_U0_empty_n;
    sc_signal< sc_logic > layernorm_write_U0_start_full_n;
    sc_signal< sc_logic > layernorm_write_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_in_V_data_V_read();
    void thread_in_V_dest_V_read();
    void thread_in_V_id_V_read();
    void thread_in_V_last_V_read();
    void thread_in_V_user_V_read();
    void thread_internal_ap_ready();
    void thread_layernorm_compute_va_U0_ap_continue();
    void thread_layernorm_compute_va_U0_ap_start();
    void thread_layernorm_compute_y_U0_ap_continue();
    void thread_layernorm_compute_y_U0_ap_start();
    void thread_layernorm_save_data_U0_ap_continue();
    void thread_layernorm_save_data_U0_ap_start();
    void thread_layernorm_save_data_U0_start_full_n();
    void thread_layernorm_sqrt_alg_b_U0_ap_continue();
    void thread_layernorm_sqrt_alg_b_U0_ap_start();
    void thread_layernorm_sqrt_alg_b_U0_start_full_n();
    void thread_layernorm_sqrt_alg_b_U0_start_write();
    void thread_layernorm_write_U0_ap_continue();
    void thread_layernorm_write_U0_ap_start();
    void thread_layernorm_write_U0_start_full_n();
    void thread_layernorm_write_U0_start_write();
    void thread_out_V_data_V_din();
    void thread_out_V_data_V_write();
    void thread_out_V_dest_V_din();
    void thread_out_V_dest_V_write();
    void thread_out_V_id_V_din();
    void thread_out_V_id_V_write();
    void thread_out_V_last_V_din();
    void thread_out_V_last_V_write();
    void thread_out_V_user_V_din();
    void thread_out_V_user_V_write();
    void thread_real_start();
    void thread_start_for_layernorm_compute_va_U0_din();
    void thread_start_for_layernorm_compute_y_U0_din();
    void thread_start_for_layernorm_sqrt_alg_b_U0_din();
    void thread_start_for_layernorm_write_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
