EN idea NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/idea.vhd sub00/vhpl08 1700935469
AR addop behavioral /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/addop.vhd sub00/vhpl03 1700935462
EN mulop NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/mulop.vhd sub00/vhpl00 1700935459
EN trafo NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/trafo.vhd sub00/vhpl10 1700935467
AR round behavioral /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/round.vhd sub00/vhpl07 1700935466
EN addop NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/addop.vhd sub00/vhpl02 1700935461
AR trafo behavioral /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/trafo.vhd sub00/vhpl11 1700935468
EN round NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/round.vhd sub00/vhpl06 1700935465
EN xorop NULL /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/xorop.vhd sub00/vhpl04 1700935463
AR mulop behavioral /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/mulop.vhd sub00/vhpl01 1700935460
AR idea structural /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/idea.vhd sub00/vhpl09 1700935470
AR xorop behavioral /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/xorop.vhd sub00/vhpl05 1700935464
