\hypertarget{group___r_c_c___a_p_b1___force___release___reset}{}\doxysection{APB1 Force Release Reset}
\label{group___r_c_c___a_p_b1___force___release___reset}\index{APB1 Force Release Reset@{APB1 Force Release Reset}}


Force or release APB1 peripheral reset.  


Collaboration diagram for APB1 Force Release Reset\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}\label{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x\+FFFFFFFFU)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga1010b7c4a9122449860babb341f01d7b}\label{group___r_c_c___a_p_b1___force___release___reset_ga1010b7c4a9122449860babb341f01d7b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga80ff127f3c25bde58ee5c1f224e2dca4}\label{group___r_c_c___a_p_b1___force___release___reset_ga80ff127f3c25bde58ee5c1f224e2dca4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}\label{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}\label{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}\label{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga570b0786a7446c63fd268cb0466f8af3}\label{group___r_c_c___a_p_b1___force___release___reset_ga570b0786a7446c63fd268cb0466f8af3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}\label{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}\label{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga4b1b3b45c95788edb29ccd2bf6994826}\label{group___r_c_c___a_p_b1___force___release___reset_ga4b1b3b45c95788edb29ccd2bf6994826}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga27cf9c39217fff6ae9bce2285d9aff8c}\label{group___r_c_c___a_p_b1___force___release___reset_ga27cf9c39217fff6ae9bce2285d9aff8c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}\label{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}\label{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}\label{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga7e15730f81926cd9c8b1c637465c1b77}\label{group___r_c_c___a_p_b1___force___release___reset_ga7e15730f81926cd9c8b1c637465c1b77}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}\label{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB1 peripheral reset. 

