<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>md</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>641</Best-caseLatency>
            <Average-caseLatency>959681</Average-caseLatency>
            <Worst-caseLatency>2264321</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.205 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.798 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>11.322 ms</Worst-caseRealTimeLatency>
            <Interval-min>642</Interval-min>
            <Interval-max>2264322</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_grid0_x_loop_grid0_y_loop_grid0_z>
                <Slack>3.65</Slack>
                <TripCount>64</TripCount>
                <Latency>
                    <range>
                        <min>640</min>
                        <max>2264320</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>3200</min>
                        <max>11321600</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>10</min>
                        <max>35380</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <loop_grid1_x_loop_grid1_z_loop_p>
                    <Slack>3.65</Slack>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>270</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>0</min>
                            <max>35370</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>0</min>
                            <max>176850</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>8</min>
                            <max>131</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </loop_grid1_x_loop_grid1_z_loop_p>
            </loop_grid0_x_loop_grid0_y_loop_grid0_z>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>99</DSP>
            <FF>8694</FF>
            <LUT>6730</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>md</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>n_points_address0</name>
            <Object>n_points</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_points_ce0</name>
            <Object>n_points</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_points_q0</name>
            <Object>n_points</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_r_address0</name>
            <Object>force_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_r_ce0</name>
            <Object>force_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_r_we0</name>
            <Object>force_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_r_d0</name>
            <Object>force_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_r_q0</name>
            <Object>force_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_address0</name>
            <Object>position</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_ce0</name>
            <Object>position</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_q0</name>
            <Object>position</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>192</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>md</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_md_Pipeline_loop_q_fu_302</InstName>
                    <ModuleName>md_Pipeline_loop_q</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <BindInstances>add_ln37_fu_308_p2 add_ln39_fu_318_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dadddsub_64ns_64ns_64_5_full_dsp_1_U3 dmul_64ns_64ns_64_5_max_dsp_1_U4 dmul_64ns_64ns_64_5_max_dsp_1_U5 dadddsub_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U6 dadddsub_64ns_64ns_64_5_full_dsp_1_U1 ddiv_64ns_64ns_64_22_no_dsp_1_U7 dmul_64ns_64ns_64_5_max_dsp_1_U4 dmul_64ns_64ns_64_5_max_dsp_1_U4 dmul_64ns_64ns_64_5_max_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U1 dmul_64ns_64ns_64_5_max_dsp_1_U5 dmul_64ns_64ns_64_5_max_dsp_1_U5 dmul_64ns_64ns_64_5_max_dsp_1_U5 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_5_max_dsp_1_U6 dadddsub_64ns_64ns_64_5_full_dsp_1_U3 dmul_64ns_64ns_64_5_max_dsp_1_U6 dadddsub_64ns_64ns_64_5_full_dsp_1_U2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>empty_13_fu_416_p2 empty_14_fu_428_p2 sub_ln16_fu_460_p2 empty_18_fu_500_p2 empty_19_fu_512_p2 sub_ln18_fu_544_p2 add_ln14_2_fu_556_p2 add_ln14_fu_571_p2 add_ln14_1_fu_576_p2 p_mid1112_fu_651_p2 p_mid1114_fu_662_p2 sub_ln16_1_fu_694_p2 add_ln16_fu_741_p2 add_ln16_1_fu_747_p2 empty_22_fu_778_p2 p_mid167_fu_838_p2 p_mid169_fu_850_p2 sub_ln18_1_fu_882_p2 empty_24_fu_908_p2 add_ln33_fu_943_p2 empty_27_fu_992_p2 empty_28_fu_1003_p2 sub_ln21_fu_1035_p2 mul_64ns_32ns_96_2_1_U29 mul_64ns_96ns_160_2_1_U30 mul_64ns_160ns_224_2_1_U31 add_ln29_fu_1128_p2 add_ln21_1_fu_1156_p2 add_ln21_fu_1339_p2 add_ln29_1_fu_1181_p2 add_ln23_fu_1386_p2 add_ln29_2_fu_1403_p2 add_ln29_3_fu_1433_p2 add_ln25_fu_1466_p2 add_ln29_4_fu_1475_p2 add_ln39_fu_1502_p2 add_ln39_1_fu_1532_p2 add_ln33_1_fu_1242_p2 add_ln30_fu_1247_p2 add_ln25_1_fu_1253_p2 add_ln23_1_fu_1267_p2 add_ln18_fu_1281_p2 add_ln18_1_fu_1286_p2 add_ln16_2_fu_1291_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>md_Pipeline_loop_q</Name>
            <Loops>
                <loop_q/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.525 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.625 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_q>
                        <Name>loop_q</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 123</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.615 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>88</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_q>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4574</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3385</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_q" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_308_p2" SOURCE="md_grid.c:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_q" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_318_p2" SOURCE="md_grid.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="md_grid.c:44" URAM="0" VARIABLE="dx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md_grid.c:45" URAM="0" VARIABLE="dy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U3" SOURCE="md_grid.c:46" URAM="0" VARIABLE="dz"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="md_grid.c:47" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U5" SOURCE="md_grid.c:47" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="md_grid.c:47" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U6" SOURCE="md_grid.c:47" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="md_grid.c:47" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_q" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U7" SOURCE="md_grid.c:47" URAM="0" VARIABLE="r2inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="md_grid.c:48" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="md_grid.c:48" URAM="0" VARIABLE="r6inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U4" SOURCE="md_grid.c:49" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="md_grid.c:49" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U5" SOURCE="md_grid.c:49" URAM="0" VARIABLE="potential"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U5" SOURCE="md_grid.c:51" URAM="0" VARIABLE="f"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U5" SOURCE="md_grid.c:52" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md_grid.c:52" URAM="0" VARIABLE="sum_x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U6" SOURCE="md_grid.c:53" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U3" SOURCE="md_grid.c:53" URAM="0" VARIABLE="sum_y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_q" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U6" SOURCE="md_grid.c:54" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_q" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md_grid.c:54" URAM="0" VARIABLE="sum_z_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>md</Name>
            <Loops>
                <loop_grid0_x_loop_grid0_y_loop_grid0_z>
                    <loop_grid1_x_loop_grid1_z_loop_p/>
                </loop_grid0_x_loop_grid0_y_loop_grid0_z>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>641</Best-caseLatency>
                    <Average-caseLatency>959681</Average-caseLatency>
                    <Worst-caseLatency>2264321</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.798 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.322 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>642 ~ 2264322</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_grid0_x_loop_grid0_y_loop_grid0_z>
                        <Name>loop_grid0_x_loop_grid0_y_loop_grid0_z</Name>
                        <Slack>3.65</Slack>
                        <TripCount>64</TripCount>
                        <Latency>640 ~ 2264320</Latency>
                        <AbsoluteTimeLatency>3.200 us ~ 11.322 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>35380</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 35380</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <loop_grid1_x_loop_grid1_z_loop_p>
                            <Name>loop_grid1_x_loop_grid1_z_loop_p</Name>
                            <Slack>3.65</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>270</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 35370</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 0.177 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>8</min>
                                    <max>131</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>8 ~ 131</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_md_Pipeline_loop_q_fu_302</Instance>
                            </InstanceList>
                        </loop_grid1_x_loop_grid1_z_loop_p>
                    </loop_grid0_x_loop_grid0_y_loop_grid0_z>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>99</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>8694</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6730</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_416_p2" SOURCE="" URAM="0" VARIABLE="empty_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_14_fu_428_p2" SOURCE="" URAM="0" VARIABLE="empty_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_fu_460_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="sub_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_18_fu_500_p2" SOURCE="" URAM="0" VARIABLE="empty_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_512_p2" SOURCE="" URAM="0" VARIABLE="empty_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_544_p2" SOURCE="md_grid.c:18" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_556_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="add_ln14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_571_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_576_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1112_fu_651_p2" SOURCE="" URAM="0" VARIABLE="p_mid1112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1114_fu_662_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="p_mid1114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln16_1_fu_694_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="sub_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_741_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_747_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_778_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="p_mid167_fu_838_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="p_mid167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="p_mid169_fu_850_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="p_mid169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_882_p2" SOURCE="md_grid.c:18" URAM="0" VARIABLE="sub_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_908_p2" SOURCE="md_grid.c:14" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_943_p2" SOURCE="md_grid.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_992_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_1003_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_1035_p2" SOURCE="md_grid.c:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="7" ID="" IMPL="auto" LATENCY="1" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_32ns_96_2_1_U29" SOURCE="md_grid.c:8" URAM="0" VARIABLE="mul_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="23" ID="" IMPL="auto" LATENCY="1" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_96ns_160_2_1_U30" SOURCE="md_grid.c:8" URAM="0" VARIABLE="mul_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="36" ID="" IMPL="auto" LATENCY="1" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_160ns_224_2_1_U31" SOURCE="md_grid.c:8" URAM="0" VARIABLE="mul_ln8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_1128_p2" SOURCE="md_grid.c:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_1156_p2" SOURCE="md_grid.c:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_1339_p2" SOURCE="md_grid.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_1181_p2" SOURCE="md_grid.c:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_1386_p2" SOURCE="md_grid.c:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_1403_p2" SOURCE="md_grid.c:29" URAM="0" VARIABLE="add_ln29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_3_fu_1433_p2" SOURCE="md_grid.c:29" URAM="0" VARIABLE="add_ln29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1466_p2" SOURCE="md_grid.c:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_4_fu_1475_p2" SOURCE="md_grid.c:29" URAM="0" VARIABLE="add_ln29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1502_p2" SOURCE="md_grid.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_1532_p2" SOURCE="md_grid.c:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_1242_p2" SOURCE="md_grid.c:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_1247_p2" SOURCE="md_grid.c:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_1253_p2" SOURCE="md_grid.c:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid1_x_loop_grid1_z_loop_p" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_1267_p2" SOURCE="md_grid.c:23" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1281_p2" SOURCE="md_grid.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_1286_p2" SOURCE="md_grid.c:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_grid0_x_loop_grid0_y_loop_grid0_z" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_1291_p2" SOURCE="md_grid.c:16" URAM="0" VARIABLE="add_ln16_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="n_points" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="n_points_address0" name="n_points_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="n_points_ce0" name="n_points_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="n_points_q0" name="n_points_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="force" index="1" direction="inout" srcType="*" srcSize="192">
            <hwRefs>
                <hwRef type="port" interface="force_r_address0" name="force_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_r_ce0" name="force_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_r_we0" name="force_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_r_d0" name="force_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_r_q0" name="force_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position" index="2" direction="in" srcType="*" srcSize="192">
            <hwRefs>
                <hwRef type="port" interface="position_address0" name="position_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_ce0" name="position_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_q0" name="position_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="n_points_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="n_points_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>n_points_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="n_points"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="n_points_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="n_points_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>n_points_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="n_points"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="force_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="192">
            <portMaps>
                <portMap portMapName="force_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="192">
            <portMaps>
                <portMap portMapName="force_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="position_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="192">
            <portMaps>
                <portMap portMapName="position_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="force_r_address0">10, , </column>
                    <column name="force_r_d0">192, , </column>
                    <column name="force_r_q0">192, , </column>
                    <column name="n_points_address0">6, , </column>
                    <column name="n_points_q0">32, , </column>
                    <column name="position_address0">10, , </column>
                    <column name="position_q0">192, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="n_points">in, int*</column>
                    <column name="force">inout, pointer</column>
                    <column name="position">in, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="n_points">n_points_address0, port, offset, </column>
                    <column name="n_points">n_points_ce0, port, , </column>
                    <column name="n_points">n_points_q0, port, , </column>
                    <column name="force">force_r_address0, port, offset, </column>
                    <column name="force">force_r_ce0, port, , </column>
                    <column name="force">force_r_we0, port, , </column>
                    <column name="force">force_r_d0, port, , </column>
                    <column name="force">force_r_q0, port, , </column>
                    <column name="position">position_address0, port, offset, </column>
                    <column name="position">position_ce0, port, , </column>
                    <column name="position">position_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="md_grid.c:15" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=4 avg=4"/>
        <Pragma type="loop_tripcount" location="md_grid.c:17" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=4 avg=4"/>
        <Pragma type="loop_tripcount" location="md_grid.c:19" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=4 avg=4"/>
        <Pragma type="loop_tripcount" location="md_grid.c:22" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=3 avg=3"/>
        <Pragma type="loop_tripcount" location="md_grid.c:24" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=3 avg=3"/>
        <Pragma type="loop_tripcount" location="md_grid.c:26" status="valid" parentFunction="md" variable="" isDirective="0" options="min=1 max=3 avg=3"/>
        <Pragma type="loop_tripcount" location="md_grid.c:31" status="valid" parentFunction="md" variable="" isDirective="0" options="min=0 max=10 avg=10/2"/>
        <Pragma type="loop_tripcount" location="md_grid.c:38" status="valid" parentFunction="md" variable="" isDirective="0" options="min=0 max=10 avg=10/2"/>
    </PragmaReport>
</profile>

