TimeQuest Timing Analyzer report for skeleton
Sat Apr 06 18:27:28 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.63        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.5%      ;
;     Processor 3            ;  19.3%      ;
;     Processor 4            ;  15.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 25.53 MHz ; 25.53 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -21.030 ; -11430.966        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.413 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -2268.698                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                 ;
+---------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.030 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.934     ;
; -21.008 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.110     ; 21.896     ;
; -20.993 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.110     ; 21.881     ;
; -20.980 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.086     ; 21.892     ;
; -20.967 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.093     ; 21.872     ;
; -20.945 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.109     ; 21.834     ;
; -20.930 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.109     ; 21.819     ;
; -20.917 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.085     ; 21.830     ;
; -20.862 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.772     ;
; -20.860 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.770     ;
; -20.856 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.093     ; 21.761     ;
; -20.852 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.756     ;
; -20.840 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.104     ; 21.734     ;
; -20.838 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.104     ; 21.732     ;
; -20.830 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.110     ; 21.718     ;
; -20.825 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.104     ; 21.719     ;
; -20.823 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.104     ; 21.717     ;
; -20.815 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.110     ; 21.703     ;
; -20.812 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.080     ; 21.730     ;
; -20.810 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.080     ; 21.728     ;
; -20.802 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.086     ; 21.714     ;
; -20.793 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.092     ; 21.699     ;
; -20.772 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.676     ;
; -20.760 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.090     ; 21.668     ;
; -20.743 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.647     ;
; -20.738 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.630     ;
; -20.723 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.615     ;
; -20.719 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q    ; clock        ; clock       ; 1.000        ; -0.090     ; 21.627     ;
; -20.713 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.541     ; 21.170     ;
; -20.710 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.082     ; 21.626     ;
; -20.709 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.093     ; 21.614     ;
; -20.703 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.093     ; 21.608     ;
; -20.697 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.589     ;
; -20.694 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.108     ; 21.584     ;
; -20.688 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.087     ; 21.599     ;
; -20.686 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.087     ; 21.597     ;
; -20.682 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.574     ;
; -20.680 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.093     ; 21.585     ;
; -20.678 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.093     ; 21.583     ;
; -20.669 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q    ; clock        ; clock       ; 1.000        ; -0.082     ; 21.585     ;
; -20.665 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.110     ; 21.553     ;
; -20.650 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.540     ; 21.108     ;
; -20.640 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.092     ; 21.546     ;
; -20.631 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.107     ; 21.522     ;
; -20.604 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.514     ;
; -20.602 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.109     ; 21.491     ;
; -20.602 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.512     ;
; -20.594 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.498     ;
; -20.586 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.089     ; 21.495     ;
; -20.584 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.093     ; 21.489     ;
; -20.582 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q    ; clock        ; clock       ; 1.000        ; -0.090     ; 21.490     ;
; -20.581 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q    ; clock        ; clock       ; 1.000        ; -0.090     ; 21.489     ;
; -20.575 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q    ; clock        ; clock       ; 1.000        ; -0.094     ; 21.479     ;
; -20.575 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.485     ;
; -20.573 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.088     ; 21.483     ;
; -20.565 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.109     ; 21.454     ;
; -20.565 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.469     ;
; -20.562 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.109     ; 21.451     ;
; -20.560 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.452     ;
; -20.559 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.451     ;
; -20.556 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.108     ; 21.446     ;
; -20.553 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q    ; clock        ; clock       ; 1.000        ; -0.110     ; 21.441     ;
; -20.553 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q ; clock        ; clock       ; 1.000        ; -0.081     ; 21.470     ;
; -20.551 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q ; clock        ; clock       ; 1.000        ; -0.081     ; 21.468     ;
; -20.549 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q ; clock        ; clock       ; 1.000        ; -0.081     ; 21.466     ;
; -20.548 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q ; clock        ; clock       ; 1.000        ; -0.081     ; 21.465     ;
; -20.547 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.109     ; 21.436     ;
; -20.545 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.535     ; 21.008     ;
; -20.545 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.437     ;
; -20.545 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q    ; clock        ; clock       ; 1.000        ; -0.089     ; 21.454     ;
; -20.544 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q    ; clock        ; clock       ; 1.000        ; -0.106     ; 21.436     ;
; -20.543 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.535     ; 21.006     ;
; -20.538 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q    ; clock        ; clock       ; 1.000        ; -0.110     ; 21.426     ;
; -20.535 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.541     ; 20.992     ;
; -20.535 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.087     ; 21.446     ;
; -20.534 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.085     ; 21.447     ;
; -20.533 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.087     ; 21.444     ;
; -20.532 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q    ; clock        ; clock       ; 1.000        ; -0.082     ; 21.448     ;
; -20.531 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.432     ;
; -20.531 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q    ; clock        ; clock       ; 1.000        ; -0.082     ; 21.447     ;
; -20.529 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.430     ;
; -20.527 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.428     ;
; -20.526 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.427     ;
; -20.526 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q    ; clock        ; clock       ; 1.000        ; -0.102     ; 21.422     ;
; -20.525 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.093     ; 21.430     ;
; -20.525 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 21.437     ;
; -20.524 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.102     ; 21.420     ;
; -20.522 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q    ; clock        ; clock       ; 1.000        ; -0.094     ; 21.426     ;
; -20.516 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q   ; clock        ; clock       ; 1.000        ; -0.108     ; 21.406     ;
; -20.516 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.417     ;
; -20.514 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.415     ;
; -20.512 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.413     ;
; -20.511 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q ; clock        ; clock       ; 1.000        ; -0.097     ; 21.412     ;
; -20.503 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q ; clock        ; clock       ; 1.000        ; -0.073     ; 21.428     ;
; -20.502 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.108     ; 21.392     ;
; -20.502 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.090     ; 21.410     ;
; -20.501 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q ; clock        ; clock       ; 1.000        ; -0.073     ; 21.426     ;
; -20.500 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q    ; clock        ; clock       ; 1.000        ; -0.110     ; 21.388     ;
; -20.500 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q   ; clock        ; clock       ; 1.000        ; -0.094     ; 21.404     ;
; -20.499 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q ; clock        ; clock       ; 1.000        ; -0.073     ; 21.424     ;
+---------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe|q                    ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2|q              ; clock        ; clock       ; 0.000        ; 0.098      ; 0.697      ;
; 0.426 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[28].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[14].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[30].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[29].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[14].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[7].dffe|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[16].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[17].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[23].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[24].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[25].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[16].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[13].dffe|q       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[26].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[32].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.699      ;
; 0.433 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.700      ;
; 0.437 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[55].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.704      ;
; 0.441 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[45].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q               ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[7].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.709      ;
; 0.445 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[57].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.712      ;
; 0.450 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe|q                      ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[53].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[4].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[4].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[5].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.718      ;
; 0.461 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.728      ;
; 0.465 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[9].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.732      ;
; 0.465 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[41].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.732      ;
; 0.468 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.735      ;
; 0.548 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[63].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.816      ;
; 0.551 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.818      ;
; 0.551 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[18].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.818      ;
; 0.552 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[17].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.819      ;
; 0.554 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.822      ;
; 0.554 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[28].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[32].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.822      ;
; 0.557 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[47].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.824      ;
; 0.562 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.829      ;
; 0.566 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.833      ;
; 0.575 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[52].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.842      ;
; 0.579 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[43].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.846      ;
; 0.581 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.847      ;
; 0.583 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.850      ;
; 0.588 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.856      ;
; 0.589 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[14].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.856      ;
; 0.593 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[0].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[33].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.861      ;
; 0.595 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[34].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.863      ;
; 0.598 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.866      ;
; 0.599 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.867      ;
; 0.599 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[3].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[3].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.868      ;
; 0.600 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[1].dffe|q          ; clock        ; clock       ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.869      ;
; 0.601 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[1].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[2].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[2].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.869      ;
; 0.606 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[11].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.873      ;
; 0.608 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[2].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.875      ;
; 0.609 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.875      ;
; 0.612 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.080      ; 0.878      ;
; 0.615 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 0.000        ; 0.080      ; 0.881      ;
; 0.615 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[4].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[37].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.883      ;
; 0.618 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[20].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.886      ;
; 0.618 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 0.000        ; 0.082      ; 0.886      ;
; 0.620 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[6].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[6].dffe|q          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.887      ;
; 0.624 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[50].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.892      ;
; 0.625 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.893      ;
; 0.629 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.896      ;
; 0.633 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[12].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.901      ;
; 0.633 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[29].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[52].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[53].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.903      ;
; 0.636 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[9].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q ; clock        ; clock       ; 0.000        ; 0.082      ; 0.904      ;
; 0.636 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[4].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 0.000        ; 0.081      ; 0.903      ;
; 0.640 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[30].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q ; clock        ; clock       ; 0.000        ; 0.081      ; 0.907      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 27.84 MHz ; 27.84 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -19.551 ; -10514.704       ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -2264.474                       ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.551 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 20.464     ;
; -19.544 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 20.444     ;
; -19.538 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 20.438     ;
; -19.413 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.085     ; 20.327     ;
; -19.406 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.098     ; 20.307     ;
; -19.400 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.098     ; 20.301     ;
; -19.397 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 20.310     ;
; -19.390 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 20.290     ;
; -19.384 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 20.284     ;
; -19.362 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.077     ; 20.284     ;
; -19.328 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 20.248     ;
; -19.327 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 20.247     ;
; -19.321 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.092     ; 20.228     ;
; -19.320 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.092     ; 20.227     ;
; -19.315 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.092     ; 20.222     ;
; -19.314 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.092     ; 20.221     ;
; -19.255 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.084     ; 20.170     ;
; -19.240 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 20.153     ;
; -19.233 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.082     ; 20.150     ;
; -19.226 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 20.130     ;
; -19.224 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.076     ; 20.147     ;
; -19.220 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 20.124     ;
; -19.209 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 20.122     ;
; -19.208 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.077     ; 20.130     ;
; -19.200 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.082     ; 20.117     ;
; -19.193 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 20.097     ;
; -19.187 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 20.091     ;
; -19.186 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.098     ; 20.087     ;
; -19.144 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.084     ; 20.059     ;
; -19.139 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.070     ; 20.068     ;
; -19.138 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.070     ; 20.067     ;
; -19.117 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.083     ; 20.033     ;
; -19.108 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.495     ; 19.612     ;
; -19.102 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.085     ; 20.016     ;
; -19.101 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.084     ; 20.016     ;
; -19.090 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.098     ; 19.991     ;
; -19.086 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 19.999     ;
; -19.081 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 19.981     ;
; -19.079 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.082     ; 19.996     ;
; -19.078 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.082     ; 19.995     ;
; -19.072 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 19.976     ;
; -19.072 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.086     ; 19.985     ;
; -19.071 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 19.975     ;
; -19.071 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.085     ; 19.985     ;
; -19.067 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.085     ; 19.981     ;
; -19.066 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 19.970     ;
; -19.065 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.099     ; 19.965     ;
; -19.065 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.095     ; 19.969     ;
; -19.063 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.086     ; 19.976     ;
; -19.060 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.098     ; 19.961     ;
; -19.059 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.099     ; 19.959     ;
; -19.056 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.099     ; 19.956     ;
; -19.055 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 19.968     ;
; -19.054 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.098     ; 19.955     ;
; -19.050 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.099     ; 19.950     ;
; -19.048 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.097     ; 19.950     ;
; -19.044 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.073     ; 19.970     ;
; -19.041 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.073     ; 19.967     ;
; -19.038 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.073     ; 19.964     ;
; -19.037 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.073     ; 19.963     ;
; -19.036 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.073     ; 19.962     ;
; -19.034 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.947     ;
; -19.032 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.098     ; 19.933     ;
; -19.032 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.077     ; 19.954     ;
; -19.031 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.944     ;
; -19.031 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.077     ; 19.953     ;
; -19.030 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.943     ;
; -19.029 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.942     ;
; -19.028 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 19.928     ;
; -19.028 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.941     ;
; -19.025 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.938     ;
; -19.024 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.937     ;
; -19.023 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.086     ; 19.936     ;
; -19.017 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 19.937     ;
; -19.016 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 19.936     ;
; -19.011 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.073     ; 19.937     ;
; -19.006 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.083     ; 19.922     ;
; -18.990 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.084     ; 19.905     ;
; -18.986 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 19.906     ;
; -18.985 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.077     ; 19.907     ;
; -18.985 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.079     ; 19.905     ;
; -18.970 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.494     ; 19.475     ;
; -18.963 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.091     ; 19.871     ;
; -18.962 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.091     ; 19.870     ;
; -18.955 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[14].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.081     ; 19.873     ;
; -18.954 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.495     ; 19.458     ;
; -18.952 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.097     ; 19.854     ;
; -18.945 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.086     ; 19.858     ;
; -18.943 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.098     ; 19.844     ;
; -18.937 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.080     ; 19.856     ;
; -18.936 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.098     ; 19.837     ;
; -18.927 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.099     ; 19.827     ;
; -18.923 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 1.000        ; -0.090     ; 19.832     ;
; -18.922 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 1.000        ; -0.090     ; 19.831     ;
; -18.922 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.082     ; 19.839     ;
; -18.921 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.077     ; 19.843     ;
; -18.920 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 1.000        ; -0.090     ; 19.829     ;
; -18.920 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[26].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.077     ; 19.842     ;
; -18.919 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 1.000        ; -0.090     ; 19.828     ;
; -18.919 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 1.000        ; -0.090     ; 19.828     ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe|q                    ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2|q              ; clock        ; clock       ; 0.000        ; 0.087      ; 0.640      ;
; 0.391 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.635      ;
; 0.394 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[7].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[23].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[30].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[29].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[28].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[24].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[25].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[14].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[55].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[14].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[26].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[16].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[17].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[16].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[13].dffe|q       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[32].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.643      ;
; 0.399 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[45].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.643      ;
; 0.407 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q               ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[7].dffe|q          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.651      ;
; 0.408 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[53].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[57].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.653      ;
; 0.415 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[5].dffe|q          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[4].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[4].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe|q                      ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.660      ;
; 0.422 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[9].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.665      ;
; 0.425 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.668      ;
; 0.427 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[41].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.671      ;
; 0.498 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[63].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.742      ;
; 0.504 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.748      ;
; 0.505 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[47].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[18].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[17].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[28].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.752      ;
; 0.509 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[32].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.752      ;
; 0.513 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.756      ;
; 0.520 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[52].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.764      ;
; 0.525 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[43].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.769      ;
; 0.533 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.776      ;
; 0.536 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.779      ;
; 0.544 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[14].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.787      ;
; 0.545 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.789      ;
; 0.547 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[3].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[3].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[1].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[2].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[2].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[0].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[33].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[1].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q       ; clock        ; clock       ; 0.000        ; 0.072      ; 0.794      ;
; 0.553 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[34].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.797      ;
; 0.554 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[11].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[11].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[0].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[2].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.800      ;
; 0.562 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[8].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.805      ;
; 0.565 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 0.000        ; 0.072      ; 0.808      ;
; 0.566 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[6].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[6].dffe|q          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.809      ;
; 0.569 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[20].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q ; clock        ; clock       ; 0.000        ; 0.074      ; 0.814      ;
; 0.570 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.814      ;
; 0.571 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[4].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[37].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.815      ;
; 0.575 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.818      ;
; 0.578 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.822      ;
; 0.579 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[50].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q ; clock        ; clock       ; 0.000        ; 0.074      ; 0.824      ;
; 0.579 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q ; clock        ; clock       ; 0.000        ; 0.074      ; 0.824      ;
; 0.579 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[12].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.823      ;
; 0.580 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[4].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.824      ;
; 0.581 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[29].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[9].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q ; clock        ; clock       ; 0.000        ; 0.073      ; 0.827      ;
; 0.585 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[5].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q  ; clock        ; clock       ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[30].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q ; clock        ; clock       ; 0.000        ; 0.072      ; 0.829      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -10.270 ; -4960.768        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.177 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1814.778                       ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.270 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.054     ; 11.203     ;
; -10.195 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.054     ; 11.128     ;
; -10.192 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.064     ; 11.115     ;
; -10.187 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.064     ; 11.110     ;
; -10.183 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.054     ; 11.116     ;
; -10.139 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.048     ; 11.078     ;
; -10.138 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.048     ; 11.077     ;
; -10.117 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 11.040     ;
; -10.112 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 11.035     ;
; -10.105 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.064     ; 11.028     ;
; -10.105 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.051     ; 11.041     ;
; -10.100 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.064     ; 11.023     ;
; -10.082 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.051     ; 11.018     ;
; -10.061 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.058     ; 10.990     ;
; -10.060 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.058     ; 10.989     ;
; -10.056 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.058     ; 10.985     ;
; -10.055 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.058     ; 10.984     ;
; -10.050 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.054     ; 10.983     ;
; -10.027 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.953     ;
; -10.023 ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.045     ; 10.965     ;
; -10.022 ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.948     ;
; -10.004 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.930     ;
; -10.003 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.051     ; 10.939     ;
; -10.002 ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.051     ; 10.938     ;
; -9.999  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.925     ;
; -9.998  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.054     ; 10.931     ;
; -9.997  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.063     ; 10.921     ;
; -9.997  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.054     ; 10.930     ;
; -9.973  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.042     ; 10.918     ;
; -9.972  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.895     ;
; -9.969  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.042     ; 10.914     ;
; -9.968  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.042     ; 10.913     ;
; -9.968  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.042     ; 10.913     ;
; -9.967  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[9].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.890     ;
; -9.967  ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.053     ; 10.901     ;
; -9.965  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 1.000        ; -0.058     ; 10.894     ;
; -9.964  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 1.000        ; -0.058     ; 10.893     ;
; -9.962  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 1.000        ; -0.058     ; 10.891     ;
; -9.961  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 1.000        ; -0.058     ; 10.890     ;
; -9.961  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 1.000        ; -0.058     ; 10.890     ;
; -9.960  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[10].dffe|q ; clock        ; clock       ; 1.000        ; -0.058     ; 10.889     ;
; -9.960  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[1].dffe|q  ; clock        ; clock       ; 1.000        ; -0.058     ; 10.889     ;
; -9.948  ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.045     ; 10.890     ;
; -9.941  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[9].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.874     ;
; -9.940  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.063     ; 10.864     ;
; -9.936  ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.045     ; 10.878     ;
; -9.934  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[3].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.867     ;
; -9.933  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[14].dffe|q ; clock        ; clock       ; 1.000        ; -0.054     ; 10.866     ;
; -9.933  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[6].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.866     ;
; -9.932  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[2].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.865     ;
; -9.931  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[28].dffe|q ; clock        ; clock       ; 1.000        ; -0.054     ; 10.864     ;
; -9.931  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[8].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.864     ;
; -9.930  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[29].dffe|q ; clock        ; clock       ; 1.000        ; -0.054     ; 10.863     ;
; -9.930  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[12].dffe|q ; clock        ; clock       ; 1.000        ; -0.054     ; 10.863     ;
; -9.930  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[7].dffe|q  ; clock        ; clock       ; 1.000        ; -0.054     ; 10.863     ;
; -9.930  ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.054     ; 10.863     ;
; -9.925  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.851     ;
; -9.924  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.850     ;
; -9.922  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.063     ; 10.846     ;
; -9.920  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.843     ;
; -9.920  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[5].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.846     ;
; -9.919  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.842     ;
; -9.919  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q       ; clock        ; clock       ; 1.000        ; -0.061     ; 10.845     ;
; -9.915  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.838     ;
; -9.914  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q       ; clock        ; clock       ; 1.000        ; -0.064     ; 10.837     ;
; -9.910  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.063     ; 10.834     ;
; -9.897  ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[22].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.267     ; 10.617     ;
; -9.896  ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[3].dffe|q    ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q      ; clock        ; clock       ; 1.000        ; -0.054     ; 10.829     ;
; -9.895  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.830     ;
; -9.892  ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.039     ; 10.840     ;
; -9.892  ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.053     ; 10.826     ;
; -9.891  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.826     ;
; -9.891  ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.039     ; 10.839     ;
; -9.890  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.825     ;
; -9.890  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.825     ;
; -9.890  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[3].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.825     ;
; -9.887  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.806     ;
; -9.886  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.805     ;
; -9.886  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.821     ;
; -9.885  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[6].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.820     ;
; -9.885  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[2].dffe|q    ; clock        ; clock       ; 1.000        ; -0.052     ; 10.820     ;
; -9.884  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.803     ;
; -9.883  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.802     ;
; -9.883  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.802     ;
; -9.882  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[10].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.801     ;
; -9.882  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[1].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.801     ;
; -9.882  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[4].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.801     ;
; -9.881  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[11].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.800     ;
; -9.880  ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[22].dffe|q   ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q      ; clock        ; clock       ; 1.000        ; -0.053     ; 10.814     ;
; -9.879  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[18].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.798     ;
; -9.878  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[19].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.797     ;
; -9.878  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[5].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.797     ;
; -9.877  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[10].dffe|q ; clock        ; clock       ; 1.000        ; -0.068     ; 10.796     ;
; -9.877  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[1].dffe|q  ; clock        ; clock       ; 1.000        ; -0.068     ; 10.796     ;
; -9.866  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[1].dffe|q       ; clock        ; clock       ; 1.000        ; -0.057     ; 10.796     ;
; -9.865  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[25].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[7].dffe|q       ; clock        ; clock       ; 1.000        ; -0.063     ; 10.789     ;
; -9.865  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[24].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[2].dffe|q       ; clock        ; clock       ; 1.000        ; -0.057     ; 10.795     ;
; -9.863  ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[21].dffe|q   ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[9].dffe|q  ; clock        ; clock       ; 1.000        ; -0.064     ; 10.786     ;
; -9.858  ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_32:fd_inst_reg|z_dflipflop:loop1[9].dffe|q  ; clock        ; clock       ; 1.000        ; -0.064     ; 10.781     ;
; -9.858  ; processor_processor:my_processor|z_reg_27:dx_ctrl_reg|z_dflipflop:loop1[23].dffe|q ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[3].dffe|q       ; clock        ; clock       ; 1.000        ; -0.042     ; 10.803     ;
+---------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe|q                    ; processor_processor:my_processor|x_mult_shiftreg:mdelay|z_dflipflop:dffe2|q                                            ; clock        ; clock       ; 0.000        ; 0.054      ; 0.315      ;
; 0.187 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[30].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[28].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[23].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[22].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[29].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[28].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[22].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[14].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[15].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[7].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[24].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[25].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[16].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[17].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[13].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[18].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[16].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[13].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[14].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[7].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[31].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[32].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[6].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[26].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[2].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[19].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.317      ;
; 0.195 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; processor_processor:my_processor|z_reg_32:dx_op_reg|z_dflipflop:loop1[7].dffe|q               ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[7].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.321      ;
; 0.197 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[57].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[58].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[55].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[10].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[4].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[4].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:dffe|q                      ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[1].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[5].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[5].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[0].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[45].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.325      ;
; 0.205 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[53].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[54].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[41].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.332      ;
; 0.209 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.335      ;
; 0.213 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[9].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.339      ;
; 0.216 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[8].dffe|q                  ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[10].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.342      ;
; 0.229 ; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[10].dffe|q               ; processor_dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kgg1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.617      ; 0.470      ;
; 0.230 ; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[9].dffe|q                ; processor_dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kgg1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.617      ; 0.471      ;
; 0.234 ; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[6].dffe|q                ; processor_dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kgg1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.619      ; 0.477      ;
; 0.234 ; processor_processor:my_processor|z_reg_32:xm_b_reg|z_dflipflop:loop1[7].dffe|q                ; processor_dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kgg1:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.619      ; 0.477      ;
; 0.244 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[6].dffe|q                  ; processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.615      ; 0.483      ;
; 0.247 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[29].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[30].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[18].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[19].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[31].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[32].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[17].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[18].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[27].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[28].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[63].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[2].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.376      ;
; 0.253 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[62].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.380      ;
; 0.255 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[0].dffe|q                  ; processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.612      ; 0.491      ;
; 0.256 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[10].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[11].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[46].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[47].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[14].dffe|q ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[15].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[4].dffe|q                  ; processor_imem:my_imem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ram_block1a23~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.615      ; 0.496      ;
; 0.258 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[59].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; processor_processor:my_processor|z_reg_12:pc_reg|z_dflipflop:loop1[11].dffe|q                 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[11].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.384      ;
; 0.260 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[8].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[0].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[33].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[16].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[17].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold0|z_dflipflop:loop1[2].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[1].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[34].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[5].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[6].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[26].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[27].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[0].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[3].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[3].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[3].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[4].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[1].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[25].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[24].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[20].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[21].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[12].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[8].dffe|q             ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[9].dffe|q                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; processor_processor:my_processor|z_reg_32:xm_op_reg|z_dflipflop:loop1[8].dffe|q               ; processor_processor:my_processor|z_reg_32:mw_op_reg|z_dflipflop:loop1[8].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[10].dffe|q            ; processor_processor:my_processor|z_shiftreg_32:ddelay|z_dflipflop:loop1[11].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[1].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[1].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; processor_processor:my_processor|z_reg_12:fd_pc_reg|z_dflipflop:loop1[2].dffe|q               ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[2].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[5].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; processor_processor:my_processor|z_reg_27:xm_ctrl_reg|z_dflipflop:loop1[23].dffe|q            ; processor_processor:my_processor|z_reg_27:mw_ctrl_reg|z_dflipflop:loop1[23].dffe|q                                     ; clock        ; clock       ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[52].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[20].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[21].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[3].dffe|q       ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[4].dffe|q                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[10].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[11].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[11].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[42].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[43].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[0].dffe|q               ; processor_processor:my_processor|z_reg_12:mw_pc_reg|z_dflipflop:loop1[0].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; processor_processor:my_processor|x_div:my_div|z_reg_32:neg_hold1|z_dflipflop:loop1[4].dffe|q  ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[37].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.395      ;
; 0.273 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[6].dffe|q               ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[6].dffe|q                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[50].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[51].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.401      ;
; 0.275 ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[60].dffe|q      ; processor_processor:my_processor|x_div:my_div|z_reg_64:regs|z_dflipflop:loop1[61].dffe|q                               ; clock        ; clock       ; 0.000        ; 0.043      ; 0.402      ;
; 0.277 ; processor_processor:my_processor|z_reg_12:dx_pc_reg|z_dflipflop:loop1[10].dffe|q              ; processor_processor:my_processor|z_reg_12:xm_pc_reg|z_dflipflop:loop1[10].dffe|q                                       ; clock        ; clock       ; 0.000        ; 0.042      ; 0.403      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -21.030    ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -21.030    ; 0.177 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -11430.966 ; 0.0   ; 0.0      ; 0.0     ; -2268.698           ;
;  clock           ; -11430.966 ; 0.000 ; N/A      ; N/A     ; -2268.698           ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pc[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pc[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pc[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; pc[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+----------+----------+------------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths   ; RF Paths ; FF Paths ;
+------------+----------+----------+------------+----------+----------+
; clock      ; clock    ; 6589026  ; 1486534011 ; 32249    ; 1        ;
+------------+----------+----------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+----------+----------+------------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths   ; RF Paths ; FF Paths ;
+------------+----------+----------+------------+----------+----------+
; clock      ; clock    ; 6589026  ; 1486534011 ; 32249    ; 1        ;
+------------+----------+----------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1093  ; 1093 ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pc[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pc[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pc[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 06 18:27:23 2019
Info: Command: quartus_sta skeleton -c skeleton
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.030          -11430.966 clock 
Info (332146): Worst-case hold slack is 0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.413               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2268.698 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.551          -10514.704 clock 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2264.474 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.270           -4960.768 clock 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1814.778 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Sat Apr 06 18:27:28 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


