head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.6
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.4
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.2
	gdb_7_4-2011-12-13-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2011.06.04.17.44.21;	author vapier;	state Exp;
branches;
next	;


desc
@@


1.1
log
@sim: bfin: import testsuite

Now that the common sim testsuite code supports .S and .c files, we
can import the Blackfin testsuite.  There are about ~800 tests here,
so I'm only attaching a compressed patch of them.  Other than adding
files to sim/testsuite/sim/bfin/, the sim/configure.tgt file was
updated to mark Blackfin as having a testsuite, and sim/configure
regenerated.

Signed-off-by: Mike Frysinger <vapier@@gentoo.org>
@
text
@# mach: bfin

#include "test.h"
.include "testutils.inc"
	start

	R0 = 0;
	R1 = 0;
	R2 = 0;
	R3 = 0;
	R4 = 0;
	R5 = 0;
	R6 = 0;
	R7 = 0;
	ASTAT = R0;
	R0.L = 0x33;
	R0.H = 0x55;
	R1.L = 0x66;
	R1.H = 0x77;
	R7 = R1 +|+ R0, R6 = R1 -|- R0 (SCO , ASR);

	_DBG R7;
	CHECKREG R7, 0x0066004c;
	CHECKREG R6, 0x00190011;
	R7 = ASTAT
	CHECKREG R7, 0;

//-----------------------

	R0 = 0;
	R1 = 0;
	R2 = 0;
	R3 = 0;
	R4 = 0;
	R5 = 0;
	R6 = 0;
	R7 = 0;
	R0.L = 0x33;
	R0.H = 0x55;
	R1.L = 0x66;
	R1.H = 0x77;
	R3 = R1 +|+ R0, R2 = R1 -|- R0 (ASR);

	R7 = ASTAT;
	CHECKREG R7, 0;

//-----------------------

	R0 = 0;
	R1 = 0;
	R2 = 0;
	R3 = 0;
	R4 = 0;
	R5 = 0;
	R6 = 0;
	R7 = 0;
	R0.L = 0x33;
	R0.H = 0x55;
	R1.L = 0x66;
	R1.H = 0x77;
	R5 = R1 +|+ R0, R4 = R1 -|- R0 (CO , ASR);

	R7 = ASTAT;
	CHECKREG R7, 0;

//-----------------------

	R0 = 0;
	R1 = 0;
	R2 = 0;
	R3 = 0;
	R4 = 0;
	R5 = 0;
	R6 = 0;
	R7 = 0;
	R0.L = 0x33;
	R0.H = 0x55;
	R1.L = 0x66;
	R1.H = 0x77;
	R3 = R1 +|+ R0, R2 = R1 -|- R0 (ASL);
	CHECKREG R3, 0x01980132;
	CHECKREG R2, 0x00440066;

	R7 = ASTAT;
	CHECKREG R7, 0;

//-----------------------

	R0 = 0;
	R1 = 0;
	R2 = 0;
	R3 = 0;
	R4 = 0;
	R5 = 0;
	R6 = 0;
	R7 = 0;
	R0.L = 0x33;
	R0.H = 0x55;
	R1.L = 0x7fff;
	R1.H = 0x77;
	R3 = R1 +|+ R0, R2 = R1 -|- R0 (S , ASL);
	CHECKREG R3, 0x01987fff;
	CHECKREG R2, 0x00447fff;

	R7 = ASTAT;
	CHECKREG R7, (_VS|_V|_V_COPY);

	pass
@
