git clone --depth 1 --no-tags https://github.com/NasimHamrahIndustries/NHI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290851740
git clone --depth 1 --no-tags https://github.com/ptssmi/EmbeddedSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290039941
git clone --depth 1 --no-tags https://github.com/2NegociadorConner2/Airplane_Barrage_Game-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284258565
git clone --depth 1 --no-tags https://github.com/pap19836/Digital1_Stefano_Papadopolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284102385
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/digital1_lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286122632
git clone --depth 1 --no-tags https://github.com/nguyentiendung2112/output_vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286178645
git clone --depth 1 --no-tags https://github.com/kearnsm2atwit/ADCD-Final-Project---FPGA-Oven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285868591
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/SPLICE_PCJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285383958
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Laboratorio_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286228914
git clone --depth 1 --no-tags https://github.com/PulseRain/MCU_Master_Platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286401351
git clone --depth 1 --no-tags https://github.com/rachelbe/divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286851673
git clone --depth 1 --no-tags https://github.com/shailendrakmr/UART-communication-on-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286685945
git clone --depth 1 --no-tags https://github.com/mhall24/virt20_data.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287574250
git clone --depth 1 --no-tags https://github.com/XinXinShiDai/Second_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287440922
git clone --depth 1 --no-tags https://github.com/haozhanguk/AZPRcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288366364
git clone --depth 1 --no-tags https://github.com/prethigasugumar/gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284524508
git clone --depth 1 --no-tags https://github.com/AZarenejad/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284472740
git clone --depth 1 --no-tags https://github.com/peterklem/oven_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285626105
git clone --depth 1 --no-tags https://github.com/foxxy777/asynchronous_fifo_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288956288
git clone --depth 1 --no-tags https://github.com/Moris-IIIT/CPU_8Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291624558
git clone --depth 1 --no-tags https://github.com/YixingShen/myVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291717267
git clone --depth 1 --no-tags https://github.com/BlackGlory618/SEA-Digital-Recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284048380
git clone --depth 1 --no-tags https://github.com/sssanikhani/Memory-Hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285116849
git clone --depth 1 --no-tags https://github.com/rwang5688/task_execution_pipeline_aws_cn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290120367
git clone --depth 1 --no-tags https://github.com/ashokn414/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288930580
git clone --depth 1 --no-tags https://github.com/rcslab/Metal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291182906
git clone --depth 1 --no-tags https://github.com/mfkiwl/fpga_vliw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288817997
git clone --depth 1 --no-tags https://github.com/rfrazier716/verilog_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291806157
git clone --depth 1 --no-tags https://github.com/itvchi/FPGA_PONG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291729981
git clone --depth 1 --no-tags https://github.com/rahemjot/ECE3300L_07_31_20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284347578
git clone --depth 1 --no-tags https://github.com/abhinavec1/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284675741
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/ram_single_port.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286046225
git clone --depth 1 --no-tags https://github.com/ashwin876/Reduced_MIPS32_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285061898
git clone --depth 1 --no-tags https://github.com/amin1377/ARM968E-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285087884
git clone --depth 1 --no-tags https://github.com/prasadp4009/and_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285191708
git clone --depth 1 --no-tags https://github.com/nicoleprem/Lab-Digital-Nicole-Prem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286338411
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/multiple_invertor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286485143
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/OneBitAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285383281
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/DSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285380394
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285381934
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285382472
git clone --depth 1 --no-tags https://github.com/abhishek090999/CS-224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284920415
git clone --depth 1 --no-tags https://github.com/saikrishnagarlapati24/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284988812
git clone --depth 1 --no-tags https://github.com/wufei994/AES-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284287323
git clone --depth 1 --no-tags https://github.com/cameronburdsall/Verilog-CPU-With-Tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289792369
git clone --depth 1 --no-tags https://github.com/HLhello/about_crodic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288605368
git clone --depth 1 --no-tags https://github.com/Oliviawoow/CN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289273274
git clone --depth 1 --no-tags https://github.com/jayhua267/DIC_SummerTraining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288943201
git clone --depth 1 --no-tags https://github.com/snapdensing/hdlsnippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286775277
git clone --depth 1 --no-tags https://github.com/Garimaagarawal/verilogcode_fpga_implementaion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287532165
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287890188
git clone --depth 1 --no-tags https://github.com/runrofl25/CECS201_Blinking_Lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290113560
git clone --depth 1 --no-tags https://github.com/vulkanbets/assignment_0_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290153587
git clone --depth 1 --no-tags https://github.com/jhsyu/ECE33700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290560235
git clone --depth 1 --no-tags https://github.com/smooth-as-sandpaper/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291179200
git clone --depth 1 --no-tags https://github.com/grympan/Bus_structure-tri_state_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291274044
git clone --depth 1 --no-tags https://github.com/yandaweixx/SendU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291295924
git clone --depth 1 --no-tags https://github.com/sudheer-22/Hardware-Implementation-of-a-Single-layer-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291473137
git clone --depth 1 --no-tags https://github.com/arshafiee/Pipe-lined-MIPS-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291728588
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2014_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291263462
git clone --depth 1 --no-tags https://github.com/Saydemr/ProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291259283
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/invertor_with_delay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286488909
git clone --depth 1 --no-tags https://github.com/siva-97/Asynchronous_FIFO_dual_cock_veriog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287873402
git clone --depth 1 --no-tags https://github.com/danielmutong/self-drive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288372803
git clone --depth 1 --no-tags https://github.com/ZION0029/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287226669
git clone --depth 1 --no-tags https://github.com/GiattiChen/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289948257
git clone --depth 1 --no-tags https://github.com/DilankaWeeras/ECEN_248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290533780
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/CPU_SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285274943
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285884186
git clone --depth 1 --no-tags https://github.com/thwaitesja/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286576628
git clone --depth 1 --no-tags https://github.com/livebinary/Vedic-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286282224
git clone --depth 1 --no-tags https://github.com/Angel-Cuellar/laboratorios_digital01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286383898
git clone --depth 1 --no-tags https://github.com/gar19085/Digital-1-Garcia19085.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286377428
git clone --depth 1 --no-tags https://github.com/dua19446/DIGITAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285740989
git clone --depth 1 --no-tags https://github.com/sreeharshaparuchur1/2stagePipelineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284242745
git clone --depth 1 --no-tags https://github.com/shenjiangqiu/pymtl_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285184809
git clone --depth 1 --no-tags https://github.com/JulioAv/Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286103804
git clone --depth 1 --no-tags https://github.com/chilin0525/NCTUCS_Digital_Circuit_Design_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286136408
git clone --depth 1 --no-tags https://github.com/subhash011/riscv-sem4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286691904
git clone --depth 1 --no-tags https://github.com/Computer-Architecture-I-UIS/full-processor-maryteam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287136068
git clone --depth 1 --no-tags https://github.com/manideepabc/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286642922
git clone --depth 1 --no-tags https://github.com/Slash10241/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286712033
git clone --depth 1 --no-tags https://github.com/Pulkit-Verma/IITB-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289071028
git clone --depth 1 --no-tags https://github.com/AnshulDesai/ECE385-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288320411
git clone --depth 1 --no-tags https://github.com/ashokn414/real_time_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288369015
git clone --depth 1 --no-tags https://github.com/r-e-d-m-i-s-t/hack_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289351782
git clone --depth 1 --no-tags https://github.com/Emil-Wilson/my_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289313175
git clone --depth 1 --no-tags https://github.com/moustafamd/verilog_sequential_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289687354
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285381221
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/counter_load.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285364587
git clone --depth 1 --no-tags https://github.com/PetrDYu/frequency_meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285051611
git clone --depth 1 --no-tags https://github.com/liyixiang99/JiZu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283949510
git clone --depth 1 --no-tags https://github.com/shubham25121999/Alarm-Clock-on-FPGA-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286496844
git clone --depth 1 --no-tags https://github.com/rlb1116/cmt-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286529314
git clone --depth 1 --no-tags https://github.com/learning-lte/adrv9361-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288488340
git clone --depth 1 --no-tags https://github.com/ayushranjan445/six_stage_pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290429780
git clone --depth 1 --no-tags https://github.com/adust09/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290245210
git clone --depth 1 --no-tags https://github.com/kdgwill/Verilog_Servo_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291906008
