// Seed: 172565604
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output tri id_10,
    input uwire id_11,
    output tri0 id_12,
    output wand id_13
);
  assign id_13 = id_2;
  id_15(
      .id_0(id_2)
  );
  wire id_16;
  assign id_13 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_3, id_0, id_2, id_4, id_4, id_2, id_1, id_3, id_1, id_3, id_3
  );
endmodule
