`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 27 2021 14:01:08 KST (Jan 27 2021 05:01:08 UTC)

module cache_Equal_8Ux1U_1U_4_1(in2, in1, out1);
  input [7:0] in2;
  input in1;
  output out1;
  wire [7:0] in2;
  wire in1;
  wire out1;
  wire n_0, n_1, n_2;
  NOR4X1 g41(.A (in2[3]), .B (in2[2]), .C (in2[1]), .D (n_2), .Y
       (out1));
  NAND2X1 g42(.A (n_1), .B (n_0), .Y (n_2));
  XNOR2X1 g43(.A (in2[0]), .B (in1), .Y (n_1));
  NOR4X1 g44(.A (in2[7]), .B (in2[6]), .C (in2[5]), .D (in2[4]), .Y
       (n_0));
endmodule


