// Seed: 699454538
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  module_0();
endmodule
module module_2 (
    output wand  id_0,
    output uwire id_1,
    output tri0  id_2
);
  wire id_4;
  module_0();
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  assign id_3[1+:1'b0] = 1;
  wire id_4;
  module_0();
endmodule
