{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683259219093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683259219099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:00:19 2023 " "Processing started: Fri May 05 11:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683259219099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259219099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_ex2 -c Lab4_ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_ex2 -c Lab4_ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259219099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683259219644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683259219644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_ex2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_ex2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ex2 " "Found entity 1: Lab4_ex2" {  } { { "Lab4_ex2.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mem " "Found entity 1: top_mem" {  } { { "top_mem.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/top_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file ninebitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NineBitRegister " "Found entity 1: NineBitRegister" {  } { { "NineBitRegister.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/NineBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file myrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyROM " "Found entity 1: MyROM" {  } { { "MyROM.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/MyROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux10_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux10_1 " "Found entity 1: Mux10_1" {  } { { "Mux10_1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Mux10_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_ex1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_ex1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ex1 " "Found entity 1: Lab4_ex1" {  } { { "Lab4_ex1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dec3_8 " "Found entity 1: Dec3_8" {  } { { "Dec3_8.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Dec3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/address_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683259227065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259227065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_ex2 " "Elaborating entity \"Lab4_ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683259227097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mem top_mem:Getaddress " "Elaborating entity \"top_mem\" for hierarchy \"top_mem:Getaddress\"" {  } { { "Lab4_ex2.sv" "Getaddress" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter top_mem:Getaddress\|address_counter:getaddress " "Elaborating entity \"address_counter\" for hierarchy \"top_mem:Getaddress\|address_counter:getaddress\"" {  } { { "top_mem.sv" "getaddress" { Text "C:/Users/FPT SHOP/Downloads/lab4/top_mem.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 address_counter.sv(9) " "Verilog HDL assignment warning at address_counter.sv(9): truncated value with size 32 to match size of target (5)" {  } { { "address_counter.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/address_counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683259227106 "|Lab4_ex2|top_mem:Getaddress|address_counter:getaddress"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyROM top_mem:Getaddress\|MyROM:getdata " "Elaborating entity \"MyROM\" for hierarchy \"top_mem:Getaddress\|MyROM:getdata\"" {  } { { "top_mem.sv" "getdata" { Text "C:/Users/FPT SHOP/Downloads/lab4/top_mem.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227107 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 MyROM.sv(11) " "Net \"rom.data_a\" at MyROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "MyROM.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/MyROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683259227112 "|Lab4_ex2|top_mem:Getaddress|MyROM:getdata"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 MyROM.sv(11) " "Net \"rom.waddr_a\" at MyROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "MyROM.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/MyROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683259227113 "|Lab4_ex2|top_mem:Getaddress|MyROM:getdata"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 MyROM.sv(11) " "Net \"rom.we_a\" at MyROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "MyROM.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/MyROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683259227113 "|Lab4_ex2|top_mem:Getaddress|MyROM:getdata"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_ex1 Lab4_ex1:Getdata " "Elaborating entity \"Lab4_ex1\" for hierarchy \"Lab4_ex1:Getdata\"" {  } { { "Lab4_ex2.sv" "Getdata" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex2.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Lab4_ex1:Getdata\|Control_unit:FSM " "Elaborating entity \"Control_unit\" for hierarchy \"Lab4_ex1:Getdata\|Control_unit:FSM\"" {  } { { "Lab4_ex1.sv" "FSM" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227132 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(49) " "Verilog HDL Always Construct warning at Control_unit.sv(49): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(51) " "Verilog HDL Always Construct warning at Control_unit.sv(51): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(52) " "Verilog HDL Always Construct warning at Control_unit.sv(52): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(57) " "Verilog HDL Always Construct warning at Control_unit.sv(57): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXout_temp Control_unit.sv(61) " "Verilog HDL Always Construct warning at Control_unit.sv(61): variable \"RXout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(72) " "Verilog HDL Always Construct warning at Control_unit.sv(72): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(74) " "Verilog HDL Always Construct warning at Control_unit.sv(74): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(79) " "Verilog HDL Always Construct warning at Control_unit.sv(79): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(90) " "Verilog HDL Always Construct warning at Control_unit.sv(90): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(93) " "Verilog HDL Always Construct warning at Control_unit.sv(93): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683259227133 "|Lab4_ex2|Lab4_ex1:Getdata|Control_unit:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec3_8 Lab4_ex1:Getdata\|Control_unit:FSM\|Dec3_8:rxin " "Elaborating entity \"Dec3_8\" for hierarchy \"Lab4_ex1:Getdata\|Control_unit:FSM\|Dec3_8:rxin\"" {  } { { "Control_unit.sv" "rxin" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitRegister Lab4_ex1:Getdata\|NineBitRegister:IR " "Elaborating entity \"NineBitRegister\" for hierarchy \"Lab4_ex1:Getdata\|NineBitRegister:IR\"" {  } { { "Lab4_ex1.sv" "IR" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Lab4_ex1:Getdata\|AddSub:ALU " "Elaborating entity \"AddSub\" for hierarchy \"Lab4_ex1:Getdata\|AddSub:ALU\"" {  } { { "Lab4_ex1.sv" "ALU" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux10_1 Lab4_ex1:Getdata\|Mux10_1:select " "Elaborating entity \"Mux10_1\" for hierarchy \"Lab4_ex1:Getdata\|Mux10_1:select\"" {  } { { "Lab4_ex1.sv" "select" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259227148 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux10_1.sv(15) " "Verilog HDL Case Statement information at Mux10_1.sv(15): all case item expressions in this case statement are onehot" {  } { { "Mux10_1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Mux10_1.sv" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683259227149 "|Lab4_ex2|Lab4_ex1:Getdata|Mux10_1:select"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top_mem:Getaddress\|MyROM:getdata\|rom " "RAM logic \"top_mem:Getaddress\|MyROM:getdata\|rom\" is uninferred due to inappropriate RAM size" {  } { { "MyROM.sv" "rom" { Text "C:/Users/FPT SHOP/Downloads/lab4/MyROM.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683259227434 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683259227434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683259227703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683259227944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683259228090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683259228090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683259228146 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683259228146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683259228146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683259228146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683259228159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 11:00:28 2023 " "Processing ended: Fri May 05 11:00:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683259228159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683259228159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683259228159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683259228159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683259229291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683259229297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:00:29 2023 " "Processing started: Fri May 05 11:00:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683259229297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683259229297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4_ex2 -c Lab4_ex2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4_ex2 -c Lab4_ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683259229297 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683259229425 ""}
{ "Info" "0" "" "Project  = Lab4_ex2" {  } {  } 0 0 "Project  = Lab4_ex2" 0 0 "Fitter" 0 0 1683259229425 ""}
{ "Info" "0" "" "Revision = Lab4_ex2" {  } {  } 0 0 "Revision = Lab4_ex2" 0 0 "Fitter" 0 0 1683259229425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683259229546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683259229547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4_ex2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab4_ex2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683259229553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683259229595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683259229595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683259229947 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683259229999 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683259230253 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683259230444 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683259239063 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PClock~inputCLKENA0 103 global CLKCTRL_G10 " "PClock~inputCLKENA0 with 103 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683259239228 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MClock~inputCLKENA0 14 global CLKCTRL_G8 " "MClock~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683259239228 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683259239228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259239229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683259239241 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683259239242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683259239242 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683259239243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683259239243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683259239243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683259239244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683259239244 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683259239244 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259239513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_ex2.sdc " "Synopsys Design Constraints File file not found: 'Lab4_ex2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683259243918 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683259243920 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683259243925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683259243925 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683259243926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683259243934 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683259244033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259248847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683259257495 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683259259223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259259223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683259260244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/FPT SHOP/Downloads/lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683259263359 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683259263359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683259265798 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683259265798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259265803 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683259266856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683259266896 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683259267175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683259267175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683259267441 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683259269234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FPT SHOP/Downloads/lab4/output_files/Lab4_ex2.fit.smsg " "Generated suppressed messages file C:/Users/FPT SHOP/Downloads/lab4/output_files/Lab4_ex2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683259269536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6822 " "Peak virtual memory: 6822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683259269952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 11:01:09 2023 " "Processing ended: Fri May 05 11:01:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683259269952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683259269952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683259269952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683259269952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683259271116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683259271122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:01:11 2023 " "Processing started: Fri May 05 11:01:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683259271122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683259271122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4_ex2 -c Lab4_ex2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4_ex2 -c Lab4_ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683259271122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683259271757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683259276983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683259277421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 11:01:17 2023 " "Processing ended: Fri May 05 11:01:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683259277421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683259277421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683259277421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683259277421 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683259278167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683259278638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683259278644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 11:01:18 2023 " "Processing started: Fri May 05 11:01:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683259278644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683259278644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4_ex2 -c Lab4_ex2 " "Command: quartus_sta Lab4_ex2 -c Lab4_ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683259278644 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683259278761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683259279398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683259279398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_ex2.sdc " "Synopsys Design Constraints File file not found: 'Lab4_ex2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683259279867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279868 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PClock PClock " "create_clock -period 1.000 -name PClock PClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683259279868 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MClock MClock " "create_clock -period 1.000 -name MClock MClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683259279868 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683259279868 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683259279869 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683259279870 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683259279871 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683259279878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683259279898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683259279898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.199 " "Worst-case setup slack is -5.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.199            -422.597 PClock  " "   -5.199            -422.597 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -4.486 MClock  " "   -0.314              -4.486 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 MClock  " "    0.376               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 PClock  " "    0.377               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259279909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259279915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -55.434 PClock  " "   -0.394             -55.434 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.994 MClock  " "   -0.394              -9.994 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259279916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259279916 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683259279929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683259279961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683259280649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683259280702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683259280707 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683259280707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.335 " "Worst-case setup slack is -5.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.335            -425.808 PClock  " "   -5.335            -425.808 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -5.160 MClock  " "   -0.367              -5.160 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259280711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 MClock  " "    0.390               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 PClock  " "    0.390               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259280714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259280720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259280722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -58.972 PClock  " "   -0.394             -58.972 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.168 MClock  " "   -0.394             -11.168 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259280727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259280727 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683259280737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683259280866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683259281423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683259281468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683259281470 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683259281470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.527 " "Worst-case setup slack is -2.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.527            -194.771 PClock  " "   -2.527            -194.771 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 MClock  " "    0.238               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 PClock  " "    0.181               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 MClock  " "    0.182               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259281479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259281483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -8.287 PClock  " "   -0.084              -8.287 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -1.426 MClock  " "   -0.076              -1.426 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281485 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683259281495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683259281620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683259281621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683259281621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.262 " "Worst-case setup slack is -2.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262            -171.982 PClock  " "   -2.262            -171.982 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 MClock  " "    0.271               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 PClock  " "    0.172               0.000 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 MClock  " "    0.173               0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259281631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683259281635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -8.159 PClock  " "   -0.081              -8.159 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -1.464 MClock  " "   -0.078              -1.464 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683259281637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683259281637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683259282684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683259282685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683259282729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 11:01:22 2023 " "Processing ended: Fri May 05 11:01:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683259282729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683259282729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683259282729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683259282729 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683259283406 ""}
