

* Slide 5 - VHDL

#+begin_src vhdl

  library IEEE;
  use IEEE.STD_LOGIC_1164.all;

  entity sillyfunction is
    port(a, b, c: in STD_LOGIC;
         y: out STD_LOGIC);
  end;

  architecture synth of sillyfunction is
  begin
    y <= ((not a) and (not b) and (not c)) or
         (a and (not b) and (not c)) or
         (a and (not b) and c);
  end;

#+end_src

- Créer un nouveau projet - comme d'habitude
- Problèmes possibles, 'entity undefined'
  - Solution - Assignments $\Rightarrow$ Settings $\Rightarrow$ 
