// Seed: 35853803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_5 = 1;
  assign #id_9 id_2 = id_3;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    output wire id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply1 id_12
    , id_15,
    output tri1 id_13
);
  assign id_6 = 1;
  wire id_16;
  assign id_15 = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
