Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov  7 12:05:01 2022
| Host         : PETE-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-18  Warning   Missing input or output delay                                                                          26          
TIMING-24  Warning   Overridden Max delay datapath only                                                                     2           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                 8871        0.028        0.000                      0                 8871        1.250        0.000                       0                  3706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                      Waveform(ns)                   Period(ns)      Frequency(MHz)
-----                                                                                                                                                      ------------                   ----------      --------------
clk_fpga_0                                                                                                                                                 {0.000 5.000}                  10.000          100.000         
  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {0.000 20971519.873}           41943039.745    0.000           
clk_fpga_1                                                                                                                                                 {0.000 2.500}                  5.000           200.000         
  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                {0.000 2.500}                  5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            WNS(ns)        TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints        WHS(ns)        THS(ns)  THS Failing Endpoints  THS Total Endpoints       WPWS(ns)       TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                            -------        -------  ---------------------  -------------------        -------        -------  ---------------------  -------------------       --------       --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                         0.271          0.000                      0                 6989          0.028          0.000                      0                 6989          4.020          0.000                       0                  3021  
  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]   41943036.000          0.000                      0                    8          0.264          0.000                      0                    8   20971518.000          0.000                       0                     8  
clk_fpga_1                                                                                                                                                         0.010          0.000                      0                 1264          0.073          0.000                      0                 1264          1.250          0.000                       0                   568  
  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                        0.297          0.000                      0                  244          0.122          0.000                      0                  244          2.000          0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.819        0.000                      0                  334        1.155        0.000                      0                  334  
**async_default**  clk_fpga_1         clk_fpga_1               1.630        0.000                      0                   32        0.532        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                               From Clock                                                                                                                                               To Clock                                                                                                                                               
----------                                                                                                                                               ----------                                                                                                                                               --------                                                                                                                                               
(none)                                                                                                                                                                                                                                                                                                            clk_fpga_0                                                                                                                                               
(none)                                                                                                                                                   design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  clk_fpga_0                                                                                                                                               
(none)                                                                                                                                                                                                                                                                                                            clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                               clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_1                                                                                                                                               clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                clk_fpga_1                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                               design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                
(none)                                                                                                                                                   clk_fpga_1                                                                                                                                               design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                               From Clock                                                                                                                                               To Clock                                                                                                                                               
----------                                                                                                                                               ----------                                                                                                                                               --------                                                                                                                                               
(none)                                                                                                                                                   clk_fpga_0                                                                                                                                                                                                                                                                                                        
(none)                                                                                                                                                   design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]                                                                                                                                                                                                                                                         
(none)                                                                                                                                                   design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]                                                                                                                                                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 1.977ns (21.067%)  route 7.407ns (78.933%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.639     2.933    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDSE (Prop_fdse_C_Q)         0.478     3.411 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/Q
                         net (fo=159, routed)         1.509     4.920    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[10]
    SLICE_X53Y104        LUT5 (Prop_lut5_I3_O)        0.321     5.241 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_719/O
                         net (fo=1, routed)           0.617     5.858    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_719_n_0
    SLICE_X50Y103        LUT5 (Prop_lut5_I2_O)        0.326     6.184 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_414/O
                         net (fo=1, routed)           0.794     6.979    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_414_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.103 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116/O
                         net (fo=1, routed)           0.658     7.761    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.885 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23/O
                         net (fo=44, routed)          1.276     9.161    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.285 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4/O
                         net (fo=60, routed)          1.132    10.417    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I1_O)        0.153    10.570 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[90]_i_2/O
                         net (fo=4, routed)           0.852    11.422    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[90]_i_2_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.327    11.749 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]_i_1/O
                         net (fo=1, routed)           0.568    12.317    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.043    12.589    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.975ns (21.147%)  route 7.364ns (78.853%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.639     2.933    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDSE (Prop_fdse_C_Q)         0.478     3.411 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[10]/Q
                         net (fo=159, routed)         1.509     4.920    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[10]
    SLICE_X53Y104        LUT5 (Prop_lut5_I3_O)        0.321     5.241 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_719/O
                         net (fo=1, routed)           0.617     5.858    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_719_n_0
    SLICE_X50Y103        LUT5 (Prop_lut5_I2_O)        0.326     6.184 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_414/O
                         net (fo=1, routed)           0.794     6.979    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_414_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.103 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116/O
                         net (fo=1, routed)           0.658     7.761    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.885 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23/O
                         net (fo=44, routed)          1.276     9.161    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.285 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4/O
                         net (fo=60, routed)          1.374    10.659    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I2_O)        0.152    10.811 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1/O
                         net (fo=6, routed)           0.615    11.425    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.326    11.751 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[43]_i_1/O
                         net (fo=1, routed)           0.521    12.272    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[43]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.062    12.570    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.709ns (19.339%)  route 7.128ns (80.661%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.844     3.138    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.419     3.557 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[90]/Q
                         net (fo=24, routed)          1.535     5.092    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[90]
    SLICE_X54Y105        LUT5 (Prop_lut5_I0_O)        0.296     5.388 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_511/O
                         net (fo=1, routed)           0.679     6.066    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_511_n_0
    SLICE_X52Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.190 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_178/O
                         net (fo=1, routed)           0.641     6.831    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_178_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.124     6.955 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_40/O
                         net (fo=1, routed)           0.808     7.763    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_40_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I2_O)        0.124     7.887 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8/O
                         net (fo=2, routed)           0.592     8.479    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_8_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I2_O)        0.124     8.603 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2/O
                         net (fo=61, routed)          1.137     9.740    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_2_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I2_O)        0.150     9.890 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          1.163    11.053    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I1_O)        0.348    11.401 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[58]_i_1/O
                         net (fo=1, routed)           0.574    11.975    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[58]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[58]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.047    12.585    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 1.932ns (21.950%)  route 6.870ns (78.050%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.843     3.137    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/Q
                         net (fo=38, routed)          1.368     4.924    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[91]
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.325     5.249 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_753/O
                         net (fo=2, routed)           0.583     5.832    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_753_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.332     6.164 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_491/O
                         net (fo=1, routed)           0.625     6.789    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_491_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.913 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_148/O
                         net (fo=1, routed)           0.440     7.353    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_148_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.477 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_29/O
                         net (fo=5, routed)           1.054     8.532    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_29_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.656 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=75, routed)          1.323     9.979    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.152    10.131 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2/O
                         net (fo=3, routed)           1.136    11.267    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[8]_i_2_n_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.332    11.599 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[2]_i_1/O
                         net (fo=1, routed)           0.340    11.939    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[2]_i_1_n_0
    SLICE_X45Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.478    12.657    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X45Y95         FDSE (Setup_fdse_C_D)       -0.067    12.565    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 1.460ns (16.354%)  route 7.467ns (83.646%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/Q
                         net (fo=114, routed)         1.488     4.852    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]
    SLICE_X53Y101        LUT6 (Prop_lut6_I1_O)        0.297     5.149 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_618/O
                         net (fo=2, routed)           1.117     6.266    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_618_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_386/O
                         net (fo=1, routed)           0.766     7.156    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_386_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.280 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_110/O
                         net (fo=1, routed)           0.310     7.590    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_110_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_22/O
                         net (fo=2, routed)           1.062     8.776    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_22_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.900 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_26/O
                         net (fo=48, routed)          1.143    10.043    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_26_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124    10.167 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[57]_i_3/O
                         net (fo=6, routed)           1.013    11.180    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[57]_i_3_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.304 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[11]_i_1/O
                         net (fo=1, routed)           0.568    11.872    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[11]_i_1_n_0
    SLICE_X50Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.466    12.645    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[11]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X50Y95         FDSE (Setup_fdse_C_D)       -0.045    12.575    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 1.696ns (19.465%)  route 7.017ns (80.535%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.843     3.137    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.419     3.556 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[91]/Q
                         net (fo=38, routed)          1.368     4.924    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[91]
    SLICE_X56Y100        LUT2 (Prop_lut2_I0_O)        0.325     5.249 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_753/O
                         net (fo=2, routed)           0.583     5.832    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_753_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I1_O)        0.332     6.164 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_491/O
                         net (fo=1, routed)           0.625     6.789    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_491_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.913 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_148/O
                         net (fo=1, routed)           0.440     7.353    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_148_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.477 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_29/O
                         net (fo=5, routed)           1.054     8.532    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_29_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.656 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_5/O
                         net (fo=75, routed)          1.396    10.051    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_5_n_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.124    10.175 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_9/O
                         net (fo=29, routed)          0.896    11.071    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_9_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I2_O)        0.124    11.195 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[42]_i_1/O
                         net (fo=1, routed)           0.655    11.850    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[42]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.467    12.646    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[42]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)       -0.061    12.560    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[42]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.922ns (20.937%)  route 7.258ns (79.063%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.650     2.944    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/Q
                         net (fo=133, routed)         1.799     5.162    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[12]
    SLICE_X56Y107        LUT4 (Prop_lut4_I1_O)        0.327     5.489 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714/O
                         net (fo=1, routed)           0.587     6.076    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I1_O)        0.326     6.402 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413/O
                         net (fo=1, routed)           0.659     7.061    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.185 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116/O
                         net (fo=1, routed)           0.658     7.844    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.968 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23/O
                         net (fo=44, routed)          1.276     9.244    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.368 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4/O
                         net (fo=60, routed)          1.374    10.741    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I2_O)        0.152    10.893 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1/O
                         net (fo=6, routed)           0.905    11.798    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I0_O)        0.326    12.124 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_2/O
                         net (fo=1, routed)           0.000    12.124    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_2_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653    12.832    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[102]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.029    12.836    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[102]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.124    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.893ns  (logic 1.710ns (19.230%)  route 7.183ns (80.770%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[48]/Q
                         net (fo=114, routed)         1.488     4.852    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[48]
    SLICE_X53Y101        LUT6 (Prop_lut6_I1_O)        0.297     5.149 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_618/O
                         net (fo=2, routed)           1.117     6.266    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_618_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.390 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_386/O
                         net (fo=1, routed)           0.766     7.156    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_386_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.280 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_110/O
                         net (fo=1, routed)           0.310     7.590    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_110_n_0
    SLICE_X58Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_22/O
                         net (fo=2, routed)           1.062     8.776    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_22_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_26/O
                         net (fo=48, routed)          0.969     9.869    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[102]_i_26_n_0
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.150    10.019 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2/O
                         net (fo=29, routed)          0.980    10.999    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[84]_i_2_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.348    11.347 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[6]_i_1/O
                         net (fo=1, routed)           0.490    11.838    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[6]_i_1_n_0
    SLICE_X51Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.466    12.645    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y95         FDSE (Setup_fdse_C_D)       -0.067    12.553    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 1.925ns (21.444%)  route 7.052ns (78.556%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.650     2.944    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/Q
                         net (fo=133, routed)         1.799     5.162    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[12]
    SLICE_X56Y107        LUT4 (Prop_lut4_I1_O)        0.327     5.489 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714/O
                         net (fo=1, routed)           0.587     6.076    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I1_O)        0.326     6.402 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413/O
                         net (fo=1, routed)           0.659     7.061    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.185 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116/O
                         net (fo=1, routed)           0.658     7.844    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.968 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23/O
                         net (fo=44, routed)          1.276     9.244    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.368 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4/O
                         net (fo=60, routed)          1.108    10.476    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I2_O)        0.149    10.625 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[69]_i_2/O
                         net (fo=4, routed)           0.964    11.589    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[69]_i_2_n_0
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.332    11.921 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[25]_i_1/O
                         net (fo=1, routed)           0.000    11.921    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[25]_i_1_n_0
    SLICE_X52Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.467    12.646    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y98         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[25]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.031    12.652    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[25]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 1.948ns (21.160%)  route 7.258ns (78.840%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.650     2.944    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[12]/Q
                         net (fo=133, routed)         1.799     5.162    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[12]
    SLICE_X56Y107        LUT4 (Prop_lut4_I1_O)        0.327     5.489 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714/O
                         net (fo=1, routed)           0.587     6.076    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_714_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I1_O)        0.326     6.402 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413/O
                         net (fo=1, routed)           0.659     7.061    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_413_n_0
    SLICE_X52Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.185 f  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116/O
                         net (fo=1, routed)           0.658     7.844    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_116_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I5_O)        0.124     7.968 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23/O
                         net (fo=44, routed)          1.276     9.244    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_23_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.368 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4/O
                         net (fo=60, routed)          1.374    10.741    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_4_n_0
    SLICE_X45Y97         LUT5 (Prop_lut5_I2_O)        0.152    10.893 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1/O
                         net (fo=6, routed)           0.905    11.798    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[97]_i_1_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I0_O)        0.352    12.150 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[93]_i_1/O
                         net (fo=1, routed)           0.000    12.150    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state[93]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653    12.832    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[93]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)        0.075    12.882    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_state_reg[93]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.007%)  route 0.220ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.540     0.876    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y73         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7_reg[9]/Q
                         net (fo=2, routed)           0.220     1.237    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg7[9]
    SLICE_X49Y74         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.808     1.174    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y74         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][13][1]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.070     1.209    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][13][1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.241%)  route 0.218ns (60.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.547     0.883    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11_reg[16]/Q
                         net (fo=2, routed)           0.218     1.242    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg11[16]
    SLICE_X51Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.811     1.177    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][14][0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.070     1.212    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][14][0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.897%)  route 0.221ns (61.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.545     0.881    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y77         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[22]/Q
                         net (fo=2, routed)           0.221     1.243    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[22]
    SLICE_X51Y76         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.805     1.171    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y76         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][6]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.075     1.211    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][2][6]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.816%)  route 0.186ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.550     0.886    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5_reg[20]/Q
                         net (fo=2, routed)           0.186     1.199    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg5[20]
    SLICE_X51Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.814     1.180    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][6][4]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.012     1.157    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][6][4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.119     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y84         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.939    
    SLICE_X26Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][10][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.143%)  route 0.225ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.547     0.883    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y83         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6_reg[18]/Q
                         net (fo=2, routed)           0.225     1.272    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg6[18]
    SLICE_X49Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.818     1.184    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][10][2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[1][10][2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.112     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y83         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.921    
    SLICE_X30Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.160%)  route 0.260ns (64.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.545     0.881    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y81         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13_reg[20]/Q
                         net (fo=2, routed)           0.260     1.282    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg13[20]
    SLICE_X49Y85         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.819     1.185    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y85         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.076     1.226    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[3][6][4]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][3][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.304%)  route 0.247ns (63.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.547     0.883    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8_reg[29]/Q
                         net (fo=2, routed)           0.247     1.271    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/slv_reg8[29]
    SLICE_X50Y77         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.807     1.173    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y77         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][3][5]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDSE (Hold_fdse_C_D)         0.076     1.214    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/current_screen_reg[2][3][5]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y85    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y77    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y75    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y77    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y74    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y77    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y75    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/axi_rd_reg_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]

Setup :            0  Failing Endpoints,  Worst Slack 41943036.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 20971518.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.827ns (62.073%)  route 0.505ns (37.927%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.505     5.256    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.124     5.380 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     5.380    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.627 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.627    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.575 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.472 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.004ns (66.521%)  route 0.505ns (33.479%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.505     5.256    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.124     5.380 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     5.380    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.804 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.804    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.575 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.472 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 1.160ns (70.285%)  route 0.490ns (29.715%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     5.945 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.945    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.575 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.472 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.220ns (71.328%)  route 0.490ns (28.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.005 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.005    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.575 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.472 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y46        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.353ns (73.396%)  route 0.490ns (26.604%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.915 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.138 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.138    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.557 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.384 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y47        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.907%)  route 0.490ns (25.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.915 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.249 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.249    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.557 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.384 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y47        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.369ns (73.625%)  route 0.490ns (26.375%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.915 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.154 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.154    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.557 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.384 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y47        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                              41943036.000    

Slack (MET) :             41943036.000ns  (required time - arrival time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41943040.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@41943040.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 1.443ns (74.635%)  route 0.490ns (25.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 41943044.000 - 41943040.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.490     5.241    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.915 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X113Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.228 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.228    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                  41943040.000 41943040.000 r  
    PS7_X0Y0             PS7                          0.000 41943040.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088 41943040.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 41943040.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702 41943040.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.367 41943040.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.557 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.384 41943040.000    
                         clock uncertainty           -0.154 41943040.000    
    SLICE_X113Y47        FDRE (Setup_fdre_C_D)        0.062 41943040.000    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                      41943044.000    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                              41943036.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.120     1.644    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.752 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.302     1.756    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.372     1.383    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.105     1.488    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.123     1.644    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.752 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[7]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.303     1.757    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.376     1.381    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.486    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     1.639    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.754 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.754    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.303     1.757    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.376     1.381    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.486    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.122     1.646    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.757 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.757    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.302     1.756    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.372     1.383    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.105     1.488    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.122     1.643    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.754 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.754    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.303     1.757    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.376     1.381    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.486    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.117     1.639    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.790 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.790    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[5]
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.303     1.757    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.376     1.381    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.486    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 f  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.168     1.692    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X113Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.737 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     1.737    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.807 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.807    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[0]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.302     1.756    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.372     1.383    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.105     1.488    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Path Group:             design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns - design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.001%)  route 0.174ns (40.999%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.174     1.699    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.809 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.809    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[1]
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.175     1.454 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.302     1.756    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.372     1.383    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.105     1.488    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
Waveform(ns):       { 0.000 20971520.000 }
Period(ns):         41943040.000
Sources:            { design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)    Slack(ns)     Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         41943039.745  41943039.745  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20971518.010  20971518.010  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y46  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20971519.873  20971519.873  SLICE_X113Y47  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.318ns (29.588%)  route 3.137ns (70.412%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.753     3.047    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/Q
                         net (fo=3, routed)           1.148     4.651    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[6]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.775 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.155 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     6.691    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     7.502    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/C
                         clock pessimism              0.265     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.429     7.511    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.318ns (29.588%)  route 3.137ns (70.412%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.753     3.047    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/Q
                         net (fo=3, routed)           1.148     4.651    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[6]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.775 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.155 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     6.691    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     7.502    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/C
                         clock pessimism              0.265     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.429     7.511    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.318ns (29.588%)  route 3.137ns (70.412%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.753     3.047    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/Q
                         net (fo=3, routed)           1.148     4.651    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[6]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.775 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.155 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     6.691    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     7.502    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/C
                         clock pessimism              0.265     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.429     7.511    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.318ns (29.588%)  route 3.137ns (70.412%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.753     3.047    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/Q
                         net (fo=3, routed)           1.148     4.651    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[6]
    SLICE_X30Y52         LUT4 (Prop_lut4_I3_O)        0.124     4.775 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_i_6_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.155 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.155    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.272 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.389 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     6.691    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.815 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     7.502    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     7.759    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/C
                         clock pessimism              0.265     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X23Y48         FDRE (Setup_fdre_C_R)       -0.429     7.511    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.200ns (25.896%)  route 3.434ns (74.104%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.840     7.683    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X29Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X29Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X29Y47         FDRE (Setup_fdre_C_CE)      -0.205     7.693    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.200ns (25.751%)  route 3.460ns (74.249%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866     7.709    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X30Y48         FDRE (Setup_fdre_C_CE)      -0.169     7.729    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.200ns (25.751%)  route 3.460ns (74.249%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866     7.709    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X30Y48         FDRE (Setup_fdre_C_CE)      -0.169     7.729    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.200ns (25.751%)  route 3.460ns (74.249%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866     7.709    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X30Y48         FDRE (Setup_fdre_C_CE)      -0.169     7.729    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.200ns (25.955%)  route 3.423ns (74.045%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.830     7.672    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X28Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X28Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X28Y48         FDRE (Setup_fdre_C_CE)      -0.205     7.693    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.200ns (25.972%)  route 3.420ns (74.028%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.755     3.049    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X21Y43         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/Q
                         net (fo=3, routed)           0.678     4.183    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.124     4.307 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6/O
                         net (fo=2, routed)           0.464     4.771    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_6_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rlast_INST_0_i_4/O
                         net (fo=8, routed)           0.350     5.245    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/first_word_reg_0
    SLICE_X21Y45         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.327     5.696    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast
    SLICE_X21Y46         LUT2 (Prop_lut2_I0_O)        0.124     5.820 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rlast_INST_0/O
                         net (fo=4, routed)           0.307     6.127    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_rlast
    SLICE_X21Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.251 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6/O
                         net (fo=3, routed)           0.468     6.719    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_6_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.827     7.669    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     7.753    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/C
                         clock pessimism              0.230     7.982    
                         clock uncertainty           -0.083     7.899    
    SLICE_X24Y49         FDRE (Setup_fdre_C_CE)      -0.205     7.694    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.083%)  route 0.217ns (50.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.565     0.901    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X34Y47         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/command_ongoing_reg/Q
                         net (fo=5, routed)           0.217     1.281    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/command_ongoing
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.326 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_9
    SLICE_X35Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X35Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.253    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.369ns (78.679%)  route 0.100ns (21.321%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/Q
                         net (fo=3, routed)           0.099     1.168    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q[10]
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.216 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.216    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.343 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.343    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.396 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.396    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1_n_7
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.863%)  route 0.219ns (46.137%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/Q
                         net (fo=2, routed)           0.219     1.288    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q[18]
    SLICE_X26Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.333 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[21]_i_5/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[21]_i_5_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.403 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.403    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[21]_i_1_n_7
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[18]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.134     1.314    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.382ns (79.254%)  route 0.100ns (20.746%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/Q
                         net (fo=3, routed)           0.099     1.168    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q[10]
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.216 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.216    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.343 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.343    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.409 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.409    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1_n_5
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[16]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.597%)  route 0.279ns (66.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[28]/Q
                         net (fo=3, routed)           0.279     1.347    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[28]
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.845     1.211    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.195%)  route 0.289ns (60.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.594     0.930    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X21Y42         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.109     1.180    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg_n_0_[16]
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_axi_rdata[16]_INST_0/O
                         net (fo=1, routed)           0.179     1.404    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.905     1.271    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.304    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.647%)  route 0.239ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.563     0.899    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.239     1.302    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A2
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.263     0.934    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.188    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.647%)  route 0.239ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.563     0.899    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.239     1.302    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A2
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y48         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.263     0.934    
    SLICE_X34Y48         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.188    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.412%)  route 0.355ns (71.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.590     0.926    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.355     1.422    design_1_i/processing_system7_0/inst/S_AXI_HP0_ARADDR[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.968     1.334    design_1_i/processing_system7_0/inst/FCLK_CLK1
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.030     1.304    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0ARADDR[7])
                                                      0.000     1.304    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.405ns (80.199%)  route 0.100ns (19.801%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/Q
                         net (fo=3, routed)           0.099     1.168    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q[10]
    SLICE_X26Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.216 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     1.216    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[13]_i_5_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.343 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.343    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[13]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.432 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.432    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[17]_i_1_n_6
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.844     1.210    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y8     design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X25Y46    design_1_i/Zedboard_AXI_VGA_0/inst/ar_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X20Y47    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X20Y47    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X20Y47    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y47    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X22Y48    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X20Y41    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X20Y41    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X18Y46    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X18Y46    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y45    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y45    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y48    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X20Y41    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X20Y41    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X18Y46    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X18Y46    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y45    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X26Y45    design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.858ns (61.329%)  route 1.802ns (38.671%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     9.981    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.105 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.637 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.637    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.751    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.085 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    11.085    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_6
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568    10.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.705    11.403    
                         clock uncertainty           -0.083    11.320    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)        0.062    11.382    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.878ns (45.264%)  route 2.271ns (54.736%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 10.656 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.336     9.704    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X26Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.828 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           0.745    10.574    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.527    10.656    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.665    11.321    
                         clock uncertainty           -0.083    11.238    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    10.878    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.878ns (46.191%)  route 2.188ns (53.809%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.656ns = ( 10.656 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.341     9.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.833 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.657    10.490    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.527    10.656    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.665    11.321    
                         clock uncertainty           -0.083    11.238    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.795    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.837ns (61.154%)  route 1.802ns (38.846%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     9.981    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.105 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.637 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.637    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.751    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.064 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    11.064    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_4
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568    10.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/C
                         clock pessimism              0.705    11.403    
                         clock uncertainty           -0.083    11.320    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)        0.062    11.382    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.878ns (45.693%)  route 2.232ns (54.307%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 10.741 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.341     9.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.833 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.702    10.535    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.612    10.741    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.665    11.406    
                         clock uncertainty           -0.083    11.323    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.880    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.878ns (45.933%)  route 2.211ns (54.067%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 10.739 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.341     9.709    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X28Y43         LUT4 (Prop_lut4_I2_O)        0.124     9.833 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=27, routed)          0.680    10.513    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.610    10.739    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.665    11.404    
                         clock uncertainty           -0.083    11.321    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    10.878    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.878ns (45.127%)  route 2.284ns (54.873%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns = ( 10.741 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.336     9.704    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X26Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.828 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           0.758    10.586    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.612    10.741    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.665    11.406    
                         clock uncertainty           -0.083    11.323    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    10.963    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.763ns (60.524%)  route 1.802ns (39.476%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns = ( 10.698 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.705ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     9.981    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.105 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.637 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.637    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.751    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.990 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    10.990    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_5
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568    10.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.705    11.403    
                         clock uncertainty           -0.083    11.320    
    SLICE_X25Y41         FDRE (Setup_fdre_C_D)        0.062    11.382    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.382    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.878ns (45.357%)  route 2.262ns (54.643%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 10.739 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.336     9.704    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X26Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.828 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           0.737    10.565    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.610    10.739    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.665    11.404    
                         clock uncertainty           -0.083    11.321    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    10.961    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@5.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 2.744ns (60.359%)  route 1.802ns (39.641%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 10.697 - 5.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/Q
                         net (fo=13, routed)          0.594     7.438    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]
    SLICE_X25Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.737 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0/O
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_7__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.287 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.287    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.444 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     9.039    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     9.368 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     9.981    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.105 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.637 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.637    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    10.971    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_6
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     7.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     8.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     9.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.567    10.697    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.702    11.399    
                         clock uncertainty           -0.083    11.316    
    SLICE_X25Y40         FDRE (Setup_fdre_C_D)        0.062    11.378    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.378    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     2.239 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.295    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.075     2.173    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.586     2.097    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     2.238 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     2.294    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.671     2.097    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.075     2.172    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     2.239 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.295    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.071     2.169    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.586     2.097    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     2.238 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     2.294    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.671     2.097    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.071     2.168    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.318    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.064     2.162    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.318    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.064     2.162    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.586     2.097    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     2.261 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     2.317    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.671     2.097    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.064     2.161    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.318    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.060     2.158    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.586     2.097    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     2.261 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.317    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.671     2.097    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.060     2.157    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns - design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.587     2.098    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     2.262 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     2.318    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.671     2.098    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.053     2.151    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y8    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y45   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X24Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X26Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y45   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y45   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X26Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X26Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y45   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y45   design_1_i/Zedboard_AXI_VGA_0/inst/fifo_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X26Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X26Y44   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.605ns (11.304%)  route 4.747ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.247     8.295    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X37Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X37Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[10]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.613    12.114    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.605ns (11.304%)  route 4.747ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.247     8.295    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X36Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X36Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[12]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.527    12.200    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.605ns (11.304%)  route 4.747ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.247     8.295    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X36Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X36Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[13]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.527    12.200    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.605ns (11.304%)  route 4.747ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.247     8.295    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X36Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X36Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[5]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.527    12.200    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.605ns (11.304%)  route 4.747ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.247     8.295    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X36Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473    12.652    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X36Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[9]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X36Y65         FDCE (Recov_fdce_C_CLR)     -0.527    12.200    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.783%)  route 4.799ns (89.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.023 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.299     8.322    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X27Y74         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.504    12.683    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X27Y74         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[17]/C
                         clock pessimism              0.229    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.353    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.783%)  route 4.799ns (89.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.023 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         3.299     8.322    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X27Y74         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.504    12.683    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X27Y74         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[9]/C
                         clock pessimism              0.229    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.353    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.605ns (11.964%)  route 4.452ns (88.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.952     8.000    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X35Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.474    12.653    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X35Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[11]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y65         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.605ns (11.964%)  route 4.452ns (88.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.952     8.000    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X35Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.474    12.653    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X35Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[16]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y65         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.605ns (11.964%)  route 4.452ns (88.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.649     2.943    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.500     4.899    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.149     5.048 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         2.952     8.000    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X35Y65         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.474    12.653    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X35Y65         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[29]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X35Y65         FDCE (Recov_fdce_C_CLR)     -0.613    12.115    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.560%)  route 0.937ns (83.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.302     2.014    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y90         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_bvalid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.560%)  route 0.937ns (83.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.302     2.014    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y90         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_bvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_bvalid_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.560%)  route 0.937ns (83.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.302     2.014    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y90         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wreq_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.560%)  route 0.937ns (83.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.302     2.014    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y90         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wreq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wreq_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wreq_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wsel_reg_inv/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.560%)  route 0.937ns (83.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.302     2.014    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y90         FDPE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wsel_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y90         FDPE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wsel_reg_inv/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     0.855    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wsel_reg_inv
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_wready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.670%)  route 1.001ns (84.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.366     2.078    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y89         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_wready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.823     1.189    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_wready_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_wready_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wack_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.670%)  route 1.001ns (84.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.366     2.078    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y89         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.823     1.189    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wack_int_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wack_int_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.670%)  route 1.001ns (84.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.366     2.078    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y89         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.823     1.189    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.670%)  route 1.001ns (84.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.712 f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.366     2.078    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_axi_awready_i_2_n_0
    SLICE_X32Y89         FDCE                                         f  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.823     1.189    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/s_axi_aclk
    SLICE_X32Y89         FDCE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/i_axi_ctrl/up_wcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.185ns (16.055%)  route 0.967ns (83.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.635     1.667    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aresetn
    SLICE_X29Y90         LUT1 (Prop_lut1_I0_O)        0.044     1.711 f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2/O
                         net (fo=167, routed)         0.332     2.043    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_i_2_n_0
    SLICE_X34Y91         FDCE                                         f  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.824     1.190    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/s_axi_aclk
    SLICE_X34Y91         FDCE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         FDCE (Remov_fdce_C_CLR)     -0.134     0.792    design_1_i/Zedboard_AXI_VGA_0/inst/i_axi_vga_ctrl/up_axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  1.251    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.773ns (26.239%)  route 2.173ns (73.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.501     5.909    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y48         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     7.752    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y48         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X31Y48         FDPE (Recov_fdpe_C_PRE)     -0.359     7.539    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.773ns (28.172%)  route 1.971ns (71.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.299     5.707    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     7.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X33Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.417    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.773ns (28.172%)  route 1.971ns (71.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.299     5.707    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     7.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X33Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.417    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.773ns (28.172%)  route 1.971ns (71.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.299     5.707    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     7.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X33Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.417    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.773ns (28.172%)  route 1.971ns (71.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.299     5.707    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y49         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     7.675    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y49         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230     7.905    
                         clock uncertainty           -0.083     7.822    
    SLICE_X33Y49         FDPE (Recov_fdpe_C_PRE)     -0.359     7.463    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.773ns (30.177%)  route 1.789ns (69.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.117     5.525    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.115     7.774    
                         clock uncertainty           -0.083     7.691    
    SLICE_X32Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     7.330    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.773ns (30.177%)  route 1.789ns (69.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.117     5.525    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.115     7.774    
                         clock uncertainty           -0.083     7.691    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.361     7.330    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.773ns (30.177%)  route 1.789ns (69.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.117     5.525    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.115     7.774    
                         clock uncertainty           -0.083     7.691    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.319     7.372    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.773ns (30.177%)  route 1.789ns (69.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.117     5.525    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.480     7.659    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.115     7.774    
                         clock uncertainty           -0.083     7.691    
    SLICE_X32Y50         FDCE (Recov_fdce_C_CLR)     -0.319     7.372    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.773ns (32.137%)  route 1.632ns (67.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.441 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.671     4.112    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.295     4.407 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.961     5.368    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X35Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.497     7.676    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X35Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X35Y49         FDCE (Recov_fdce_C_CLR)     -0.405     7.418    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -5.368    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.505%)  route 0.543ns (74.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.440     1.627    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.505%)  route 0.543ns (74.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.440     1.627    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.505%)  route 0.543ns (74.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.440     1.627    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.095    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.505%)  route 0.543ns (74.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.440     1.627    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y50         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.826     1.192    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.091    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X36Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X37Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.562     0.898    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     1.142    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.187 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.262     1.449    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X37Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.915    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.556ns  (logic 1.333ns (23.990%)  route 4.223ns (76.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         1.333     1.333 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.223     5.556    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X32Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.471     2.650    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.482ns  (logic 1.308ns (23.861%)  route 4.174ns (76.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.174     5.482    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.519     2.698    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.438ns  (logic 1.330ns (24.448%)  route 4.109ns (75.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.109     5.438    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X35Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.473     2.652    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.319ns (24.593%)  route 4.046ns (75.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.046     5.365    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.472     2.651    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.057ns  (logic 1.351ns (26.711%)  route 3.706ns (73.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.706     5.057    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X33Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.471     2.650    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.940ns  (logic 0.124ns (6.392%)  route 1.816ns (93.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.292     1.292    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.416 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.523     1.940    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.477     2.656    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.427ns (19.595%)  route 1.754ns (80.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.754     2.182    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X33Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.817     1.183    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.288ns  (logic 0.396ns (17.327%)  route 1.892ns (82.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.892     2.288    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.818     1.184    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.300ns  (logic 0.406ns (17.671%)  route 1.894ns (82.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.894     2.300    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X35Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.818     1.184    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y83         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.410ns (17.343%)  route 1.953ns (82.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.953     2.363    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X32Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.817     1.183    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.385ns (16.205%)  route 1.992ns (83.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.992     2.377    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.838     1.204    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.045ns (6.042%)  route 0.700ns (93.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.503     0.503    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.548 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.196     0.745    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                            (clock source 'design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]'  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.351ns (0.000%)  route 0.374ns (0.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    3.725ns = ( 20971524.000 - 20971520.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] fall edge)
                                                  20971520.000 20971520.000 f  
    PS7_X0Y0             PS7                          0.000 20971520.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 20971522.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 20971522.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456 20971524.000 f  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.374 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
    SLICE_X110Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351 20971524.000 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000 20971524.000    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X110Y45        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.702     2.881    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                            (clock source 'design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]'  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.110ns (43.310%)  route 0.144ns (56.690%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.144     1.262    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
    SLICE_X110Y45        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.372 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.372    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X110Y45        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.913     1.279    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE                                         r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.319ns  (logic 0.124ns (3.736%)  route 3.195ns (96.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           2.743     2.743    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.867 r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.452     3.319    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     2.675    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.045ns (3.456%)  route 1.257ns (96.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[1]
                         net (fo=1, routed)           1.117     1.117    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.140     1.302    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.934ns  (logic 2.617ns (37.741%)  route 4.317ns (62.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     9.880    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.934ns  (logic 2.617ns (37.741%)  route 4.317ns (62.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     9.880    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.934ns  (logic 2.617ns (37.741%)  route 4.317ns (62.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     9.880    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.934ns  (logic 2.617ns (37.741%)  route 4.317ns (62.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.686     9.880    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.579     2.758    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 2.617ns (37.781%)  route 4.310ns (62.219%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.679     9.873    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 2.617ns (37.781%)  route 4.310ns (62.219%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.679     9.873    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 2.617ns (37.781%)  route 4.310ns (62.219%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.679     9.873    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 2.617ns (37.781%)  route 4.310ns (62.219%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.679     9.873    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 2.617ns (37.843%)  route 4.299ns (62.157%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.668     9.862    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 2.617ns (37.843%)  route 4.299ns (62.157%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[8]/Q
                         net (fo=3, routed)           1.232     4.597    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt0[10]
    SLICE_X31Y53         LUT1 (Prop_lut1_I0_O)        0.297     4.894 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_i_4_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.426 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.426    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__0_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.540 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.540    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.654 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.654    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__2_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 f  design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt_carry__3/O[1]
                         net (fo=2, routed)           1.096     7.084    design_1_i/Zedboard_AXI_VGA_0/inst/dma_tcnt[23]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.303     7.387 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.387    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_i_5_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.767 r  design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1/CO[3]
                         net (fo=35, routed)          1.303     9.070    design_1_i/Zedboard_AXI_VGA_0/inst/irq1_carry__1_n_0
    SLICE_X21Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.194 r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1/O
                         net (fo=17, routed)          0.668     9.862    design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt[22]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.578     2.757    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/dma_cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.557%)  route 0.064ns (20.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.558     0.894    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/Q
                         net (fo=3, routed)           0.064     1.099    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[3]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.208 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.208    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_4
    SLICE_X34Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.250ns (67.469%)  route 0.121ns (32.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.556     0.892    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y61         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Zedboard_AXI_VGA_0/inst/msbs_px_nco_reg[3]/Q
                         net (fo=2, routed)           0.121     1.153    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[35]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.198 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_2/O
                         net (fo=1, routed)           0.000     1.198    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[32]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.262 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.262    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[32]_i_1_n_4
    SLICE_X34Y62         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.821     1.187    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[35]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.270ns (67.302%)  route 0.131ns (32.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.558     0.894    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[4]/Q
                         net (fo=3, routed)           0.131     1.166    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[4]
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.295 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.295    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1_n_6
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.270ns (66.616%)  route 0.135ns (33.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/Q
                         net (fo=3, routed)           0.135     1.169    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[16]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.298 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.298    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[16]_i_1_n_6
    SLICE_X34Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.824     1.190    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.348ns (84.417%)  route 0.064ns (15.583%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.558     0.894    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/Q
                         net (fo=3, routed)           0.064     1.099    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[3]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.253 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.306 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.306    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1_n_7
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.251ns (60.341%)  route 0.165ns (39.659%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[14]/Q
                         net (fo=3, routed)           0.165     1.199    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[14]
    SLICE_X34Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_3/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[12]_i_3_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.309 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.309    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1_n_5
    SLICE_X34Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.824     1.190    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.361ns (84.893%)  route 0.064ns (15.106%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.558     0.894    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/Q
                         net (fo=3, routed)           0.064     1.099    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[3]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.253 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.319 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.319    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1_n_5
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.311ns (70.695%)  route 0.129ns (29.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[13]/Q
                         net (fo=3, routed)           0.129     1.163    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[13]
    SLICE_X34Y57         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.333 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.333    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[12]_i_1_n_4
    SLICE_X34Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.824     1.190    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.305ns (69.270%)  route 0.135ns (30.730%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.557     0.893    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[16]/Q
                         net (fo=3, routed)           0.135     1.169    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[16]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     1.333 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.333    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[16]_i_1_n_5
    SLICE_X34Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.824     1.190    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y58         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.386ns (85.732%)  route 0.064ns (14.268%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.558     0.894    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/Zedboard_AXI_VGA_0/inst/lsbs_px_nco_reg[3]/Q
                         net (fo=3, routed)           0.064     1.099    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/in[3]
    SLICE_X34Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.144 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2/O
                         net (fo=1, routed)           0.000     1.144    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc[0]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.253 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.253    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[0]_i_1_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.344 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.344    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[4]_i_1_n_4
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.825     1.191    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X34Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_acc_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.575ns (22.233%)  route 2.011ns (77.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.969     4.388    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.119     4.507 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          1.042     5.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 0.575ns (22.233%)  route 2.011ns (77.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.969     4.388    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.119     4.507 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          1.042     5.549    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.495     2.674    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.190ns (19.071%)  route 0.806ns (80.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.563     0.899    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.372     1.412    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.049     1.461 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.434     1.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.190ns (19.071%)  route 0.806ns (80.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.563     0.899    design_1_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X45Y47         FDRE                                         r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.372     1.412    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.049     1.461 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ABURST_Q[0]_i_1/O
                         net (fo=68, routed)          0.434     1.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y45         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y45         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  clk_fpga_1

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.456ns (58.791%)  route 0.320ns (41.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.320     7.121    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.496     2.675    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 0.828ns (18.186%)  route 3.725ns (81.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866    10.899    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     2.751    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 0.828ns (18.186%)  route 3.725ns (81.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866    10.899    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     2.751    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 0.828ns (18.186%)  route 3.725ns (81.814%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.866    10.899    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     2.751    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 0.828ns (18.290%)  route 3.699ns (81.710%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.840    10.873    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X29Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     2.751    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X29Y47         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.333%)  route 3.688ns (81.667%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.830    10.862    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X28Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.572     2.751    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X28Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.828ns (18.346%)  route 3.685ns (81.654%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.827    10.859    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.828ns (18.346%)  route 3.685ns (81.654%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.827    10.859    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.828ns (18.346%)  route 3.685ns (81.654%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.827    10.859    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.828ns (18.346%)  route 3.685ns (81.654%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.666     6.346    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.509     8.311    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_rd
    SLICE_X28Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.435 f  design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4/O
                         net (fo=3, routed)           0.606     9.041    design_1_i/Zedboard_AXI_VGA_0/inst/state_r[3]_i_4_n_0
    SLICE_X24Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.165 f  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4/O
                         net (fo=2, routed)           0.744     9.908    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_4_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    10.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address[31]_i_1/O
                         net (fo=32, routed)          0.827    10.859    design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.573     2.752    design_1_i/Zedboard_AXI_VGA_0/inst/m_axi_aclk
    SLICE_X24Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/ddr_address_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.593%)  route 0.113ns (44.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     2.213 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.113     2.326    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.830     1.196    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.405%)  route 0.171ns (53.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     2.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.171     2.391    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.201%)  route 0.156ns (48.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     2.236 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.156     2.392    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.120%)  route 0.173ns (53.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.148     2.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.173     2.393    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.948%)  route 0.193ns (54.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     2.236 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.193     2.429    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X33Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.115%)  route 0.221ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     2.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.221     2.441    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.562%)  route 0.226ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     2.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.226     2.446    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X33Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.165%)  route 0.216ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.164     2.236 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.216     2.452    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.875%)  route 0.233ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.148     2.220 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.233     2.453    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.467%)  route 0.222ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.561     2.072    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X32Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.164     2.236 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.222     2.458    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X33Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.829     1.195    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 3.128ns (39.106%)  route 4.871ns (60.893%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X33Y56         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[13]/Q
                         net (fo=5, routed)           1.934     5.336    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[1]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.843 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.843    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.156 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2_carry__0/O[3]
                         net (fo=4, routed)           1.169     7.325    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r2[7]
    SLICE_X30Y50         LUT2 (Prop_lut2_I0_O)        0.306     7.631 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.631    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_6_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.007 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.226 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.793     9.019    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5_n_7
    SLICE_X29Y51         LUT2 (Prop_lut2_I1_O)        0.295     9.314 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.314    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_4_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.846 f  design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.975    10.821    design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__1/i__carry__1_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124    10.945 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1/O
                         net (fo=1, routed)           0.000    10.945    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.493     5.623    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 3.603ns (49.493%)  route 3.677ns (50.507%))
  Logic Levels:           9  (CARRY4=5 LUT2=3 LUT4=1)
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.652     2.946    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X35Y53         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[13]/Q
                         net (fo=5, routed)           1.055     4.457    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[1]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.581 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.581    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.131 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.131    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2_carry__0/O[1]
                         net (fo=4, routed)           0.834     6.299    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r2[5]
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.602 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     6.602    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_8__0_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.135 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__0_i_5__0_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.458 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5__0/O[1]
                         net (fo=1, routed)           0.812     8.270    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_5__0_n_6
    SLICE_X31Y47         LUT2 (Prop_lut2_I1_O)        0.306     8.576 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     8.576    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry__1_i_3__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.126 f  design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.976    10.102    design_1_i/Zedboard_AXI_VGA_0/inst/_inferred__2/i__carry__1_n_0
    SLICE_X32Y49         LUT4 (Prop_lut4_I1_O)        0.124    10.226 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1/O
                         net (fo=1, routed)           0.000    10.226    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.493     5.623    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 2.630ns (45.349%)  route 3.169ns (54.651%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.410    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     8.744    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_6
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568     5.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 2.609ns (45.150%)  route 3.169ns (54.850%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.410    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.723 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     8.723    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_4
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568     5.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.704ns  (logic 2.535ns (44.439%)  route 3.169ns (55.561%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.410    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.649 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     8.649    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_5
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568     5.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.699ns  (logic 2.603ns (45.676%)  route 3.096ns (54.324%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.539     7.567    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X26Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.691 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     7.691    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.204    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.321 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.321    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.644 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     8.644    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_6
    SLICE_X26Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X26Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 2.595ns (45.599%)  route 3.096ns (54.401%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.539     7.567    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X26Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.691 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     7.691    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.204 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.204    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.321 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.321    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.636 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     8.636    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__3_n_4
    SLICE_X26Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X26Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 2.519ns (44.282%)  route 3.169ns (55.718%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.698ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.410    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.633 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     8.633    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_7
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.568     5.698    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 2.516ns (44.253%)  route 3.169ns (55.747%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.630 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     8.630    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_6
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.567     5.697    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 2.495ns (44.046%)  route 3.169ns (55.954%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.596     6.699    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X27Y43         LUT3 (Prop_lut3_I2_O)        0.329     7.028 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst_i_2/O
                         net (fo=7, routed)           0.612     7.640    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X25Y39         LUT5 (Prop_lut5_I1_O)        0.124     7.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2/O
                         net (fo=1, routed)           0.000     7.764    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_2__2_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.296 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.296    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.609 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     8.609    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_4
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.567     5.697    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X25Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.247ns (22.047%)  route 0.873ns (77.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.202     2.032    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.856     2.770    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.247ns (22.047%)  route 0.873ns (77.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.202     2.032    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.856     2.770    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X24Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.247ns (21.811%)  route 0.885ns (78.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.214     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.247ns (21.811%)  route 0.885ns (78.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.214     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.247ns (21.811%)  route 0.885ns (78.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.214     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.247ns (21.811%)  route 0.885ns (78.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.214     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.247ns (21.811%)  route 0.885ns (78.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.214     2.044    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.247ns (21.778%)  route 0.887ns (78.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.215     2.046    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.247ns (21.778%)  route 0.887ns (78.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.215     2.046    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.247ns (21.778%)  route 0.887ns (78.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  design_1_i/Zedboard_AXI_VGA_0/inst/total_pixels_reg[31]/Q
                         net (fo=5, routed)           0.672     1.731    design_1_i/Zedboard_AXI_VGA_0/inst/dma_ready
    SLICE_X27Y42         LUT6 (Prop_lut6_I2_O)        0.099     1.830 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.215     2.046    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.857     2.771    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.421%)  route 0.526ns (53.579%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.669     2.963    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.526     3.945    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.493     5.623    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 0.828ns (24.409%)  route 2.564ns (75.591%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.620     4.747    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.124     4.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          1.439     6.309    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.433 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1/O
                         net (fo=1, routed)           0.000     6.433    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.493     5.623    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 0.828ns (27.686%)  route 2.163ns (72.314%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.620     4.747    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X24Y45         LUT4 (Prop_lut4_I2_O)        0.124     4.871 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt[10]_i_2/O
                         net (fo=13, routed)          1.037     5.908    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt0
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.032 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1/O
                         net (fo=1, routed)           0.000     6.032    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.493     5.623    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.704ns (25.452%)  route 2.062ns (74.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.565     5.807    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.704ns (25.452%)  route 2.062ns (74.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.565     5.807    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.704ns (25.452%)  route 2.062ns (74.548%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.565     5.807    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y44         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 0.704ns (25.672%)  route 2.038ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.542     5.783    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 0.704ns (25.672%)  route 2.038ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.542     5.783    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 0.704ns (25.672%)  route 2.038ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.542     5.783    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 0.704ns (25.672%)  route 2.038ns (74.328%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.747     3.041    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X29Y46         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=68, routed)          0.506     4.003    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     4.127 f  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           0.991     5.118    design_1_i/Zedboard_AXI_VGA_0/inst/rst_busy_wr
    SLICE_X27Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.242 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.542     5.783    design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.476     2.655    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.367     3.022 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.017     4.038    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.129 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.569     5.699    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X27Y43         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.575%)  route 0.175ns (55.425%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.563     0.899    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.175     1.215    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.828     2.742    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.715%)  route 0.172ns (57.285%))
  Logic Levels:           0  
  Clock Path Skew:        1.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.588     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X31Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     1.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.172     1.223    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.435%)  route 0.178ns (54.565%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.925    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.148     1.072 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.178     1.250    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.428%)  route 0.175ns (51.572%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.925    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     1.263    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.917%)  route 0.219ns (63.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.588     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X28Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.128     1.052 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.219     1.270    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.074%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.588     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X28Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.229     1.294    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.214%)  route 0.244ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.925    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.244     1.332    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.943%)  route 0.300ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.588     0.924    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X31Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     1.365    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.827     2.741    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X32Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.148ns (30.614%)  route 0.335ns (69.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.925    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     1.072 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.335     1.408    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.855     2.769    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y41         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.066%)  route 0.332ns (66.934%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.589     0.925    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X30Y40         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.332     1.420    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.822     1.188    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.175     1.363 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.522     1.885    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.914 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.854     2.768    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y39         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.280ns  (logic 5.440ns (40.965%)  route 7.840ns (59.035%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.349     7.410    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.355     7.765 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[4]_INST_0/O
                         net (fo=1, routed)           4.726    12.491    VGA_B_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.736    16.227 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.227    VGA_B[0]
    Y21                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.975ns  (logic 5.440ns (41.925%)  route 7.535ns (58.075%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.438     7.499    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.359     7.858 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[7]_INST_0/O
                         net (fo=1, routed)           4.332    12.190    VGA_R_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.732    15.922 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.922    VGA_R[3]
    V18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.916ns  (logic 5.225ns (40.456%)  route 7.691ns (59.544%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.339     7.400    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.329     7.729 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[6]_INST_0/O
                         net (fo=1, routed)           4.587    12.316    VGA_B_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    15.863 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.863    VGA_B[2]
    AB20                                                              r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.899ns  (logic 5.209ns (40.383%)  route 7.690ns (59.617%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.349     7.410    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.329     7.739 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[5]_INST_0/O
                         net (fo=1, routed)           4.576    12.315    VGA_B_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    15.846 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.846    VGA_B[1]
    Y20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.807ns  (logic 5.489ns (42.860%)  route 7.318ns (57.140%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.137     7.198    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.362     7.560 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           4.416    11.976    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.778    15.754 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.754    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 5.189ns (40.707%)  route 7.558ns (59.293%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.438     7.499    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.329     7.828 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[6]_INST_0/O
                         net (fo=1, routed)           4.355    12.183    VGA_R_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    15.693 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.693    VGA_R[2]
    V19                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.700ns  (logic 5.309ns (41.804%)  route 7.391ns (58.196%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.914     7.018    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.358     7.376 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[5]_INST_0/O
                         net (fo=1, routed)           4.515    11.891    VGA_G_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.754    15.645 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.645    VGA_G[1]
    AA22                                                              r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 5.083ns (40.599%)  route 7.436ns (59.401%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          0.914     7.018    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.329     7.347 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[4]_INST_0/O
                         net (fo=1, routed)           4.561    11.907    VGA_G_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    15.464 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.464    VGA_G[0]
    AB22                                                              r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.511ns  (logic 5.467ns (43.694%)  route 7.044ns (56.306%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.653     2.947    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[14]/Q
                         net (fo=5, routed)           1.765     5.230    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.354 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.354    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.904 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.904    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.061 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.339     7.400    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.357     7.757 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           3.940    11.697    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.761    15.458 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.458    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.257ns  (logic 5.064ns (41.312%)  route 7.193ns (58.688%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.651     2.945    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl1_reg[16]/Q
                         net (fo=5, routed)           1.961     5.424    design_1_i/Zedboard_AXI_VGA_0/inst/vlines[4]
    SLICE_X25Y43         LUT4 (Prop_lut4_I2_O)        0.124     5.548 r  design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/Zedboard_AXI_VGA_0/inst/i__carry_i_6__1__0_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.946 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.103 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_inferred__0/i__carry__0/CO[1]
                         net (fo=13, routed)          1.053     7.156    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1
    SLICE_X31Y39         LUT3 (Prop_lut3_I2_O)        0.329     7.485 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[4]_INST_0/O
                         net (fo=1, routed)           4.179    11.664    VGA_R_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    15.202 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.202    VGA_R[0]
    V20                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.061ns  (logic 1.463ns (47.798%)  route 1.598ns (52.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_cntrl2_reg[31]/Q
                         net (fo=2, routed)           0.237     1.295    design_1_i/Zedboard_AXI_VGA_0/inst/vspol
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.340 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_INST_0/O
                         net (fo=1, routed)           1.361     2.702    VGA_VS_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     3.956 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.956    VGA_VS
    Y19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_VDD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.512ns (50.027%)  route 1.510ns (49.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.638     0.974    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y105        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vdd_reg/Q
                         net (fo=1, routed)           1.510     2.625    OLED_VDD_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     3.997 r  OLED_VDD_OBUF_inst/O
                         net (fo=0)                   0.000     3.997    OLED_VDD
    U12                                                               r  OLED_VDD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_VBAT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.542ns (50.739%)  route 1.497ns (49.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.638     0.974    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y103        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_vbat_reg/Q
                         net (fo=1, routed)           1.497     2.635    OLED_VBAT_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.378     4.014 r  OLED_VBAT_OBUF_inst/O
                         net (fo=0)                   0.000     4.014    OLED_VBAT
    U11                                                               r  OLED_VBAT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_DC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.404ns (45.594%)  route 1.676ns (54.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.635     0.971    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_dc_reg/Q
                         net (fo=1, routed)           1.676     2.811    OLED_DC_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.240     4.051 r  OLED_DC_OBUF_inst/O
                         net (fo=0)                   0.000     4.051    OLED_DC
    U10                                                               r  OLED_DC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_RES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.388ns (44.196%)  route 1.752ns (55.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.638     0.974    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y105        FDRE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/temp_res_reg/Q
                         net (fo=1, routed)           1.752     2.890    OLED_RES_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.224     4.114 r  OLED_RES_OBUF_inst/O
                         net (fo=0)                   0.000     4.114    OLED_RES
    U9                                                                r  OLED_RES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.448ns (43.446%)  route 1.885ns (56.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.555     0.891    design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/s00_axi_aclk
    SLICE_X43Y91         FDSE                                         r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.141     1.032 r  design_1_i/Zedboard_OLED_v1_0_0/inst/Zedboard_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_reg/Q
                         net (fo=1, routed)           1.885     2.916    OLED_SDIN_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         1.307     4.223 r  OLED_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    OLED_SDIN
    AA12                                                              r  OLED_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.428ns (41.568%)  route 2.007ns (58.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.559     0.895    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X33Y51         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl2_reg[31]/Q
                         net (fo=2, routed)           0.239     1.274    design_1_i/Zedboard_AXI_VGA_0/inst/hspol
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.319 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_INST_0/O
                         net (fo=1, routed)           1.768     3.088    VGA_HS_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     4.330 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     4.330    VGA_HS
    AA19                                                              r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.654ns  (logic 1.693ns (46.329%)  route 1.961ns (53.671%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/Q
                         net (fo=5, routed)           0.395     1.448    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[7]
    SLICE_X24Y43         LUT4 (Prop_lut4_I1_O)        0.042     1.490 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.490    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.582 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.582    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.627 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.406     2.033    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.114     2.147 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[6]_INST_0/O
                         net (fo=1, routed)           1.160     3.307    VGA_G_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.259     4.566 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.566    VGA_G[2]
    AB21                                                              r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.733ns  (logic 1.721ns (46.106%)  route 2.012ns (53.894%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.576     0.912    design_1_i/Zedboard_AXI_VGA_0/inst/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cntrl1_reg[19]/Q
                         net (fo=5, routed)           0.395     1.448    design_1_i/Zedboard_AXI_VGA_0/inst/hpixels[7]
    SLICE_X24Y43         LUT4 (Prop_lut4_I1_O)        0.042     1.490 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.490    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_1_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.582 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.582    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.627 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.410     2.037    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.118     2.155 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[5]_INST_0/O
                         net (fo=1, routed)           1.207     3.361    VGA_R_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         1.283     4.644 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.644    VGA_R[1]
    U20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.761ns  (logic 1.363ns (36.243%)  route 2.398ns (63.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.563     0.899    design_1_i/ZedBoard_InterCPU_IRQ_0/inst/s_axi_aclk
    SLICE_X30Y75         FDRE                                         r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_1_i/ZedBoard_InterCPU_IRQ_0/inst/ctrl_reg_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           2.398     3.444    lopt
    G17                  OBUF (Prop_obuf_I_O)         1.215     4.659 r  USB_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     4.659    USB_RESET
    G17                                                               r  USB_RESET (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.259ns  (logic 5.516ns (44.996%)  route 6.743ns (55.004%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.349     9.867    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.355    10.222 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[4]_INST_0/O
                         net (fo=1, routed)           4.726    14.948    VGA_B_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.736    18.684 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.684    VGA_B[0]
    Y21                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.954ns  (logic 5.516ns (46.141%)  route 6.438ns (53.859%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.438     9.956    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.359    10.315 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[7]_INST_0/O
                         net (fo=1, routed)           4.332    14.647    VGA_R_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.732    18.379 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.379    VGA_R[3]
    V18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 5.301ns (44.568%)  route 6.594ns (55.432%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.339     9.857    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.329    10.186 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[6]_INST_0/O
                         net (fo=1, routed)           4.587    14.772    VGA_B_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    18.320 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.320    VGA_B[2]
    AB20                                                              r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.878ns  (logic 5.285ns (44.494%)  route 6.593ns (55.506%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.349     9.867    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.329    10.196 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[5]_INST_0/O
                         net (fo=1, routed)           4.576    14.772    VGA_B_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    18.302 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.302    VGA_B[1]
    Y20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.786ns  (logic 5.565ns (47.217%)  route 6.221ns (52.783%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.137     9.655    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.362    10.017 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           4.416    14.433    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.778    18.210 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.210    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 5.265ns (44.899%)  route 6.461ns (55.101%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.438     9.956    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.329    10.285 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[6]_INST_0/O
                         net (fo=1, routed)           4.355    14.639    VGA_R_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    18.150 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.150    VGA_R[2]
    V19                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.637ns  (logic 5.537ns (47.580%)  route 6.100ns (52.420%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.917     9.435    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.358     9.793 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[5]_INST_0/O
                         net (fo=1, routed)           4.515    14.308    VGA_G_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.754    18.062 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.062    VGA_G[1]
    AA22                                                              r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.490ns  (logic 5.543ns (48.238%)  route 5.947ns (51.762%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.339     9.857    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.357    10.214 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           3.940    14.154    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.761    17.915 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.915    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.457ns  (logic 5.311ns (46.354%)  route 6.146ns (53.646%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          0.917     9.435    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X26Y40         LUT3 (Prop_lut3_I1_O)        0.329     9.764 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[4]_INST_0/O
                         net (fo=1, routed)           4.561    14.325    VGA_G_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    17.881 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.881    VGA_G[0]
    AB22                                                              r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 5.292ns (47.350%)  route 5.884ns (52.650%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         1.648     2.942    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           1.181     4.579    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.680 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         1.745     6.425    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X25Y42         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.419     6.844 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]/Q
                         net (fo=13, routed)          0.668     7.512    design_1_i/Zedboard_AXI_VGA_0/inst/h_cnt_reg[2]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.299     7.811 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.811    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_i_7_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.361 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.361    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.518 r  design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en1_carry__0/CO[1]
                         net (fo=13, routed)          1.037     9.555    design_1_i/Zedboard_AXI_VGA_0/inst/vgamem_rd_en15_in
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.329     9.884 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[4]_INST_0/O
                         net (fo=1, routed)           4.179    14.063    VGA_R_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    17.600 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.600    VGA_R[0]
    V20                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.033ns  (logic 1.463ns (48.242%)  route 1.570ns (51.758%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.563     2.074    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     2.238 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r_reg/Q
                         net (fo=2, routed)           0.208     2.446    design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_r
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.491 r  design_1_i/Zedboard_AXI_VGA_0/inst/v_sync_INST_0/O
                         net (fo=1, routed)           1.361     3.853    VGA_VS_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.254     5.107 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     5.107    VGA_VS
    Y19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.182ns  (logic 1.532ns (48.143%)  route 1.650ns (51.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.597     2.108    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.312 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DOBDO[3]
                         net (fo=1, routed)           0.444     2.756    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[21]
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.801 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[5]_INST_0/O
                         net (fo=1, routed)           1.207     4.007    VGA_R_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         1.283     5.290 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.290    VGA_R[1]
    U20                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.508ns (46.381%)  route 1.743ns (53.619%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.628     2.139    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     2.343 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[5]
                         net (fo=1, routed)           0.583     2.926    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[14]
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.971 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[6]_INST_0/O
                         net (fo=1, routed)           1.160     4.131    VGA_G_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.259     5.390 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.390    VGA_G[2]
    AB21                                                              r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.439ns  (logic 1.461ns (42.470%)  route 1.979ns (57.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.597     2.108    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.312 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DOBDO[4]
                         net (fo=1, routed)           0.355     2.667    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[22]
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.712 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[6]_INST_0/O
                         net (fo=1, routed)           1.624     4.336    VGA_R_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.212     5.547 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.547    VGA_R[2]
    V19                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 1.451ns (41.389%)  route 2.054ns (58.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.563     2.074    design_1_i/Zedboard_AXI_VGA_0/inst/px_clk
    SLICE_X32Y49         FDRE                                         r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     2.238 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r_reg/Q
                         net (fo=2, routed)           0.286     2.524    design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_r
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.569 r  design_1_i/Zedboard_AXI_VGA_0/inst/h_sync_INST_0/O
                         net (fo=1, routed)           1.768     4.337    VGA_HS_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.242     5.579 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.579    VGA_HS
    AA19                                                              r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.487ns (42.814%)  route 1.987ns (57.186%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.597     2.108    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.312 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DOBDO[2]
                         net (fo=1, routed)           0.438     2.750    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[20]
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.045     2.795 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[4]_INST_0/O
                         net (fo=1, routed)           1.549     4.344    VGA_R_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         1.238     5.582 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.582    VGA_R[0]
    V20                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.504ns  (logic 1.561ns (44.563%)  route 1.942ns (55.437%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.629     2.140    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     2.344 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DOBDO[7]
                         net (fo=1, routed)           0.543     2.887    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[7]
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.047     2.934 r  design_1_i/Zedboard_AXI_VGA_0/inst/b[7]_INST_0/O
                         net (fo=1, routed)           1.399     4.334    VGA_B_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         1.310     5.644 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.644    VGA_B[3]
    AB19                                                              r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.529ns  (logic 1.575ns (44.625%)  route 1.954ns (55.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.628     2.139    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.343 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[6]
                         net (fo=1, routed)           0.306     2.650    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[15]
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.049     2.699 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[7]_INST_0/O
                         net (fo=1, routed)           1.648     4.346    VGA_G_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         1.322     5.668 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.668    VGA_G[3]
    AA21                                                              r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.565ns  (logic 1.550ns (43.468%)  route 2.015ns (56.532%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.597     2.108    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.204     2.312 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DOBDO[5]
                         net (fo=1, routed)           0.418     2.730    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[23]
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.051     2.781 r  design_1_i/Zedboard_AXI_VGA_0/inst/r[7]_INST_0/O
                         net (fo=1, routed)           1.597     4.379    VGA_R_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         1.295     5.673 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.673    VGA_R[3]
    V18                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.695ns  (logic 1.565ns (42.344%)  route 2.130ns (57.656%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/px_nco_phase[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=568, routed)         0.554     0.890    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/m_axi_aclk
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_nco/phase_out_reg[35]/Q
                         net (fo=1, routed)           0.455     1.485    design_1_i/Zedboard_AXI_VGA_0/inst/px_nco_phase[35]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.511 r  design_1_i/Zedboard_AXI_VGA_0/inst/px_clk_bufg/O
                         net (fo=108, routed)         0.628     2.139    design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.343 r  design_1_i/Zedboard_AXI_VGA_0/inst/fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DOBDO[4]
                         net (fo=1, routed)           0.447     2.791    design_1_i/Zedboard_AXI_VGA_0/inst/rgb_data[13]
    SLICE_X26Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.836 r  design_1_i/Zedboard_AXI_VGA_0/inst/g[5]_INST_0/O
                         net (fo=1, routed)           1.683     4.519    VGA_G_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         1.316     5.834 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.834    VGA_G[1]
    AA22                                                              r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.292ns  (logic 3.958ns (54.280%)  route 3.334ns (45.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.648     4.280    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     4.736 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           3.334     8.070    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.572 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.572    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 3.987ns (67.973%)  route 1.879ns (32.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.648     4.280    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     4.736 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           1.879     6.615    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    10.146 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.146    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.805ns  (logic 3.970ns (68.384%)  route 1.835ns (31.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           1.835     6.586    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    10.100 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.100    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.993ns (68.631%)  route 1.825ns (31.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.648     4.280    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     4.736 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           1.825     6.561    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    10.098 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.098    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.968ns (68.624%)  route 1.814ns (31.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.648     4.280    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     4.736 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           1.814     6.550    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    10.063 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.063    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.672ns  (logic 3.987ns (70.291%)  route 1.685ns (29.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           1.685     6.436    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.967 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.967    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.986ns (70.412%)  route 1.675ns (29.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           1.675     6.426    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     9.955 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.955    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.655ns  (logic 3.978ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        1.882     3.176    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.456     3.632 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.663     4.295    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     4.751 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           1.676     6.427    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.949 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.949    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.364ns (79.891%)  route 0.343ns (20.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           0.343     1.868    LED_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.091 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.091    LED[0]
    T22                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.373ns (80.380%)  route 0.335ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.335     1.859    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.091 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.091    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.372ns (80.000%)  route 0.343ns (20.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           0.343     1.867    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.098 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.098    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.354ns (77.097%)  route 0.402ns (22.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.402     1.924    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.137 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.137    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.356ns (77.073%)  route 0.403ns (22.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.265     1.383    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y46        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.524 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.403     1.927    LED_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.142 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.142    LED[1]
    T21                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.379ns (77.862%)  route 0.392ns (22.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.392     1.914    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.151 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.151    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.373ns (76.678%)  route 0.418ns (23.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=2, routed)           0.418     1.939    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.171 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.171    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]  {rise@0.000ns fall@20971520.000ns period=41943040.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.344ns (55.823%)  route 1.064ns (44.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3021, routed)        0.642     0.978    design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X110Y45        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=9, routed)           0.262     1.381    design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X113Y47        FDRE                                         r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           1.064     2.585    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.788 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.788    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





