$date
	Mon May 13 23:02:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module counter_circuit $end
$var wire 1 " clk $end
$var wire 4 $ q [3:0] $end
$var wire 1 # reset $end
$var wire 4 % d_temp [3:0] $end
$var reg 4 & q_temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1111 %
b0 $
1#
0"
b0 !
$end
#10000
1"
#20000
0#
0"
#30000
b1110 %
b1111 !
b1111 $
b1111 &
1"
#40000
0"
#50000
b1101 %
b1110 !
b1110 $
b1110 &
1"
#60000
0"
#70000
b1100 %
b1101 !
b1101 $
b1101 &
1"
#80000
0"
#90000
b1011 %
b1100 !
b1100 $
b1100 &
1"
#100000
0"
