<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2678881-A1" country="EP" doc-number="2678881" kind="A1" date="20140101" family-id="43904252" file-reference-id="269055" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146550642" ucid="EP-2678881-A1"><document-id><country>EP</country><doc-number>2678881</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12708921-A" is-representative="NO"><document-id mxw-id="PAPP154824565" load-source="docdb" format="epo"><country>EP</country><doc-number>12708921</doc-number><kind>A</kind><date>20120224</date><lang>EN</lang></document-id><document-id mxw-id="PAPP189754550" load-source="docdb" format="original"><country>EP</country><doc-number>12708921.7</doc-number><date>20120224</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140445776" ucid="GB-201103342-A" load-source="docdb"><document-id format="epo"><country>GB</country><doc-number>201103342</doc-number><kind>A</kind><date>20110226</date></document-id></priority-claim><priority-claim mxw-id="PPC140455425" ucid="GB-2012000190-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>GB</country><doc-number>2012000190</doc-number><kind>W</kind><date>20120224</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988131992" load-source="docdb">H01L  21/02        20060101AFI20120914BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988135933" load-source="docdb">H01L  33/00        20100101ALI20120914BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2001293863" load-source="docdb" scheme="CPC">H01S   5/3412      20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001294487" load-source="docdb" scheme="CPC">H01S2301/173       20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001294605" load-source="docdb" scheme="CPC">H01S   5/22        20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001294689" load-source="docdb" scheme="CPC">H01S   5/2036      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001294927" load-source="docdb" scheme="CPC">H01L  21/02631     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001297389" load-source="docdb" scheme="CPC">H01L  21/02505     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001297693" load-source="docdb" scheme="CPC">H01L  21/02433     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001297757" load-source="docdb" scheme="CPC">H01L  21/02499     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001298076" load-source="docdb" scheme="CPC">H01L  21/02381     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001298541" load-source="docdb" scheme="CPC">H01L  21/02491     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001299436" load-source="docdb" scheme="CPC">H01L  21/02463     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001300969" load-source="docdb" scheme="CPC">H01S   5/0218      20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001301010" load-source="docdb" scheme="CPC">H01L  21/02546     20130101 LI20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001301227" load-source="docdb" scheme="CPC">H01S   5/0014      20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2001303878" load-source="docdb" scheme="CPC">H01S   5/06216     20130101 LA20151110BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001016996" load-source="docdb" scheme="CPC">B82Y  40/00        20130101 LA20140109BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001016997" load-source="docdb" scheme="CPC">H01S   5/3013      20130101 LI20140109BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001016998" load-source="docdb" scheme="CPC">H01L  29/267       20130101 FI20140109BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132184410" lang="DE" load-source="patent-office">HALBLEITERBAUELEMENT UND VERFAHREN ZU SEINER HERSTELLUNG</invention-title><invention-title mxw-id="PT132184411" lang="EN" load-source="patent-office">SEMICONDUCTOR DEVICE AND FABRICATION METHOD</invention-title><invention-title mxw-id="PT132184412" lang="FR" load-source="patent-office">DISPOSITIF À SEMI-CONDUCTEUR ET PROCÉDÉ DE FABRICATION</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918165074" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>UCL BUSINESS PLC</last-name><address><country>GB</country></address></addressbook></applicant><applicant mxw-id="PPAR918158726" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>UCL BUSINESS PLC</last-name></addressbook></applicant><applicant mxw-id="PPAR918986087" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>UCL Business PLC</last-name><iid>101069250</iid><address><street>97 Tottenham Court Road</street><city>London W1T 4TP</city><country>GB</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918155430" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LIU HUIYUN</last-name><address><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR918144351" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LIU, Huiyun</last-name></addressbook></inventor><inventor mxw-id="PPAR918993758" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LIU, Huiyun</last-name><address><street>Department of Electronic and Electrical Engineering University College London Torrington Place</street><city>London WC1E 7JE</city><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR918157266" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SEEDS ALWYN JOHN</last-name><address><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR918133162" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SEEDS, ALWYN, JOHN</last-name></addressbook></inventor><inventor mxw-id="PPAR918986692" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SEEDS, ALWYN, JOHN</last-name><address><street>Department of Electronic and Electrical Engineering University College London Torrington Place</street><city>London WC1E 7JE</city><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR918144608" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>POZZI FRANCESCA</last-name><address><country>GB</country></address></addressbook></inventor><inventor mxw-id="PPAR918138665" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>POZZI, Francesca</last-name></addressbook></inventor><inventor mxw-id="PPAR918988146" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>POZZI, Francesca</last-name><address><street>Department of Electronic and Electrical Engineering University College London Torrington Place</street><city>London WC1E 7JE</city><country>GB</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918983236" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Tyson, Robin Edward</last-name><iid>100043476</iid><address><street>J A Kemp 14 South Square Gray's Inn</street><city>LONDON WC1R 5JJ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="GB-2012000190-W"><document-id><country>GB</country><doc-number>2012000190</doc-number><kind>W</kind><date>20120224</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012114074-A1"><document-id><country>WO</country><doc-number>2012114074</doc-number><kind>A1</kind><date>20120830</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548921564" load-source="docdb">AL</country><country mxw-id="DS548914496" load-source="docdb">AT</country><country mxw-id="DS548812751" load-source="docdb">BE</country><country mxw-id="DS548911018" load-source="docdb">BG</country><country mxw-id="DS548832992" load-source="docdb">CH</country><country mxw-id="DS548812752" load-source="docdb">CY</country><country mxw-id="DS548895307" load-source="docdb">CZ</country><country mxw-id="DS548921565" load-source="docdb">DE</country><country mxw-id="DS548812753" load-source="docdb">DK</country><country mxw-id="DS548812754" load-source="docdb">EE</country><country mxw-id="DS548913461" load-source="docdb">ES</country><country mxw-id="DS548911019" load-source="docdb">FI</country><country mxw-id="DS548911020" load-source="docdb">FR</country><country mxw-id="DS548921566" load-source="docdb">GB</country><country mxw-id="DS548812755" load-source="docdb">GR</country><country mxw-id="DS548921567" load-source="docdb">HR</country><country mxw-id="DS548895308" load-source="docdb">HU</country><country mxw-id="DS548832993" load-source="docdb">IE</country><country mxw-id="DS548812756" load-source="docdb">IS</country><country mxw-id="DS548911021" load-source="docdb">IT</country><country mxw-id="DS548812757" load-source="docdb">LI</country><country mxw-id="DS548911094" load-source="docdb">LT</country><country mxw-id="DS548914497" load-source="docdb">LU</country><country mxw-id="DS548911095" load-source="docdb">LV</country><country mxw-id="DS548911096" load-source="docdb">MC</country><country mxw-id="DS548914702" load-source="docdb">MK</country><country mxw-id="DS548914703" load-source="docdb">MT</country><country mxw-id="DS548913470" load-source="docdb">NL</country><country mxw-id="DS548860350" load-source="docdb">NO</country><country mxw-id="DS548913471" load-source="docdb">PL</country><country mxw-id="DS548914704" load-source="docdb">PT</country><country mxw-id="DS548832994" load-source="docdb">RO</country><country mxw-id="DS548914705" load-source="docdb">RS</country><country mxw-id="DS548913472" load-source="docdb">SE</country><country mxw-id="DS548895309" load-source="docdb">SI</country><country mxw-id="DS548860351" load-source="docdb">SK</country><country mxw-id="DS548860352" load-source="docdb">SM</country><country mxw-id="DS548911097" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99624627" ref-ucid="WO-2012114074-A1" lang="EN" load-source="patent-office"><p num="0000">A semiconductor device is disclosed comprising: a substrate having a surface comprising germanium; a layer of gallium on said surface; and a layer of gallium arsenide on the gallium covered surface. The semiconductor heterostructure of gallium arsenide on germanium is fabricated by the steps of: protecting by a shutter a surface comprising germanium in an environment having a partial pressure of arsenic less than 10<sup>-8</sup>torr; epitaxially growing a layer of gallium on the said surface immediately after exposure of said surface; and epitaxially growing a layer of gallium arsenide on the gallium covered surface.</p></abstract><abstract mxw-id="PA99823211" ref-ucid="WO-2012114074-A1" lang="EN" source="national office" load-source="docdb"><p>A semiconductor device is disclosed comprising: a substrate having a surface comprising germanium; a layer of gallium on said surface; and a layer of gallium arsenide on the gallium covered surface. The semiconductor heterostructure of gallium arsenide on germanium is fabricated by the steps of: protecting by a shutter a surface comprising germanium in an environment having a partial pressure of arsenic less than 10-8torr; epitaxially growing a layer of gallium on the said surface immediately after exposure of said surface; and epitaxially growing a layer of gallium arsenide on the gallium covered surface.</p></abstract><abstract mxw-id="PA99624628" ref-ucid="WO-2012114074-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention a trait à un dispositif à semi-conducteur qui comprend : un substrat qui est doté d'une surface comprenant du germanium ; une couche de gallium sur ladite surface ; et une couche d'arséniure de gallium sur la surface recouverte de gallium. L'hétérostructure semi-conductrice d'arséniure de gallium sur germanium est fabriquée au moyen des étapes consistant : à protéger par l'intermédiaire d'un obturateur une surface comprenant du germanium dans un environnement qui est doté d'une pression partielle d'arsenic inférieure à 10<sup>-8</sup> torr ; à procéder à la croissance épitaxiale d'une couche de gallium sur ladite surface immédiatement après l'exposition de ladite surface ; et à procéder à la croissance épitaxiale d'une couche d'arséniure de gallium sur la surface recouverte de gallium.</p></abstract><abstract mxw-id="PA99823212" ref-ucid="WO-2012114074-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention a trait à un dispositif à semi-conducteur qui comprend : un substrat qui est doté d'une surface comprenant du germanium ; une couche de gallium sur ladite surface ; et une couche d'arséniure de gallium sur la surface recouverte de gallium. L'hétérostructure semi-conductrice d'arséniure de gallium sur germanium est fabriquée au moyen des étapes consistant : à protéger par l'intermédiaire d'un obturateur une surface comprenant du germanium dans un environnement qui est doté d'une pression partielle d'arsenic inférieure à 10-8 torr ; à procéder à la croissance épitaxiale d'une couche de gallium sur ladite surface immédiatement après l'exposition de ladite surface ; et à procéder à la croissance épitaxiale d'une couche d'arséniure de gallium sur la surface recouverte de gallium.</p></abstract><description mxw-id="PDES50931032" ref-ucid="WO-2012114074-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> Semiconductor Device and Fabrication Method </p><p id="p0002" num="0002">The present invention relates to a semiconductor device and a method of fabrication thereof, in particular relating to III-V compounds grown on germanium. </p><p id="p0003" num="0003"> Incorporating photonic components into silicon microelectronics has been the impetus behind the development of Si photonics for the last 20 years. Although Si-based light generation and modulation technologies have been explored extensively, a Si-based laser has been considered as the holy grail of silicon photonics because (i) it is the most important active photonic device, (ii) the potential payoff is most significant, and (iii) it is one of the most difficult challenges to realize among all the Si photonic components. Si and Ge have an indirect band structure, which means radiative recombination events do not occur frequently and accordingly, radiative recombination processes for emitters are insignificant compared to non- radiative recombination. Direct band-gap III-V compounds have robust photonic properties that can be utilised for many photonics applications. Integrating 111-V photonic components with Si microelectronics would thus provide the ideal solution for Si photonics. To date, the most successful approach to the realisation of high performance III-V lasers on silicon has been hybrid integration using wafer bonding, which has yielded devices capable of operating at substrate temperatures up to 60 °C. However, despite research activities stretching back over 20 years, the direct monolithic integration of III-V lasers on Si substrates continues to present huge implementation challenges. </p><p id="p0004" num="0004"> The main challenge in realising III-V devices on Si stems from the formation of two types of defects; anti-phase boundaries (APBs) and threading dislocations (TDs). The most severe problem in III-V on Si integration is the formation of high-density TDs due to the lattice mismatch between III-V compounds and Si. TDs are well known to act as non-radiative recombination centres and to promote dark line defects in the operation of semiconductor laser diodes, hence reducing optoelectronic conversion efficiency and device lifetime, while increasing the drive current. To avoid the formation of TDs, an alternative to direct growth of GaAs on Si substrate is to use an intermediate epitaxial layer, which creates a near-GaAs lattice constant but has few defects. Because the Ge lattice constant is very closely lattice-matched (only 0.08% mismatch) to GaAs, Ge-coated Si layers have been widely employed as an ideal "virtual substrate" for subsequent GaAs growth. Several techniques for minimizing the TD density in the Ge layer have become well established. Note that as the scaling of Si microelectronics devices approaches the 22 nm node, Ge epilayers replace Si as p-channel 
<!-- EPO <DP n="4"/>-->
 materials in complementary metal-oxide-semiconductor (CMOS) devices on Si substrates, due to Ge's much higher hole mobility than that of Si. Therefore, the major challenge for incorporating III-V photonic components into future Si microelectronics is to fabricate 11I-V layers directly on Ge/Si, instead of directly on a Si substrate. However, Hl-V laser diodes have not become well established on Ge/Si or Ge substrates so far because of the formation of APB defects. III-V compound materials are composed of two different atomic sublattices. Sublattice shift may nucleate during epitaxial growth of III-V on Si or Ge. Sheets of wrong nearest neighbour bonds, i.e., APB can occur. APBs are planar defects, which debilitate device performance by acting as nonradiative recombination centres. Some of the TDs generated at the Ge/Si virtual substrates and APB generated at the Ill-V/Ge interface will propagate through the 111-V layers. For conventional III-V quantum well (QW) devices, any TD or APB propagating through the QWs will become a nonradiative recombination centre, and hence degrade the whole device performance, leading to a high threshold current density for III-V QW laser diodes on Ge and Si substrates. </p><p id="p0005" num="0005"> In the past decade, III-V quantum dot (QD) - semiconductor nanosize crystal - lasers have been demonstrated with a significantly lower threshold current density than traditional semiconductor QW lasers and offering temperature-insensitive operation above room temperature. Furthermore, QD structures offer other unique advantages over conventional QWs for semiconductor laser diodes, including lower sensitivity to defects and filtering the APBs and TDs. In the case of relatively high TD density in the active region, one TD in the active region can only "kill" one or a few dots. It will not affect the majority of dots, and hence will not significantly degrade the performance of QD devices on Ge or Si substrates. These novel attributes of QD technology are very promising for the development of III-V QD lasers on Ge substrates, hence on Ge/Si substrates. Recently, the growth of InAs/GaAs QD epitaxial materials on a Ge substrate has been demonstrated. However the emission of Ge-based InAs/GaAs QDs is only at around 1.1 μιτι wavelength below room temperature, and there has been no prior report on the realisation of laser diodes. </p><p id="p0006" num="0006"> The present invention seeks to alleviate, at least partially, some or any of the above problems. </p><p id="p0007" num="0007"> According to one aspect of the present invention there is provided a method of fabricating a semiconductor heterostructure of gallium arsenide on germanium comprising the steps of: </p><p id="p0008" num="0008"> protecting by a shutter a surface comprising germanium in an environment having 
<!-- EPO <DP n="5"/>-->
 a partial pressure of arsenic less than 10<sup>"</sup> torr; </p><p id="p0009" num="0009"> epitaxially growing a layer of gallium on the said surface immediately after exposure of said surface; and </p><p id="p0010" num="0010"> epitaxially growing a layer of gallium arsenide on the gallium covered surface.</p><p id="p0011" num="0011">According to another aspect of the present there is provided a semiconductor device comprising: </p><p id="p0012" num="0012"> a substrate having a surface comprising germanium; </p><p id="p0013" num="0013"> a layer of gallium on said surface; and </p><p id="p0014" num="0014"> a layer of gallium arsenide on the gallium covered surface. </p><p id="p0015" num="0015"> Preferably, the semiconductor device is fabricated according to the method of the invention. </p><p id="p0016" num="0016"> Embodiments of this invention stem from the finding that during the process of fabricating semiconductor devices based upon IU-V compounds, the shutter covering a germanium surface can be used to block arsenic, thus producing a drastic change in the step structure of the germanium surface in an environment with arsenic in the background. Initiation of gallium arsenide with the typical procedure of using self-terminating As layer produces poor gallium arsenide surface morphology due to antiphase domains, even with large miscut of the (100) surface, for example 6° off cut substrates. Initiation of gallium arsenide growth with approximately I monolayer of gallium, i.e., gallium prelayer results in a very much smoother surface morphology for the gallium arsenide layer. However, germanium will be terminated with arsenic from the background arsenic pressure during the preparation of the germanium epitaxial layer, such as dioxide and annealing processing, prior to the deposition of the gallium prelayer. To prevent arsenic deposition, the shutter directly covering the germanium is applied until just before depositing gallium. This approach yields a surface substantially free of arsenic. Gallium is then deposited on the surface followed by the growth of a layer of gallium arsenide. The improved method has been employed to make HI-V laser diodes on germanium substrates with very low threshold current density at room temperature and can be used for the fabrication of a wide range of other electronic and opto-electronic devices. </p><p id="p0017" num="0017">Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings in which: </p><p id="p0018" num="0018"> Figs. 1(a) and 1(b) show atomic force microscope images of the surface morphology for 
<!-- EPO <DP n="6"/>-->
 GaAs grown on a Ge substrate for (a) comparative example and (b) according to an embodiment of the invention; </p><p id="p0019" num="0019"> Fig. 2 shows photoluminescence spectra, and an inset atomic force microscope image, for quantum dot structures; </p><p id="p0020" num="0020"> Fig. 3 illustrates schematically the layer structure for an InAs quantum-dot laser diode;</p><p id="p0021" num="0021">Fig. 4 shows room-temperature emission spectra for a quantum dot laser at different drive currents; and </p><p id="p0022" num="0022"> Figs. 5(a) and 5(b) show plots of light output power against current for quantum dot laser diodes, with 5(a) being at room temperature and 5(b) showing results for a range of various substrate temperatures. </p><p id="p0023" num="0023">Here, we describe the first III-V QD laser diode on a Ge substrate. Solid-source molecular beam epitaxy ( BE) growth of GaAs buffer layers on (100) Ge (GaAs/Ge) substrates, off-cut 6° towards the [1 1 1 ] plane was performed with an As initial layer </p><p id="p0024" num="0024">(comparative example) or Ga initial layer (embodying the invention). Figs. 1(a) and 1(b) are 5x5 urn<sup>2</sup> atomic force microscopy (AFM) images of the surface morphology for 1.2 μηι GaAs buffer layer on Ge substrates with As prelayer (a) and Ga prelayer (b) growth techniques. Initiation of GaAs with the typical procedure of using self-terminating As layer produces poor GaAs surface morphology due to APBs, see Fig. 1(a), despite the large miscut of the (100) surface. However, initiation of GaAs growth with approximately 1 monolayer of Ga, i.e., Ga prelayer results in a very much smoother surface morphology for the GaAs layer, see Fig. 1 (b), which indicates the formation of a single-domain GaAs buffer layer on Ge substrate. </p><p id="p0025" num="0025"> Next, an InAs/InGaAs dot-in-a-well (DWELL) structure was fabricated on the single- domain GaAs buffer layer. The inset of Fig. 2 shows the 1 x 1 μηι<sup>2</sup> Atomic Force Microscopy (AFM) image of the uncapped InAs QDs grown on GaAs/Ge, from which a QD density of about 4.5 <sup>χ</sup> 10<sup>10</sup> cm<sup>"2</sup> is obtained. The InAs QDs randomly distribute on the surface, as on GaAs(l 00) substrates. This morphology of InAs QDs is significantly different to that of InAs QDs grown on a Ge-on-insulator-on-Si substrate by metal organic chemical vapor deposition, in which APBs were observed and the InAs QDs were lined with a preferential orientation along [1 10] direction with bimodal size distribution. Figure 2 compares the room-temperature photoluminescence (PL) spectra of the capped InAs QDs grown on Ge and GaAs substrates. The InAs QD PL intensity on the Ge substrate is almost identical to that of QDs grown on a 
<!-- EPO <DP n="7"/>-->
 GaAs substrate, and used for the fabrication of high-performance 1300-nm InAs/GaAs QD lasers with extremely low threshold current density. The ground-state emission of the QDs grown on the Ge substrate takes place at 1291 nm, and the peak yields a full width at half maximum (FWHM) of 29.8 meV. The FWHM is remarkably narrow, and close to the state-of- the-art value for QDs on GaAs substrates. </p><p id="p0026" num="0026"> Standard 5-Iayer 1300-nm InAs/InGaAs DWELL lasers (quantum-dot laser diode) were fabricated on the GaAs/Ge substrate. The device structure is shown in Fig. 3. The cladding layers are typically 1.5 μιη thick, the guiding layers 55 nm thick, and the contacting layer 300 nm thick. Broad-area devices with cavities of width 100 μιη and length 10 mm were fabricated with as-cleaved facets. Figure 4 shows a series of room-temperature spontaneous and lasing emission spectra of these QD laser diodes operating below and above threshold (the lowest curve corresponding to the lowest current, and the intensity increasing with increasing current value). The laser diode was driven in pulsed-current mode with a pulse duration of 5 ns and a repetition frequency of 10 kHz. Spontaneous emission can be observed at a peak wavelength of approximately 1270 nm with FWHM of 38 meV at a current of 20 mA. The peak of the spontaneous emission shifts to shorter wavelength and becomes narrower with increasing injection current. This is due to the gain saturation of the bigger dots emitting at longer wavelength. Lasing emission with peak wavelength of 1255 nm can be observed at a current of 350 mA, as shown Fig. 4. On increasing the injection current, the lasing peak emission slightly shifts to longer wavelength with multimode spectra appearing. This redshift of lasing wavelength could be related to the poor thermal resistance of this device, because the laser diode was tested without substrate bonding, thinning and heat-sinking. </p><p id="p0027" num="0027"> Figure 5(a) shows the device light output power against current characteristics at room temperature. The measured output power from one facet is close to 17 mW for an injection current of 700 mA, with no evidence of power saturation up to this current. The differential external quantum efficiency for the output power from both facets was estimated to be 10.4% between the injection currents of 350 and 450 mA, and 70.6% for above 500 mA. These output characteristics are comparable with previous reports on long-wavelength InAs QD lasers grown on GaAs substrates. The inset shows that the lasing threshold is 335 mA. The threshold current density (J,<sub>h</sub>) normalized by the device area, is 33.5 A/cm<sup>2</sup>, which corresponds to about 6.7 A/cm<sup>2</sup> for each of the five QD laser layers. This extremely low /,<sub>/</sub>, is comparable to the best- reported values for GaAs-based multilayer InAs QD lasers. For example, 40 A/cm<sup>2</sup> for 2-QD- layer broad area lasers were obtained for GaAs-based InAs QD laser diodes with as-cleaved facets and in pulsed operation and 33 A/cm<sup>2</sup> for 7-QD-layer ridge-waveguide lasers. The 
<!-- EPO <DP n="8"/>-->
 threshold current densities of InAs/GaAs QD laser diodes are very sensitive to the defects within the active region and within the cladding layers. The extremely low threshold current density obtained for the Ge-based InAs/GaAs QD laser here clearly indicates that the defects generated at the GaAs/Ge interface and within the 1I1-V buffer layer are extremely low, and hence that the quality of the GaAs buffer layer grown on the Ge substrate is very high. Figure 5(b) shows the device output power per facet for various substrate temperatures, ranging from 1 to 50 °C (plots shift from left to right as temperature increases). The laser has a 50 °C maximum lasing temperature with a characteristic temperature of about 45 . Note that techniques for fabricating low-defect Ge buffer layers on Si substrates have been systematically developed and high-quality Ge/Si wafers are commercially available. A next step towards developing long-wavelength InAs/GaAs QD lasers on Si substrates could be achieved by growing the laser structure on Ge/Si substrates. Here, it should be mentioned that although an epitaxially grown Ge/Si laser operating at room temperature has recently been demonstrated by using tensile strain and n-type doping, it was pumped optically. </p><p id="p0028" num="0028"> Embodiments of the invention have demonstrated the first operation of quantum-dot laser diodes epitaxially grown on Ge substrates. A high-quality GaAs buffer layer with very smooth surface and extremely low defect density has been fabricated by using a Ga prelayer growth technique. Room-temperature lasing at 1255nm has been observed with an output power of 17 mW per facet and an extremely low threshold current density of 33.5 A/cm<sup>2</sup> for a five- layer QD device. This study is an essential step toward the monolithic integration of long- wavelength InAs/GaAs QD lasers on a Ge/Si substrate, as well as that of other Ill-V devices through fabricating Ill-V devices on Ge/Si substrates. </p><p id="p0029" num="0029">Detailed methods </p><p id="p0030" num="0030">Crystal growth. The epitaxial materials were fabricated by solid-source III-V Molecular Beam Epitaxy. P-doped ( 100)-orientated Ge substrates with 6° offcut towards the [1 1 1 ] planes were used in our experiments. Oxide desorption was performed by holding the Ge substrate at a temperature of 400 °C. The substrate temperature was then increased to 650 °C and held at that temperature for 20 minutes. The Ge substrate was then cooled to 380 °C for the growth of III-V epitaxial layers. For the Ga prelayer, the base pressure was reduced to below 10<sup>"</sup>'° Torr in the MBE growth chamber before loading the Ge wafer into the growth chamber. To ensure total Ga coverage on the Ge substrate, 1.08 monolayer Ga was first deposited. Otherwise, the Ge surface will be terminated with As by opening the valve of As cracker for 1 minute. After either As or Ga prelayers were deposited, 20 monolayer of GaAs were grown by migration enhanced epitaxy 
<!-- EPO <DP n="9"/>-->
 using alternating Ga and As<sub>4</sub> beams, and then addition of the I1I-V buffer layer at higher temperature. QD laser devices containing five InAs/lnGaAs DWELL layer were then grown at optimized conditions as on GaAs substrates, with each layer consisting of 3.0 monolayers of InAs grown on 2 nm of Ino.15Gao.85As and capped by 6 nm of Ino.15Gao.85 As. 45 nm GaAs barriers separated the five DWELLs with outer 70 nm GaAs and 55 nm Al<sub>0 2</sub>Gao gAs layers completing the waveguide core. Cladding layers consisted of 1.5 pm Alo. Gao. As grown at 620°C. A 300-nm n<sup>+</sup>-GaAs contact layer completed the growth. The growth temperature was 580 °C for GaAs, and 510°C for the In-containing layers. </p><p id="p0031" num="0031"> Device fabrication. Broad-area laser devices were formed with a shallow ridge etch after depositing the Al contact layer on the bottom of the chip. The wet chemical etching was stopped when the upper n-doped GaAs and AlGaAs layers were removed to a depth of 1.8 μιτι. The broad area devices studied here are of 100 μιη width. A 500 nm thick layer of SiN, was deposited on the sample surface and contact windows opened on the ridge top, followed by deposition of the TiAu contact layer. Devices of 10-mm length were tested without any mounting and bonding. </p><p id="p0032" num="0032"> Measurements. AFM measurements were performed with a anoscope Dimension™ 3100 SPM AFM system in ambient conditions using a noncontact mode. Photoluminescence (PL) measurements were performed at room temperature with a solid state laser, emitting at 532 nm. The PL emission was detected using a cooled germanium detector. Laser device characteristics were measured in pulsed mode using a pulse duration of 5 ns and a repetition frequency of 10 kHz. 
</p></description><claims mxw-id="PCLM44726980" ref-ucid="WO-2012114074-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="10"/>-->Claims </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A method of fabricating a semiconductor heterostructure of gallium arsenide on germanium comprising the steps of: </claim-text><claim-text> protecting by a shutter a surface comprising germanium in an environment having a partial pressure of arsenic less than 10<sup>"</sup> torr; </claim-text><claim-text> epitaxially growing a layer of gallium on the said surface immediately after exposure of said surface; and </claim-text><claim-text> epitaxially growing a layer of gallium arsenide on the gallium covered surface. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The method of claim 1 , wherein a monolayer or more of gallium is grown on said germanium surface. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The method of claim 1 or 2, wherein gallium, indium, or aluminum is grown on said germanium surface. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The method of any one of claims 1, 2 or3, wherein said epitaxial growth is effected by molecular beam epitaxy. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The method of any one of claims 1 , 2 or 3, wherein said epitaxial growth is effected by chemical vapor deposition. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The method of any one of claims 1 to 5, wherein said germanium surface is a [001] oriented germanium substrate off-cut by between 1° and 6° towards the [1 10] direction. </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The method of any one of claims 1 to 6, wherein said germanium surface is germanium-silicon alloy comprising from 70% to 100% germanium. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. A quantum dot laser grown on a germanium substrate by the method according to any one of claims 1 to 7. <!-- EPO <DP n="11"/>--> </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A semiconductor device comprising: </claim-text><claim-text> a substrate having a surface comprising germanium; </claim-text><claim-text> a layer of gallium on said surface; and </claim-text><claim-text> a layer of gallium arsenide on the gallium covered surface. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. A semiconductor device according to claim 9, wherein the layer of gallium comprises a monolayer or more. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>1 1. A semiconductor device according to claim 9 or 10, wherein a further heterostructure comprising gallium, indium, aluminum and arsenic is provided on the gallium arsenide layer. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. A semiconductor device according to claim 9, 10 or 1 1, wherein the further heterostructure comprises at least one quantum dot laser. </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. A semiconductor device according to any one of claims 9 to 12, wherein said surface is a [001] oriented germanium substrate off-cut by between 1° and 6° towards the [1 10] direction. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. A semiconductor device according to any one of claims 9 to 13, wherein said surface is germanium-silicon alloy comprising from 70% to 100% germanium. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. A semiconductor device according to any one of claims 9 to 14, wherein the substrate comprises a germanium layer or germanium-silicon alloy layer on a silicon substrate. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
