--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml score_main.twx score_main.ncd -o score_main.twr
score_main.pcf -ucf nexys3 - Copy.ucf

Design file:              score_main.ncd
Physical constraint file: score_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1344 paths analyzed, 342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.393ns.
--------------------------------------------------------------------------------

Paths for end point segment_clock (SLICE_X24Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_button/temp_button (FF)
  Destination:          segment_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.424 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_button/temp_button to segment_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.391   reset_button/temp_button
                                                       reset_button/temp_button
    SLICE_X24Y23.SR      net (fanout=14)       2.713   reset_button/temp_button
    SLICE_X24Y23.CLK     Trck                  0.232   segment_clock
                                                       segment_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (0.623ns logic, 2.713ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point segment_counter_10 (SLICE_X23Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_button/temp_button (FF)
  Destination:          segment_counter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.027ns (0.419 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_button/temp_button to segment_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.391   reset_button/temp_button
                                                       reset_button/temp_button
    SLICE_X23Y24.SR      net (fanout=14)       2.439   reset_button/temp_button
    SLICE_X23Y24.CLK     Trck                  0.313   segment_counter<10>
                                                       segment_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.704ns logic, 2.439ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point segment_counter_0 (SLICE_X24Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_button/temp_button (FF)
  Destination:          segment_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.424 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_button/temp_button to segment_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.391   reset_button/temp_button
                                                       reset_button/temp_button
    SLICE_X24Y24.SR      net (fanout=14)       2.525   reset_button/temp_button
    SLICE_X24Y24.CLK     Trck                  0.232   segment_counter<2>
                                                       segment_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.623ns logic, 2.525ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point segment_clock (SLICE_X24Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segment_clock (FF)
  Destination:          segment_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segment_clock to segment_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.200   segment_clock
                                                       segment_clock
    SLICE_X24Y23.A6      net (fanout=5)        0.027   segment_clock
    SLICE_X24Y23.CLK     Tah         (-Th)    -0.190   segment_clock
                                                       segment_clock_rstpot
                                                       segment_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point reset_button/temp_button (SLICE_X17Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_button/temp_button (FF)
  Destination:          reset_button/temp_button (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_button/temp_button to reset_button/temp_button
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.198   reset_button/temp_button
                                                       reset_button/temp_button
    SLICE_X17Y46.A6      net (fanout=14)       0.025   reset_button/temp_button
    SLICE_X17Y46.CLK     Tah         (-Th)    -0.215   reset_button/temp_button
                                                       reset_button/temp_button_glue_set
                                                       reset_button/temp_button
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point score/button_clock (SLICE_X21Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               score/button_clock (FF)
  Destination:          score/button_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: score/button_clock to score/button_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.198   score/button_clock
                                                       score/button_clock
    SLICE_X21Y28.A6      net (fanout=2)        0.026   score/button_clock
    SLICE_X21Y28.CLK     Tah         (-Th)    -0.215   score/button_clock
                                                       score/button_clock_rstpot
                                                       score/button_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: reset_button/m_counter<3>/CLK
  Logical resource: reset_button/m_counter_0/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: reset_button/m_counter<3>/CLK
  Logical resource: reset_button/m_counter_1/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.393|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1344 paths, 0 nets, and 388 connections

Design statistics:
   Minimum period:   3.393ns{1}   (Maximum frequency: 294.724MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 25 15:56:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



