
           Lattice Mapping Report File for Design Module 'topram00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     ram00_ram00.ngd -o ram00_ram00_map.ncd -pr ram00_ram00.prf -mp
     ram00_ram00.mrp -lpf
     C:/Users/elite/OneDrive/Escritorio/ram00/ram00/ram00_ram00_synplify.lpf
     -lpf C:/Users/elite/OneDrive/Escritorio/ram00/ram00.lpf -c 0 -gui -msgset
     C:/Users/elite/OneDrive/Escritorio/ram00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  03/14/19  11:04:42

Design Summary
--------------

   Number of registers:     58 out of  7209 (1%)
      PFU registers:           57 out of  6864 (1%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        81 out of  3432 (2%)
      SLICEs as Logic/ROM:     69 out of  3432 (2%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         15 out of  3432 (0%)
   Number of LUT4s:        162 out of  6864 (2%)
      Number used as logic LUTs:        108
      Number used as distributed RAM:    24
      Number used as ripple logic:       30
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net MRA00.OS01.oscout_i: 8 loads, 8 rising, 0 falling (Driver:
     MRA00/OS01/oscout )

                                    Page 1




Design:  topram00                                      Date:  03/14/19  11:04:42

Design Summary (cont)
---------------------
     Net MRA00.sclk_0: 33 loads, 33 rising, 0 falling (Driver:
     MRA00/OS00/OSCInst0 )
   Number of Clock Enables:  5
     Net un1_aux0_0_sqmuxa_2_0_RNIOII82: 1 loads, 0 LSLICEs
     Net G_9: 9 loads, 9 LSLICEs
     Net MRA03/outWordra_cnv[0]: 4 loads, 4 LSLICEs
     Net MRA02/aux0_cnv: 2 loads, 2 LSLICEs
     Net MRA02/un1_aux0_0_sqmuxa_RNII49O1: 4 loads, 4 LSLICEs
   Number of LSRs:  3
     Net G_11: 8 loads, 7 LSLICEs
     Net MRA03/outWordra_41: 4 loads, 4 LSLICEs
     Net MRA00/OS01/N_6_i: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net en0_c: 26 loads
     Net outcontR0_c[0]: 20 loads
     Net outcontR0_c[1]: 19 loads
     Net outcontR0_c[2]: 18 loads
     Net outcontR0_c[3]: 18 loads
     Net outring0_c[0]: 15 loads
     Net rw0_c: 15 loads
     Net G_9: 13 loads
     Net outring0_c[1]: 11 loads
     Net outring0_c[3]: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outtransist0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topram00                                      Date:  03/14/19  11:04:42

IO (PIO) Attributes (cont)
--------------------------
| outWord0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outWord0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontR0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontW0[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outringled0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outringled0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outringled0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outringled0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outringled0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlag0            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  topram00                                      Date:  03/14/19  11:04:42

IO (PIO) Attributes (cont)
--------------------------
| inFlag0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rw0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block MRA03/GND undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block MRA00/GND undriven or does not drive anything - clipped.
Block MRA00/VCC undriven or does not drive anything - clipped.
Block MRA00/OS00/VCC undriven or does not drive anything - clipped.
Block MRA00/OS01/VCC undriven or does not drive anything - clipped.
Block MRA01/GND undriven or does not drive anything - clipped.
Block MRA01/VCC undriven or does not drive anything - clipped.
Block MRA02/GND undriven or does not drive anything - clipped.
Block MRA02/VCC undriven or does not drive anything - clipped.
Block MRA03/VCC undriven or does not drive anything - clipped.
Block MRA04/GND undriven or does not drive anything - clipped.
Block MRA04/VCC undriven or does not drive anything - clipped.
Block MRA05/VCC undriven or does not drive anything - clipped.
Signal MRA00/OS00/GND undriven or does not drive anything - clipped.
Signal MRA00/OS01/GND undriven or does not drive anything - clipped.
Signal MRA05/GND undriven or does not drive anything - clipped.
Signal MRA00/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal MRA00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal MRA00/OS01/N_1 undriven or does not drive anything - clipped.
Signal MRA00/OS01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal MRA03/wordram_ram_0_DO3 undriven or does not drive anything - clipped.
Signal MRA03/wordram_ram_2_DO3 undriven or does not drive anything - clipped.
Signal MRA05/un2_outcontrcr_cry_1_0_S1 undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_1_0_S0 undriven or does not drive anything -
     clipped.

                                    Page 4




Design:  topram00                                      Date:  03/14/19  11:04:42

Removed logic (cont)
--------------------
Signal MRA05/un2_outcontrcr_cry_3_0_S1 undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_3_0_S0 undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_4_0_S1 undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_4_0_COUT undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal MRA05/un2_outcontrcr_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal MRA05/N_1 undriven or does not drive anything - clipped.
Block MRA00/OS00/GND was optimized away.
Block MRA00/OS01/GND was optimized away.
Block MRA05/GND was optimized away.

Memory Usage
------------

/MRA03/wordram_ram:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/MRA03/wordram_ram_0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/MRA03/wordram_ram_1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/MRA03/wordram_ram_2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                MRA00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     MRA00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08





                                    Page 5




Design:  topram00                                      Date:  03/14/19  11:04:42

ASIC Components
---------------

Instance Name: MRA00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 59 MB
        














































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
