{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645045617724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645045617744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 16:06:57 2022 " "Processing started: Wed Feb 16 16:06:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645045617744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045617744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V_processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V_processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045617744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645045620004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645045620004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../../Lab4_Msim/hdl/cmp.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/ltu32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/ltu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltu32 " "Found entity 1: ltu32" {  } { { "../../Lab4_Msim/hdl/ltu32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/ltu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/sll32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/sll32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll32 " "Found entity 1: sll32" {  } { { "../../Lab4_Msim/hdl/sll32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/sll32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/sft32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/sft32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sft32 " "Found entity 1: sft32" {  } { { "../../Lab4_Msim/hdl/sft32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/sft32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/rca.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "../../Lab4_Msim/hdl/rca.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/rca.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/lt32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/lt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt32 " "Found entity 1: lt32" {  } { { "../../Lab4_Msim/hdl/lt32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/lt32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../Lab4_Msim/hdl/fullAdder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/fastadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/fastadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastAdd " "Found entity 1: fastAdd" {  } { { "../../Lab4_Msim/hdl/fastAdd.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/fastAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/carryselecadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/carryselecadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carrySelectAdder " "Found entity 1: carrySelectAdder" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "../../Lab4_Msim/hdl/addSub.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/addSub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/alu.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../hdl/Processor.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder_tb " "Found entity 1: InstructionDecoder_tb" {  } { { "../hdl/InstructionDecoder_tb.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../hdl/RegisterFile.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/magicmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/magicmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagicMemory " "Found entity 1: MagicMemory" {  } { { "../hdl/MagicMemory.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/MagicMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructionexecuter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructionexecuter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionExecuter " "Found entity 1: InstructionExecuter" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045654974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045654974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/alubr.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/alubr.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluBr " "Found entity 1: aluBr" {  } { { "../hdl/aluBr.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/aluBr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045655024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045655024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/addsub_fastadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/addsub_fastadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub_fastAdd " "Found entity 1: addSub_fastAdd" {  } { { "../../Lab4_Msim/hdl/addSub_fastAdd.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/addSub_fastAdd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045655094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045655094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/barrelrshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/barrelrshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelRShift " "Found entity 1: barrelRShift" {  } { { "../../Lab4_Msim/hdl/barrelRShift.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/barrelRShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645045655144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045655144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "weDMem Processor.sv(114) " "Verilog HDL Implicit Net warning at Processor.sv(114): created implicit net for \"weDMem\"" {  } { { "../hdl/Processor.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluBr_out InstructionExecuter.v(129) " "Verilog HDL Implicit Net warning at InstructionExecuter.v(129): created implicit net for \"aluBr_out\"" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645045655624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagicMemory MagicMemory:instMem " "Elaborating entity \"MagicMemory\" for hierarchy \"MagicMemory:instMem\"" {  } { { "../hdl/Processor.sv" "instMem" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 MagicMemory.sv(13) " "Verilog HDL assignment warning at MagicMemory.sv(13): truncated value with size 32 to match size of target (30)" {  } { { "../hdl/MagicMemory.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/MagicMemory.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655684 "|Processor|MagicMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:instDecoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:instDecoder\"" {  } { { "../hdl/Processor.sv" "instDecoder" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "immU InstructionDecoder.v(117) " "Verilog HDL or VHDL warning at InstructionDecoder.v(117): object \"immU\" assigned a value but never read" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(149) " "Verilog HDL assignment warning at InstructionDecoder.v(149): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(151) " "Verilog HDL assignment warning at InstructionDecoder.v(151): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(152) " "Verilog HDL assignment warning at InstructionDecoder.v(152): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(160) " "Verilog HDL assignment warning at InstructionDecoder.v(160): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(171) " "Verilog HDL assignment warning at InstructionDecoder.v(171): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(209) " "Verilog HDL assignment warning at InstructionDecoder.v(209): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(211) " "Verilog HDL assignment warning at InstructionDecoder.v(211): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(234) " "Verilog HDL assignment warning at InstructionDecoder.v(234): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(235) " "Verilog HDL assignment warning at InstructionDecoder.v(235): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(244) " "Verilog HDL assignment warning at InstructionDecoder.v(244): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(256) " "Verilog HDL assignment warning at InstructionDecoder.v(256): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(258) " "Verilog HDL assignment warning at InstructionDecoder.v(258): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(269) " "Verilog HDL assignment warning at InstructionDecoder.v(269): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(270) " "Verilog HDL assignment warning at InstructionDecoder.v(270): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(279) " "Verilog HDL assignment warning at InstructionDecoder.v(279): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 InstructionDecoder.v(281) " "Verilog HDL assignment warning at InstructionDecoder.v(281): truncated value with size 7 to match size of target (5)" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655724 "|Processor|InstructionDecoder:instDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "../hdl/Processor.sv" "rf" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionExecuter InstructionExecuter:exec " "Elaborating entity \"InstructionExecuter\" for hierarchy \"InstructionExecuter:exec\"" {  } { { "../hdl/Processor.sv" "exec" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr InstructionExecuter.v(26) " "Verilog HDL or VHDL warning at InstructionExecuter.v(26): object \"addr\" assigned a value but never read" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645045655834 "|Processor|InstructionExecuter:exec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluVal2 InstructionExecuter.v(108) " "Verilog HDL or VHDL warning at InstructionExecuter.v(108): object \"aluVal2\" assigned a value but never read" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645045655834 "|Processor|InstructionExecuter:exec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InstructionExecuter.v(108) " "Verilog HDL assignment warning at InstructionExecuter.v(108): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045655834 "|Processor|InstructionExecuter:exec"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iType_out InstructionExecuter.v(17) " "Output port \"iType_out\" at InstructionExecuter.v(17) has no driver" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645045655834 "|Processor|InstructionExecuter:exec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu InstructionExecuter:exec\|alu:aluMod " "Elaborating entity \"alu\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\"" {  } { { "../hdl/InstructionExecuter.v" "aluMod" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub_fastAdd InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor " "Elaborating entity \"addSub_fastAdd\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\"" {  } { { "../hdl/alu.v" "adderSubtractor" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastAdd InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1 " "Elaborating entity \"fastAdd\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\"" {  } { { "../../Lab4_Msim/hdl/addSub_fastAdd.v" "fastAdder1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/addSub_fastAdd.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrySelectAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1 " "Elaborating entity \"carrySelectAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\"" {  } { { "../../Lab4_Msim/hdl/fastAdd.v" "adderHalf1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/fastAdd.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045655974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrySelectAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1 " "Elaborating entity \"carrySelectAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\"" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "adderHalf1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045656024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrySelectAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1 " "Elaborating entity \"carrySelectAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\"" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "adderHalf1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045656044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrySelectAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1 " "Elaborating entity \"carrySelectAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\"" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "adderHalf1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045656064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrySelectAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1 " "Elaborating entity \"carrySelectAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\"" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "adderHalf1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045656104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|fullAdder:adder1 " "Elaborating entity \"fullAdder\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|addSub_fastAdd:adderSubtractor\|fastAdd:fastAdder1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|carrySelectAdder:adderHalf1\|fullAdder:adder1\"" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "adder1" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045656124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt32 InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan " "Elaborating entity \"lt32\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan\"" {  } { { "../hdl/alu.v" "lessThan" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045660604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltu32 InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan\|ltu32:ltUnsignedComparator " "Elaborating entity \"ltu32\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan\|ltu32:ltUnsignedComparator\"" {  } { { "../../Lab4_Msim/hdl/lt32.v" "ltUnsignedComparator" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/lt32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045660634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan\|ltu32:ltUnsignedComparator\|cmp:foorloop\[0\].comparador " "Elaborating entity \"cmp\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|lt32:lessThan\|ltu32:ltUnsignedComparator\|cmp:foorloop\[0\].comparador\"" {  } { { "../../Lab4_Msim/hdl/ltu32.v" "foorloop\[0\].comparador" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/ltu32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045660674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sft32 InstructionExecuter:exec\|alu:aluMod\|sft32:shifter " "Elaborating entity \"sft32\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|sft32:shifter\"" {  } { { "../hdl/alu.v" "shifter" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045660914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelRShift InstructionExecuter:exec\|alu:aluMod\|sft32:shifter\|barrelRShift:bShifter " "Elaborating entity \"barrelRShift\" for hierarchy \"InstructionExecuter:exec\|alu:aluMod\|sft32:shifter\|barrelRShift:bShifter\"" {  } { { "../../Lab4_Msim/hdl/sft32.v" "bShifter" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/sft32.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045660984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluBr InstructionExecuter:exec\|aluBr:aludBrMod " "Elaborating entity \"aluBr\" for hierarchy \"InstructionExecuter:exec\|aluBr:aludBrMod\"" {  } { { "../hdl/InstructionExecuter.v" "aludBrMod" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045661014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagicMemory MagicMemory:dMem " "Elaborating entity \"MagicMemory\" for hierarchy \"MagicMemory:dMem\"" {  } { { "../hdl/Processor.sv" "dMem" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045661064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 MagicMemory.sv(13) " "Verilog HDL assignment warning at MagicMemory.sv(13): truncated value with size 32 to match size of target (30)" {  } { { "../hdl/MagicMemory.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/MagicMemory.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645045661094 "|Processor|MagicMemory:dMem"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645045665795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645045671041 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645045671041 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../hdl/Processor.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645045675100 "|Processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645045675100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645045675102 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645045675102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645045675102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645045675670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 16:07:55 2022 " "Processing ended: Wed Feb 16 16:07:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645045675670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645045675670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645045675670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645045675670 ""}
