synthesis:  version Diamond (64-bit) 3.3.0.109

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 01:37:01 2015


Command Line:  synthesis -f SevenSegClock_SevenSegClock_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-640UHC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2A

### Device  : LCMXO2-640UHC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = AutoShift.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
WARNING - synthesis: Using default loop_limit value of 1950

Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA (searchpath added)
-p /usr/local/diamond/3.3_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock (searchpath added)
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA (searchpath added)
Verilog design file = /home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/AutoShift_1.v
NGD file = SevenSegClock_SevenSegClock.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Compile design.
Compile Design Begin
Top module name (Verilog): AutoShift
INFO - synthesis: /home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/AutoShift_1.v(9): compiling module AutoShift. VERI-1018
INFO - synthesis: /usr/local/diamond/3.3_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="7.00"). VERI-1018
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = AutoShift.



GSR instance connected to net n1.
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: No user .sdc file.
Applying 200.000000 MHz constraint to all clocks

Results of NGD DRC are available in AutoShift_drc.log.
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'cnt_94_add_4_1/S0' has no load.
WARNING - synthesis: logical net 'cnt_94_add_4_13/CO' has no load.
WARNING - synthesis: logical net 'cnt_94_add_4_13/S1' has no load.
WARNING - synthesis: DRC complete with 3 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file SevenSegClock_SevenSegClock.ngd.

################### Begin Area Report (AutoShift)######################
Number of register bits => 302 of 964 (31 % )
CCU2D => 7
FD1P3AY => 1
FD1P3IX => 6
FD1S3AX => 204
FD1S3AY => 1
FD1S3IX => 90
GSR => 1
IB => 4
L6MUX21 => 1
LUT4 => 116
OB => 85
OSCH => 1
PFUMX => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : osc_clk_c_c, loads : 111
  Net : clk_c, loads : 95
  Net : latch_c, loads : 84
  Net : pwm_c, loads : 12
Clock Enable Nets
Number of Clock Enables: 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n985, loads : 84
  Net : n299, loads : 15
  Net : Seg_5, loads : 10
  Net : Seg_4, loads : 10
  Net : Seg_3, loads : 10
  Net : Seg_2, loads : 10
  Net : Seg_1, loads : 10
  Net : Seg_0, loads : 10
  Net : Seg_6, loads : 8
  Net : Led_5, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets pwm_c]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|  606.796 MHz|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk_c_c]             |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 183.332  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.749  secs
--------------------------------------------------------------
