{
  "design": {
    "design_info": {
      "boundary_crc": "0x775FD74F04960C5D",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "c_addsub_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I"
      },
      "S_0": {
        "type": "data",
        "direction": "O",
        "left": "6",
        "right": "0"
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "7"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "0000000"
          },
          "B_Width": {
            "value": "7"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "7"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0"
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "c_addsub_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "c_addsub_0/B"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "c_addsub_0/CLK"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "S_0"
        ]
      }
    }
  }
}