Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/display_sette_segmenti/testbench_isim_beh.exe -prj /home/sav/ASE/display_sette_segmenti/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_e.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_b.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_f.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_d.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_sette_segmenti_c.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_g.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/display_sette_segmenti_a.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_7_segmenti.vhd" into library work
Parsing VHDL file "/home/sav/ASE/display_sette_segmenti/diplay_7_segmenti_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95948 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity display_sette_segmenti_e [display_sette_segmenti_e_default]
Compiling architecture structural of entity diplay_sette_segmenti_b [diplay_sette_segmenti_b_default]
Compiling architecture behavioral of entity display_sette_segmenti_f [display_sette_segmenti_f_default]
Compiling architecture structural of entity diplay_sette_segmenti_d [diplay_sette_segmenti_d_default]
Compiling architecture behavioral of entity diplay_sette_segmenti_c [diplay_sette_segmenti_c_default]
Compiling architecture dataflow of entity display_sette_segmenti_g [display_sette_segmenti_g_default]
Compiling architecture structural of entity display_sette_segmenti_a [display_sette_segmenti_a_default]
Compiling architecture structural of entity diplay_7_segmenti [diplay_7_segmenti_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Built simulation executable /home/sav/ASE/display_sette_segmenti/testbench_isim_beh.exe
Fuse Memory Usage: 110536 KB
Fuse CPU Usage: 1210 ms
GCC CPU Usage: 260 ms
