ISim log file
Running: D:\Verilog\ALU\test_multiplicador6bits_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/ALU/test_multiplicador6bits_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Verilog/ALU/Multiplicador.v" Line 37.  For instance M1/T1/, width 8 of formal port B is not equal to width 1 of actual signal TwosComplement.
WARNING: File "D:/Verilog/ALU/Multiplicador_6bits.v" Line 37.  For instance uut/t1/, width 8 of formal port A is not equal to width 16 of actual signal C.
WARNING: File "D:/Verilog/ALU/Multiplicador_6bits.v" Line 38.  For instance uut/t1/, width 8 of formal port B is not equal to width 16 of actual signal display_comp.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
