$date
	Tue Oct 08 10:45:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mainDeco_tb $end
$var wire 2 ! resSrc [1:0] $end
$var wire 1 " regWrite $end
$var wire 1 # memWrite $end
$var wire 2 $ inmSrc [1:0] $end
$var wire 1 % branch $end
$var wire 1 & aluSrc $end
$var wire 2 ' aluOp [1:0] $end
$var reg 7 ( op [6:0] $end
$scope module uut $end
$var wire 7 ) op [6:0] $end
$var reg 2 * aluOp [1:0] $end
$var reg 1 & aluSrc $end
$var reg 1 % branch $end
$var reg 2 + inmSrc [1:0] $end
$var reg 1 # memWrite $end
$var reg 1 " regWrite $end
$var reg 2 , resSrc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 ,
b0 +
b0 *
b11 )
b11 (
b0 '
1&
0%
b0 $
0#
1"
b1 !
$end
#10000
bx !
bx ,
1#
b1 $
b1 +
0"
b100011 (
b100011 )
#20000
b10 '
b10 *
b0 !
b0 ,
0#
0&
bx $
bx +
1"
b110011 (
b110011 )
#30000
b1 '
b1 *
1%
bx !
bx ,
b10 $
b10 +
0"
b1100011 (
b1100011 )
#40000
bx '
bx *
x%
x#
x&
bx $
bx +
x"
b1111111 (
b1111111 )
#50000
