// Seed: 3653075797
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4
);
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri id_2,
    output wire id_3,
    input supply0 id_4,
    input tri id_5,
    input wor id_6,
    output logic id_7
);
  assign id_7 = 0;
  always
    if (1) deassign id_1;
    else begin
      id_1 = id_2;
    end
  initial id_7 <= 1;
  module_0(
      id_2, id_5, id_3, id_0, id_6
  );
endmodule
