<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'color_blinking_V' is power-on initialization." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.069+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'H_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.045+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'V_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.042+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'B_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.040+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'G_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.037+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'R_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:05.032+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between axis read on port 'inStream_V_V' (AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:117) and axis read on port 'inStream_V_V' (AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:115)." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:04.919+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between axis read on port 'inStream_V_V' (AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:116) and axis read on port 'inStream_V_V' (AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:115)." projectName="AXI_STREAM_TO_VGA" solutionName="solution1" date="2020-03-10T11:32:04.912+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
