{
	"author": "Swaroop Ghosh",
	"booktitle": "Proceedings of the 50th Annual Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2013",
	"dblpkey": "conf/dac/Ghosh13",
	"doi": "10.1145/2463209.2488913",
	"pages": "145:1-145:2",
	"publisher": "ACM",
	"stemmed": ["path", "to", "a", "tera", "byte", "of", "on", "chip", "memori", "for", "petabit", "per", "second", "bandwidth", "with", "watt", "of", "power"],
	"tag": ["memory management"],
	"title": "Path to a TeraByte of on-chip memory for petabit per second bandwidth with < 5watts of power",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2013
}
