Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/lib/gcc-8.3.0/cuda-9010/release:/package/gcc/8.3.0/lib64:
doing: cd /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/lud-rodinia-3.1/_s_256__v/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_CURRENT_TEST_PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/lud-rodinia-3.1/_s_256__v/QV100-SASS-10M_INSN-8CLUSTER
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/gpu-simulator/gpgpu-sim/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/home/min/a/ee695paa/cuda/bin:/package/gcc/8.3.0/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/ccache:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/min/a/devlinc/Documents/ECE60827/hardware-sim-assgn-2/hardware-simulation-assignment-2-texashodlr/util/job_launching/../../sim_run_9.1/gpgpu-sim-builds/accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0/accel-sim.out  -config ./gpgpusim.config -trace ./traces/kernelslist.g
Accel-Sim [build accelsim-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0]

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-686240852a0ff2e10f725c2cec20b7f8be93ea65_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:m:N:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                  10000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007ff3c5500000,262144
Processing kernel ./traces/kernel-1.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x4346370, kernel=0x7c4393b0
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 17846
gpu_sim_insn = 16814
gpu_ipc =       0.9422
gpu_tot_sim_cycle = 17846
gpu_tot_sim_insn = 16814
gpu_tot_ipc =       0.9422
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0035
partiton_level_parallism_total  =       0.0035
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.1258 GB/Sec
L2_BW_total  =       0.1258 GB/Sec
gpu_total_sim_rate=33

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62
	L1D_total_cache_misses = 32
	L1D_total_cache_miss_rate = 0.5161
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 73440
gpgpu_n_tot_w_icount = 2295
gpgpu_n_stall_shd_mem = 562
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 30
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4900
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 562
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:169	W0_Idle:38732	W0_Scoreboard:10353	W1:189	W2:181	W3:169	W4:157	W5:149	W6:141	W7:129	W8:121	W9:117	W10:109	W11:97	W12:76	W13:59	W14:51	W15:33	W16:348	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2295	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 240 {8:30,}
maxmflatency = 328 
max_icnt2mem_latency = 30 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 326 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:14 	2 	0 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 32/16 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        326       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        513       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        514       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        513       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        514       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        513       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        514       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        513       520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       328         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        327       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        328       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        327       328         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        328       328         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        327       328         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        328       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        327       328         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=80 dram_eff=0.05
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=80 dram_eff=0.05
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=80 dram_eff=0.05
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=80 dram_eff=0.05
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179104
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=55 dram_eff=0.07273
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171642
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=80 dram_eff=0.05
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171642
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=56 dram_eff=0.07143
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00179104
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13394 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002985
n_activity=60 dram_eff=0.06667
bk0: 2a 13387i bk1: 2a 13387i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 13400 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 13370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13394 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00171642
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13400 n_nop=13400 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13400i bk1: 0a 13400i bk2: 0a 13400i bk3: 0a 13400i bk4: 0a 13400i bk5: 0a 13400i bk6: 0a 13400i bk7: 0a 13400i bk8: 0a 13400i bk9: 0a 13400i bk10: 0a 13400i bk11: 0a 13400i bk12: 0a 13400i bk13: 0a 13400i bk14: 0a 13400i bk15: 0a 13400i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13400 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13400 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13400 
n_nop = 13400 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62
L2_total_cache_misses = 32
L2_total_cache_miss_rate = 0.5161
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62
icnt_total_pkts_simt_to_mem=62
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62
Req_Network_cycles = 17846
Req_Network_injected_packets_per_cycle =       0.0035 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 62
Reply_Network_cycles = 17846
Reply_Network_injected_packets_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle =        0.0002
Reply_Network_conflicts_per_cycle_util =       0.0484
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 21 sec (501 sec)
gpgpu_simulation_rate = 33 (inst/sec)
gpgpu_simulation_rate = 35 (cycle/sec)
gpgpu_silicon_slowdown = 32342857x
Processing kernel ./traces/kernel-2.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 2
-grid dim = (15,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x5b494b0, kernel=0x7c4755b0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x5e49b50, kernel=0x7c4755b0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x614a130, kernel=0x7c4755b0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x644a710, kernel=0x7c4755b0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x674acf0, kernel=0x7c4755b0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x6a4b2d0, kernel=0x7c4755b0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x6d4b8b0, kernel=0x7c4755b0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x704be90, kernel=0x7c4755b0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x734c470, kernel=0x7c4755b0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x764cb10, kernel=0x7c4755b0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x794d0f0, kernel=0x7c4755b0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x7c4d6d0, kernel=0x7c4755b0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x7f4dcb0, kernel=0x7c4755b0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x824e290, kernel=0x7c4755b0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x854e870, kernel=0x7c4755b0
thread block = 14,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 20706
gpu_sim_insn = 555840
gpu_ipc =      26.8444
gpu_tot_sim_cycle = 38552
gpu_tot_sim_insn = 572654
gpu_tot_ipc =      14.8541
gpu_tot_issued_cta = 16
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1145
partiton_level_parallism_total  =       0.0631
partiton_level_parallism_util =       2.2274
partiton_level_parallism_util_total  =       2.1599
L2_BW  =       4.1462 GB/Sec
L2_BW_total  =       2.2851 GB/Sec
gpu_total_sim_rate=757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2432
	L1D_total_cache_misses = 1472
	L1D_total_cache_miss_rate = 0.6053
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 1270560
gpgpu_n_tot_w_icount = 39705
gpgpu_n_stall_shd_mem = 31642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1472
gpgpu_n_mem_write_global = 960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11776
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 219700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31642
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3064	W0_Idle:744969	W0_Scoreboard:202610	W1:189	W2:181	W3:169	W4:157	W5:149	W6:141	W7:129	W8:121	W9:117	W10:109	W11:97	W12:76	W13:59	W14:51	W15:33	W16:34638	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:225
single_issue_nums: WS0:39705	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11776 {8:1472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38400 {40:960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58880 {40:1472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7680 {8:960,}
maxmflatency = 521 
max_icnt2mem_latency = 135 
maxmrqlatency = 21 
max_icnt2sh_latency = 171 
averagemflatency = 285 
avg_icnt2mem_latency = 51 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 28 
mrq_lat_table:462 	170 	107 	131 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1117 	1312 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1131 	733 	516 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	686 	353 	357 	412 	347 	226 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 10.000000 10.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 12.000000 12.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 992/128 = 7.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10        10         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        12        12         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 992
min_bank_accesses = 0!
chip skew: 32/28 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        928      1227       570       665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        388       676       539       667    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        387       611       537       622    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        385       641       543       664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1153      1278       568       657    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        566       678       544       646    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        524       609       548       615    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        549       634       548       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1110      1222       537       624    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        571       680       531       620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        528       614       523       597    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        521       631       526       625    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1122      1257       536       633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        581       644       516       614    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        543       585       528       596    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        531       593       520       612    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1188      1303       622       614    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        598       660       590       607    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        550       602       583       594    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        551       617       587       603    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1212      1345       639       608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        603       658       583       593    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        556       594       580       588    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        567       623       578       615    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1259      1465       587       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        636       650       570       677    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        615       603       548       615    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        606       611       555       633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1289      1567       629       645    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        636       659       556       607    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        626       610       552       605    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        661       634       554       625    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       506       358       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       507       352       447         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        353       520       357       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        345       521       360       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       410       354       442         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       456       363       417         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        348       458       365       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        349       459       366       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        359       431       350       418         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        360       461       348       415         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        361       463       344       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        360       466       345       408         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       447       344       430         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        362       458       332       401         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        363       459       347       403         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        356       460       338       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        389       471       395       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        390       515       395       382         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        381       488       391       376         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        391       491       392       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        356       457       401       410         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        384       494       382       376         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        385       496       386       384         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        386       497       387       389         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        388       408       387       449         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        415       429       372       450         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        416       427       360       421         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        417       432       363       422         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        430       425       432       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        418       428       366       425         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        420       433       366       427         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        413       432       358       430         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=227 dram_eff=0.1233
bk0: 10a 28932i bk1: 10a 28932i bk2: 4a 28935i bk3: 4a 28935i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 28862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00151997
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=159 dram_eff=0.2013
bk0: 12a 28926i bk1: 12a 28928i bk2: 4a 28933i bk3: 4a 28932i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166667
Bank_Level_Parallism_Col = 1.160920
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160920 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 28858 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00411082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=176 dram_eff=0.1818
bk0: 12a 28928i bk1: 12a 28929i bk2: 4a 28935i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207317
Bank_Level_Parallism_Col = 1.202532
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202532 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 28866 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00359265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=168 dram_eff=0.1905
bk0: 12a 28928i bk1: 12a 28930i bk2: 4a 28934i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.164706
Bank_Level_Parallism_Col = 1.158537
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158537 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 28863 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00297084
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=227 dram_eff=0.1233
bk0: 10a 28930i bk1: 10a 28931i bk2: 4a 28935i bk3: 4a 28935i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011364
Bank_Level_Parallism_Col = 1.011905
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011905 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 28860 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00169269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=158 dram_eff=0.2025
bk0: 12a 28927i bk1: 12a 28928i bk2: 4a 28935i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174419
Bank_Level_Parallism_Col = 1.168675
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168675 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 28862 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00352356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=175 dram_eff=0.1829
bk0: 12a 28927i bk1: 12a 28929i bk2: 4a 28935i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234568
Bank_Level_Parallism_Col = 1.215190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215190 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 28867 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.003627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00362719
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=165 dram_eff=0.1939
bk0: 12a 28927i bk1: 12a 28929i bk2: 4a 28935i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219512
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 28866 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.003213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00321266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=250 dram_eff=0.112
bk0: 10a 28930i bk1: 10a 28933i bk2: 4a 28933i bk3: 4a 28935i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 28859 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00245267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=185 dram_eff=0.173
bk0: 12a 28928i bk1: 12a 28926i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106383
Bank_Level_Parallism_Col = 1.098901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098901 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 28854 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00445627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=209 dram_eff=0.1531
bk0: 12a 28930i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074468
Bank_Level_Parallism_Col = 1.065934
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065934 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 28854 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.003213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00321266
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=199 dram_eff=0.1608
bk0: 12a 28929i bk1: 12a 28929i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075269
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 28855 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.003282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00328175
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=228 dram_eff=0.1228
bk0: 10a 28934i bk1: 10a 28933i bk2: 4a 28931i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022989
Bank_Level_Parallism_Col = 1.024096
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024096 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 28861 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00227995
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=192 dram_eff=0.1667
bk0: 12a 28932i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28934i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053763
Bank_Level_Parallism_Col = 1.044444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044444 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 28855 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.002349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00234904
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=208 dram_eff=0.1538
bk0: 12a 28931i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075269
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 28855 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.002833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00283267
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=209 dram_eff=0.1531
bk0: 12a 28929i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051546
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 28851 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.002764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00276358
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=203 dram_eff=0.1379
bk0: 10a 28933i bk1: 10a 28931i bk2: 4a 28935i bk3: 4a 28935i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 28862 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00165815
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28913 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=170 dram_eff=0.1882
bk0: 12a 28929i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051546
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 28851 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28913 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.028571 
queue_avg = 0.004353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00435263
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=201 dram_eff=0.1592
bk0: 12a 28929i bk1: 12a 28929i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010101
Bank_Level_Parallism_Col = 1.010526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010526 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 28849 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00376537
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=190 dram_eff=0.1684
bk0: 12a 28929i bk1: 12a 28928i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 28847 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039381
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=237 dram_eff=0.1181
bk0: 10a 28934i bk1: 10a 28932i bk2: 4a 28933i bk3: 4a 28934i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023529
Bank_Level_Parallism_Col = 1.024691
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024691 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 28863 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019345
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=172 dram_eff=0.186
bk0: 12a 28929i bk1: 12a 28926i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009804
Bank_Level_Parallism_Col = 1.010204
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010204 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 28846 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0032472
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=201 dram_eff=0.1592
bk0: 12a 28929i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009901
Bank_Level_Parallism_Col = 1.010309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010309 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 28847 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00390355
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=198 dram_eff=0.1616
bk0: 12a 28929i bk1: 12a 28927i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009901
Bank_Level_Parallism_Col = 1.010309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010309 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 28847 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00317811
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=238 dram_eff=0.1176
bk0: 10a 28933i bk1: 10a 28930i bk2: 4a 28935i bk3: 4a 28934i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 28860 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00158906
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=204 dram_eff=0.1569
bk0: 12a 28928i bk1: 12a 28929i bk2: 4a 28933i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 28847 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407627
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=224 dram_eff=0.1429
bk0: 12a 28927i bk1: 12a 28928i bk2: 4a 28934i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 28846 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00331629
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=217 dram_eff=0.1475
bk0: 12a 28927i bk1: 12a 28927i bk2: 4a 28935i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 28846 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00321266
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28916 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=224 dram_eff=0.125
bk0: 10a 28932i bk1: 10a 28931i bk2: 4a 28933i bk3: 4a 28935i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000967 
total_CMD = 28948 
util_bw = 28 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 28859 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28916 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00189996
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=205 dram_eff=0.1561
bk0: 12a 28927i bk1: 12a 28926i bk2: 4a 28934i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 28844 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359265
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=223 dram_eff=0.1435
bk0: 12a 28927i bk1: 12a 28928i bk2: 4a 28934i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 28846 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00373083
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28948 n_nop=28912 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=217 dram_eff=0.1475
bk0: 12a 28927i bk1: 12a 28928i bk2: 4a 28934i bk3: 4a 28933i bk4: 0a 28948i bk5: 0a 28948i bk6: 0a 28948i bk7: 0a 28948i bk8: 0a 28948i bk9: 0a 28948i bk10: 0a 28948i bk11: 0a 28948i bk12: 0a 28948i bk13: 0a 28948i bk14: 0a 28948i bk15: 0a 28948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 28948 
util_bw = 32 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 28846 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28948 
n_nop = 28912 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000138 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00314357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50, Miss = 14, Miss_rate = 0.280, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 58, Miss = 14, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2432
L2_total_cache_misses = 992
L2_total_cache_miss_rate = 0.4079
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2432
icnt_total_pkts_simt_to_mem=2432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2432
Req_Network_cycles = 38552
Req_Network_injected_packets_per_cycle =       0.0631 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0648
Req_Bank_Level_Parallism =       2.1599
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0169
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 2432
Reply_Network_cycles = 38552
Reply_Network_injected_packets_per_cycle =        0.0631
Reply_Network_conflicts_per_cycle =        0.6108
Reply_Network_conflicts_per_cycle_util =      15.2027
Reply_Bank_Level_Parallism =       1.5700
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0224
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 36 sec (756 sec)
gpgpu_simulation_rate = 757 (inst/sec)
gpgpu_simulation_rate = 50 (cycle/sec)
gpgpu_silicon_slowdown = 22640000x
Processing kernel ./traces/kernel-3.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 3
-grid dim = (15,15,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x8b4f430, kernel=0x7ccc2070
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x8e4fad0, kernel=0x7ccc2070
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x91500b0, kernel=0x7ccc2070
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9450690, kernel=0x7ccc2070
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9750c70, kernel=0x7ccc2070
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9a51250, kernel=0x7ccc2070
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9d51830, kernel=0x7ccc2070
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa051e10, kernel=0x7ccc2070
thread block = 7,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa3523f0, kernel=0x7ccc2070
thread block = 8,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa652a90, kernel=0x7ccc2070
thread block = 9,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa953070, kernel=0x7ccc2070
thread block = 10,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xac53650, kernel=0x7ccc2070
thread block = 11,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xaf53c30, kernel=0x7ccc2070
thread block = 12,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xb254210, kernel=0x7ccc2070
thread block = 13,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xb5547f0, kernel=0x7ccc2070
thread block = 14,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xb854dd0, kernel=0x7ccc2070
thread block = 0,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xbb553b0, kernel=0x7ccc2070
thread block = 1,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xbe55a50, kernel=0x7ccc2070
thread block = 2,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xc156030, kernel=0x7ccc2070
thread block = 3,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xc456610, kernel=0x7ccc2070
thread block = 4,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xc756bf0, kernel=0x7ccc2070
thread block = 5,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xca571d0, kernel=0x7ccc2070
thread block = 6,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xcd577b0, kernel=0x7ccc2070
thread block = 7,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xd057d90, kernel=0x7ccc2070
thread block = 8,1,0
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xd358370, kernel=0x7ccc2070
thread block = 9,1,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xd658a10, kernel=0x7ccc2070
thread block = 10,1,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xd958ff0, kernel=0x7ccc2070
thread block = 11,1,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xdc595d0, kernel=0x7ccc2070
thread block = 12,1,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xdf59bb0, kernel=0x7ccc2070
thread block = 13,1,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xe25a190, kernel=0x7ccc2070
thread block = 14,1,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xe55a770, kernel=0x7ccc2070
thread block = 0,2,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xe85ad50, kernel=0x7ccc2070
thread block = 1,2,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xeb5b330, kernel=0x7ccc2070
thread block = 2,2,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xee5b9d0, kernel=0x7ccc2070
thread block = 3,2,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xf15bfb0, kernel=0x7ccc2070
thread block = 4,2,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xf45c590, kernel=0x7ccc2070
thread block = 5,2,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xf75cb70, kernel=0x7ccc2070
thread block = 6,2,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xfa5d150, kernel=0x7ccc2070
thread block = 7,2,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xfd5d730, kernel=0x7ccc2070
thread block = 8,2,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1005dd10, kernel=0x7ccc2070
thread block = 9,2,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1035e2f0, kernel=0x7ccc2070
thread block = 10,2,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1065e990, kernel=0x7ccc2070
thread block = 11,2,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1095ef70, kernel=0x7ccc2070
thread block = 12,2,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x10c5f550, kernel=0x7ccc2070
thread block = 13,2,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x10f5fb30, kernel=0x7ccc2070
thread block = 14,2,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x11260110, kernel=0x7ccc2070
thread block = 0,3,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x115606f0, kernel=0x7ccc2070
thread block = 1,3,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x11860cd0, kernel=0x7ccc2070
thread block = 2,3,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x11b612b0, kernel=0x7ccc2070
thread block = 3,3,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x11e61950, kernel=0x7ccc2070
thread block = 4,3,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x12161f30, kernel=0x7ccc2070
thread block = 5,3,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x12462510, kernel=0x7ccc2070
thread block = 6,3,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x12762af0, kernel=0x7ccc2070
thread block = 7,3,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x12a630d0, kernel=0x7ccc2070
thread block = 8,3,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x12d636b0, kernel=0x7ccc2070
thread block = 9,3,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13063c90, kernel=0x7ccc2070
thread block = 10,3,0
GPGPU-Sim uArch: Shader 80 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13364270, kernel=0x7ccc2070
thread block = 11,3,0
GPGPU-Sim uArch: Shader 81 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13664910, kernel=0x7ccc2070
thread block = 12,3,0
GPGPU-Sim uArch: Shader 82 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13964ef0, kernel=0x7ccc2070
thread block = 13,3,0
GPGPU-Sim uArch: Shader 83 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13c654d0, kernel=0x7ccc2070
thread block = 14,3,0
GPGPU-Sim uArch: Shader 84 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x13f65ab0, kernel=0x7ccc2070
thread block = 0,4,0
GPGPU-Sim uArch: Shader 85 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x14266090, kernel=0x7ccc2070
thread block = 1,4,0
GPGPU-Sim uArch: Shader 86 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x14566670, kernel=0x7ccc2070
thread block = 2,4,0
GPGPU-Sim uArch: Shader 87 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x14866c50, kernel=0x7ccc2070
thread block = 3,4,0
GPGPU-Sim uArch: Shader 88 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x14b67230, kernel=0x7ccc2070
thread block = 4,4,0
GPGPU-Sim uArch: Shader 89 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x14e678d0, kernel=0x7ccc2070
thread block = 5,4,0
GPGPU-Sim uArch: Shader 90 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x15167eb0, kernel=0x7ccc2070
thread block = 6,4,0
GPGPU-Sim uArch: Shader 91 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x15468490, kernel=0x7ccc2070
thread block = 7,4,0
GPGPU-Sim uArch: Shader 92 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x15768a70, kernel=0x7ccc2070
thread block = 8,4,0
GPGPU-Sim uArch: Shader 93 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x15a69050, kernel=0x7ccc2070
thread block = 9,4,0
GPGPU-Sim uArch: Shader 94 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x15d69630, kernel=0x7ccc2070
thread block = 10,4,0
GPGPU-Sim uArch: Shader 95 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x16069c10, kernel=0x7ccc2070
thread block = 11,4,0
GPGPU-Sim uArch: Shader 96 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1636a1f0, kernel=0x7ccc2070
thread block = 12,4,0
GPGPU-Sim uArch: Shader 97 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1666a890, kernel=0x7ccc2070
thread block = 13,4,0
GPGPU-Sim uArch: Shader 98 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1696ae70, kernel=0x7ccc2070
thread block = 14,4,0
GPGPU-Sim uArch: Shader 99 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x16c6b450, kernel=0x7ccc2070
thread block = 0,5,0
GPGPU-Sim uArch: Shader 100 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x16f6ba30, kernel=0x7ccc2070
thread block = 1,5,0
GPGPU-Sim uArch: Shader 101 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1726c010, kernel=0x7ccc2070
thread block = 2,5,0
GPGPU-Sim uArch: Shader 102 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1756c5f0, kernel=0x7ccc2070
thread block = 3,5,0
GPGPU-Sim uArch: Shader 103 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1786cbd0, kernel=0x7ccc2070
thread block = 4,5,0
GPGPU-Sim uArch: Shader 104 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x17b6d1b0, kernel=0x7ccc2070
thread block = 5,5,0
GPGPU-Sim uArch: Shader 105 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x17e6d850, kernel=0x7ccc2070
thread block = 6,5,0
GPGPU-Sim uArch: Shader 106 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1816de30, kernel=0x7ccc2070
thread block = 7,5,0
GPGPU-Sim uArch: Shader 107 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1846e410, kernel=0x7ccc2070
thread block = 8,5,0
GPGPU-Sim uArch: Shader 108 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1876e9f0, kernel=0x7ccc2070
thread block = 9,5,0
GPGPU-Sim uArch: Shader 109 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x18a6efd0, kernel=0x7ccc2070
thread block = 10,5,0
GPGPU-Sim uArch: Shader 110 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x18d6f5b0, kernel=0x7ccc2070
thread block = 11,5,0
GPGPU-Sim uArch: Shader 111 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1906fb90, kernel=0x7ccc2070
thread block = 12,5,0
GPGPU-Sim uArch: Shader 112 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x19370170, kernel=0x7ccc2070
thread block = 13,5,0
GPGPU-Sim uArch: Shader 113 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x19670810, kernel=0x7ccc2070
thread block = 14,5,0
GPGPU-Sim uArch: Shader 114 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x19970df0, kernel=0x7ccc2070
thread block = 0,6,0
GPGPU-Sim uArch: Shader 115 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x19c713d0, kernel=0x7ccc2070
thread block = 1,6,0
GPGPU-Sim uArch: Shader 116 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x19f719b0, kernel=0x7ccc2070
thread block = 2,6,0
GPGPU-Sim uArch: Shader 117 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1a271f90, kernel=0x7ccc2070
thread block = 3,6,0
GPGPU-Sim uArch: Shader 118 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1a572570, kernel=0x7ccc2070
thread block = 4,6,0
GPGPU-Sim uArch: Shader 119 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1a872b50, kernel=0x7ccc2070
thread block = 5,6,0
GPGPU-Sim uArch: Shader 120 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ab73130, kernel=0x7ccc2070
thread block = 6,6,0
GPGPU-Sim uArch: Shader 121 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ae737d0, kernel=0x7ccc2070
thread block = 7,6,0
GPGPU-Sim uArch: Shader 122 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1b173db0, kernel=0x7ccc2070
thread block = 8,6,0
GPGPU-Sim uArch: Shader 123 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1b474390, kernel=0x7ccc2070
thread block = 9,6,0
GPGPU-Sim uArch: Shader 124 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1b774970, kernel=0x7ccc2070
thread block = 10,6,0
GPGPU-Sim uArch: Shader 125 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ba74f50, kernel=0x7ccc2070
thread block = 11,6,0
GPGPU-Sim uArch: Shader 126 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1bd75530, kernel=0x7ccc2070
thread block = 12,6,0
GPGPU-Sim uArch: Shader 127 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1c075b10, kernel=0x7ccc2070
thread block = 13,6,0
GPGPU-Sim uArch: Shader 128 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1c3760f0, kernel=0x7ccc2070
thread block = 14,6,0
GPGPU-Sim uArch: Shader 129 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1c676790, kernel=0x7ccc2070
thread block = 0,7,0
GPGPU-Sim uArch: Shader 130 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1c976d70, kernel=0x7ccc2070
thread block = 1,7,0
GPGPU-Sim uArch: Shader 131 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1cc77350, kernel=0x7ccc2070
thread block = 2,7,0
GPGPU-Sim uArch: Shader 132 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1cf77930, kernel=0x7ccc2070
thread block = 3,7,0
GPGPU-Sim uArch: Shader 133 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1d277f10, kernel=0x7ccc2070
thread block = 4,7,0
GPGPU-Sim uArch: Shader 134 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1d5784f0, kernel=0x7ccc2070
thread block = 5,7,0
GPGPU-Sim uArch: Shader 135 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1d878ad0, kernel=0x7ccc2070
thread block = 6,7,0
GPGPU-Sim uArch: Shader 136 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1db790b0, kernel=0x7ccc2070
thread block = 7,7,0
GPGPU-Sim uArch: Shader 137 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1de79750, kernel=0x7ccc2070
thread block = 8,7,0
GPGPU-Sim uArch: Shader 138 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1e179d30, kernel=0x7ccc2070
thread block = 9,7,0
GPGPU-Sim uArch: Shader 139 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1e47a310, kernel=0x7ccc2070
thread block = 10,7,0
GPGPU-Sim uArch: Shader 140 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1e77a8f0, kernel=0x7ccc2070
thread block = 11,7,0
GPGPU-Sim uArch: Shader 141 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ea7aed0, kernel=0x7ccc2070
thread block = 12,7,0
GPGPU-Sim uArch: Shader 142 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ed7b4b0, kernel=0x7ccc2070
thread block = 13,7,0
GPGPU-Sim uArch: Shader 143 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1f07ba90, kernel=0x7ccc2070
thread block = 14,7,0
GPGPU-Sim uArch: Shader 144 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1f37c070, kernel=0x7ccc2070
thread block = 0,8,0
GPGPU-Sim uArch: Shader 145 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1f67c710, kernel=0x7ccc2070
thread block = 1,8,0
GPGPU-Sim uArch: Shader 146 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1f97ccf0, kernel=0x7ccc2070
thread block = 2,8,0
GPGPU-Sim uArch: Shader 147 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1fc7d2d0, kernel=0x7ccc2070
thread block = 3,8,0
GPGPU-Sim uArch: Shader 148 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x1ff7d8b0, kernel=0x7ccc2070
thread block = 4,8,0
GPGPU-Sim uArch: Shader 149 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2027de90, kernel=0x7ccc2070
thread block = 5,8,0
GPGPU-Sim uArch: Shader 150 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2057e470, kernel=0x7ccc2070
thread block = 6,8,0
GPGPU-Sim uArch: Shader 151 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2087ea50, kernel=0x7ccc2070
thread block = 7,8,0
GPGPU-Sim uArch: Shader 152 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x20b7f030, kernel=0x7ccc2070
thread block = 8,8,0
GPGPU-Sim uArch: Shader 153 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x20e7f6d0, kernel=0x7ccc2070
thread block = 9,8,0
GPGPU-Sim uArch: Shader 154 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2117fcb0, kernel=0x7ccc2070
thread block = 10,8,0
GPGPU-Sim uArch: Shader 155 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x21480290, kernel=0x7ccc2070
thread block = 11,8,0
GPGPU-Sim uArch: Shader 156 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x21780870, kernel=0x7ccc2070
thread block = 12,8,0
GPGPU-Sim uArch: Shader 157 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x21a80e50, kernel=0x7ccc2070
thread block = 13,8,0
GPGPU-Sim uArch: Shader 158 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x21d81430, kernel=0x7ccc2070
thread block = 14,8,0
GPGPU-Sim uArch: Shader 159 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22081a10, kernel=0x7ccc2070
thread block = 0,9,0
GPGPU-Sim uArch: Shader 160 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22381ff0, kernel=0x7ccc2070
thread block = 1,9,0
GPGPU-Sim uArch: Shader 161 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22682690, kernel=0x7ccc2070
thread block = 2,9,0
GPGPU-Sim uArch: Shader 162 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22982c70, kernel=0x7ccc2070
thread block = 3,9,0
GPGPU-Sim uArch: Shader 163 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22c83250, kernel=0x7ccc2070
thread block = 4,9,0
GPGPU-Sim uArch: Shader 164 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x22f83830, kernel=0x7ccc2070
thread block = 5,9,0
GPGPU-Sim uArch: Shader 165 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x23283e10, kernel=0x7ccc2070
thread block = 6,9,0
GPGPU-Sim uArch: Shader 166 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x235843f0, kernel=0x7ccc2070
thread block = 7,9,0
GPGPU-Sim uArch: Shader 167 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x238849d0, kernel=0x7ccc2070
thread block = 8,9,0
GPGPU-Sim uArch: Shader 168 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x23b84fb0, kernel=0x7ccc2070
thread block = 9,9,0
GPGPU-Sim uArch: Shader 169 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x23e85650, kernel=0x7ccc2070
thread block = 10,9,0
GPGPU-Sim uArch: Shader 170 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x24185c30, kernel=0x7ccc2070
thread block = 11,9,0
GPGPU-Sim uArch: Shader 171 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x24486210, kernel=0x7ccc2070
thread block = 12,9,0
GPGPU-Sim uArch: Shader 172 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x247867f0, kernel=0x7ccc2070
thread block = 13,9,0
GPGPU-Sim uArch: Shader 173 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x24a86dd0, kernel=0x7ccc2070
thread block = 14,9,0
GPGPU-Sim uArch: Shader 174 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x24d873b0, kernel=0x7ccc2070
thread block = 0,10,0
GPGPU-Sim uArch: Shader 175 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25087990, kernel=0x7ccc2070
thread block = 1,10,0
GPGPU-Sim uArch: Shader 176 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25387f70, kernel=0x7ccc2070
thread block = 2,10,0
GPGPU-Sim uArch: Shader 177 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25688610, kernel=0x7ccc2070
thread block = 3,10,0
GPGPU-Sim uArch: Shader 178 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25988bf0, kernel=0x7ccc2070
thread block = 4,10,0
GPGPU-Sim uArch: Shader 179 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25c891d0, kernel=0x7ccc2070
thread block = 5,10,0
GPGPU-Sim uArch: Shader 180 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x25f897b0, kernel=0x7ccc2070
thread block = 6,10,0
GPGPU-Sim uArch: Shader 181 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x26289d90, kernel=0x7ccc2070
thread block = 7,10,0
GPGPU-Sim uArch: Shader 182 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2658a370, kernel=0x7ccc2070
thread block = 8,10,0
GPGPU-Sim uArch: Shader 183 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2688a950, kernel=0x7ccc2070
thread block = 9,10,0
GPGPU-Sim uArch: Shader 184 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x26b8af30, kernel=0x7ccc2070
thread block = 10,10,0
GPGPU-Sim uArch: Shader 185 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x26e8b5d0, kernel=0x7ccc2070
thread block = 11,10,0
GPGPU-Sim uArch: Shader 186 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2718bbb0, kernel=0x7ccc2070
thread block = 12,10,0
GPGPU-Sim uArch: Shader 187 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2748c190, kernel=0x7ccc2070
thread block = 13,10,0
GPGPU-Sim uArch: Shader 188 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2778c770, kernel=0x7ccc2070
thread block = 14,10,0
GPGPU-Sim uArch: Shader 189 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x27a8cd50, kernel=0x7ccc2070
thread block = 0,11,0
GPGPU-Sim uArch: Shader 190 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x27d8d330, kernel=0x7ccc2070
thread block = 1,11,0
GPGPU-Sim uArch: Shader 191 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2808d910, kernel=0x7ccc2070
thread block = 2,11,0
GPGPU-Sim uArch: Shader 192 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2838def0, kernel=0x7ccc2070
thread block = 3,11,0
GPGPU-Sim uArch: Shader 193 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2868e590, kernel=0x7ccc2070
thread block = 4,11,0
GPGPU-Sim uArch: Shader 194 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2898eb70, kernel=0x7ccc2070
thread block = 5,11,0
GPGPU-Sim uArch: Shader 195 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x28c8f150, kernel=0x7ccc2070
thread block = 6,11,0
GPGPU-Sim uArch: Shader 196 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x28f8f730, kernel=0x7ccc2070
thread block = 7,11,0
GPGPU-Sim uArch: Shader 197 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2928fd10, kernel=0x7ccc2070
thread block = 8,11,0
GPGPU-Sim uArch: Shader 198 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x295902f0, kernel=0x7ccc2070
thread block = 9,11,0
GPGPU-Sim uArch: Shader 199 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x298908d0, kernel=0x7ccc2070
thread block = 10,11,0
GPGPU-Sim uArch: Shader 200 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x29b90eb0, kernel=0x7ccc2070
thread block = 11,11,0
GPGPU-Sim uArch: Shader 201 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x29e91550, kernel=0x7ccc2070
thread block = 12,11,0
GPGPU-Sim uArch: Shader 202 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2a191b30, kernel=0x7ccc2070
thread block = 13,11,0
GPGPU-Sim uArch: Shader 203 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2a492110, kernel=0x7ccc2070
thread block = 14,11,0
GPGPU-Sim uArch: Shader 204 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2a7926f0, kernel=0x7ccc2070
thread block = 0,12,0
GPGPU-Sim uArch: Shader 205 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2aa92cd0, kernel=0x7ccc2070
thread block = 1,12,0
GPGPU-Sim uArch: Shader 206 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2ad932b0, kernel=0x7ccc2070
thread block = 2,12,0
GPGPU-Sim uArch: Shader 207 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2b093890, kernel=0x7ccc2070
thread block = 3,12,0
GPGPU-Sim uArch: Shader 208 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2b393e70, kernel=0x7ccc2070
thread block = 4,12,0
GPGPU-Sim uArch: Shader 209 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2b694510, kernel=0x7ccc2070
thread block = 5,12,0
GPGPU-Sim uArch: Shader 210 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2b994af0, kernel=0x7ccc2070
thread block = 6,12,0
GPGPU-Sim uArch: Shader 211 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2bc950d0, kernel=0x7ccc2070
thread block = 7,12,0
GPGPU-Sim uArch: Shader 212 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2bf956b0, kernel=0x7ccc2070
thread block = 8,12,0
GPGPU-Sim uArch: Shader 213 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2c295c90, kernel=0x7ccc2070
thread block = 9,12,0
GPGPU-Sim uArch: Shader 214 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2c596270, kernel=0x7ccc2070
thread block = 10,12,0
GPGPU-Sim uArch: Shader 215 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2c896850, kernel=0x7ccc2070
thread block = 11,12,0
GPGPU-Sim uArch: Shader 216 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2cb96e30, kernel=0x7ccc2070
thread block = 12,12,0
GPGPU-Sim uArch: Shader 217 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2ce974d0, kernel=0x7ccc2070
thread block = 13,12,0
GPGPU-Sim uArch: Shader 218 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2d197ab0, kernel=0x7ccc2070
thread block = 14,12,0
GPGPU-Sim uArch: Shader 219 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2d498090, kernel=0x7ccc2070
thread block = 0,13,0
GPGPU-Sim uArch: Shader 220 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2d798670, kernel=0x7ccc2070
thread block = 1,13,0
GPGPU-Sim uArch: Shader 221 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2da98c50, kernel=0x7ccc2070
thread block = 2,13,0
GPGPU-Sim uArch: Shader 222 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2dd99230, kernel=0x7ccc2070
thread block = 3,13,0
GPGPU-Sim uArch: Shader 223 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2e099810, kernel=0x7ccc2070
thread block = 4,13,0
GPGPU-Sim uArch: Shader 224 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2e399df0, kernel=0x7ccc2070
thread block = 5,13,0
GPGPU-Sim uArch: Shader 225 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2e69a490, kernel=0x7ccc2070
thread block = 6,13,0
GPGPU-Sim uArch: Shader 226 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2e99aa70, kernel=0x7ccc2070
thread block = 7,13,0
GPGPU-Sim uArch: Shader 227 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2ec9b050, kernel=0x7ccc2070
thread block = 8,13,0
GPGPU-Sim uArch: Shader 228 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2ef9b630, kernel=0x7ccc2070
thread block = 9,13,0
GPGPU-Sim uArch: Shader 229 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2f29bc10, kernel=0x7ccc2070
thread block = 10,13,0
GPGPU-Sim uArch: Shader 230 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2f59c1f0, kernel=0x7ccc2070
thread block = 11,13,0
GPGPU-Sim uArch: Shader 231 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2f89c7d0, kernel=0x7ccc2070
thread block = 12,13,0
GPGPU-Sim uArch: Shader 232 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2fb9cdb0, kernel=0x7ccc2070
thread block = 13,13,0
GPGPU-Sim uArch: Shader 233 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x2fe9d450, kernel=0x7ccc2070
thread block = 14,13,0
GPGPU-Sim uArch: Shader 234 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3019da30, kernel=0x7ccc2070
thread block = 0,14,0
GPGPU-Sim uArch: Shader 235 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3049e010, kernel=0x7ccc2070
thread block = 1,14,0
GPGPU-Sim uArch: Shader 236 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3079e5f0, kernel=0x7ccc2070
thread block = 2,14,0
GPGPU-Sim uArch: Shader 237 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x30a9ebd0, kernel=0x7ccc2070
thread block = 3,14,0
GPGPU-Sim uArch: Shader 238 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x30d9f1b0, kernel=0x7ccc2070
thread block = 4,14,0
GPGPU-Sim uArch: Shader 239 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3109f790, kernel=0x7ccc2070
thread block = 5,14,0
GPGPU-Sim uArch: Shader 240 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3139fd70, kernel=0x7ccc2070
thread block = 6,14,0
GPGPU-Sim uArch: Shader 241 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x316a0410, kernel=0x7ccc2070
thread block = 7,14,0
GPGPU-Sim uArch: Shader 242 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x319a09f0, kernel=0x7ccc2070
thread block = 8,14,0
GPGPU-Sim uArch: Shader 243 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x31ca0fd0, kernel=0x7ccc2070
thread block = 9,14,0
GPGPU-Sim uArch: Shader 244 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x31fa15b0, kernel=0x7ccc2070
thread block = 10,14,0
GPGPU-Sim uArch: Shader 245 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x322a1b90, kernel=0x7ccc2070
thread block = 11,14,0
GPGPU-Sim uArch: Shader 246 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x325a2170, kernel=0x7ccc2070
thread block = 12,14,0
GPGPU-Sim uArch: Shader 247 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x328a2750, kernel=0x7ccc2070
thread block = 13,14,0
GPGPU-Sim uArch: Shader 248 bind to kernel 3 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x32ba2d30, kernel=0x7ccc2070
thread block = 14,14,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 7489
gpu_sim_insn = 3859200
gpu_ipc =     515.3158
gpu_tot_sim_cycle = 46041
gpu_tot_sim_insn = 4431854
gpu_tot_ipc =      96.2589
gpu_tot_issued_cta = 241
gpu_occupancy = 11.8056% 
gpu_tot_occupancy = 8.4312% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8456
partiton_level_parallism_total  =       0.6784
partiton_level_parallism_util =      13.2719
partiton_level_parallism_util_total  =       9.4757
L2_BW  =     139.3045 GB/Sec
L2_BW_total  =      24.5726 GB/Sec
gpu_total_sim_rate=4962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31232
	L1D_total_cache_misses = 23072
	L1D_total_cache_miss_rate = 0.7387
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7898
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7898
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 5187360
gpgpu_n_tot_w_icount = 162105
gpgpu_n_stall_shd_mem = 38842
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23072
gpgpu_n_mem_write_global = 8160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184576
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 1486900
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 31642
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88471	W0_Idle:1170326	W0_Scoreboard:1581686	W1:189	W2:181	W3:169	W4:157	W5:149	W6:141	W7:129	W8:121	W9:117	W10:109	W11:97	W12:76	W13:59	W14:51	W15:33	W16:34638	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:120825
single_issue_nums: WS0:70305	WS1:30600	WS2:30600	WS3:30600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184576 {8:23072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 326400 {40:8160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 922880 {40:23072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65280 {8:8160,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 463 
averagemflatency = 583 
avg_icnt2mem_latency = 318 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 104 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4980 	13319 	10475 	2458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8622 	4626 	3825 	1995 	5033 	7131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3997 	1855 	2046 	3043 	5360 	7269 	6225 	1437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2228      1984      1602      1633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2978      2398      1579      1652    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3147      2449      1637      1665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3224      2595      1650      1772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2407      2057      1745      1788    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2992      2355      1559      1624    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3342      2504      1747      1783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3049      2480      1563      1683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1779      2417      1850      1812    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1863      2938      1653      1620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2083      3220      1864      1813    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1976      2682      1639      1612    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1466      2216      1619      1587    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1735      2850      1680      1640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1812      2648      1747      1692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1758      2563      1552      1522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1725      2086      1488      1510    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2014      2362      1458      1515    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2358      2944      1855      1868    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2233      2560      1575      1608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1604      1897      1440      1472    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1937      2358      1523      1556    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2147      2663      1713      1749    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2041      2433      1436      1489    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2033      2467      1743      1772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2389      3178      1704      1782    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2570      3354      1848      1872    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       2316      2706      1482      1539    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1962      2411      1708      1733    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       2177      2837      1585      1635    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       2373      2866      1712      1774    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       2311      2674      1499      1575    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1182      1133         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1148      1095         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1272      1117      1187      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1153         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1214       860      1146      1090         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1254      1119      1191      1222         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1172      1179         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1198      1261      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1072      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1154      1162         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1046      1241      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1087      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1113      1106         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1172      1224      1307      1286         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1138         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1116      1086         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1087      1064      1218      1270         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1305         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1136      1213      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1172      1173         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1051      1086      1215         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=707 dram_eff=0.3621
bk0: 64a 34528i bk1: 64a 34532i bk2: 64a 34530i bk3: 64a 34506i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 34201 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00833068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=640 dram_eff=0.4
bk0: 64a 34522i bk1: 64a 34533i bk2: 64a 34523i bk3: 64a 34504i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 34200 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.017963
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=593 dram_eff=0.4317
bk0: 64a 34523i bk1: 64a 34531i bk2: 64a 34504i bk3: 64a 34518i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 34193 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0173556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=632 dram_eff=0.4051
bk0: 64a 34527i bk1: 64a 34528i bk2: 64a 34527i bk3: 64a 34504i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 34209 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00873565
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=708 dram_eff=0.3616
bk0: 64a 34520i bk1: 64a 34526i bk2: 64a 34526i bk3: 64a 34506i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 34192 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00673975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=643 dram_eff=0.3981
bk0: 64a 34531i bk1: 64a 34539i bk2: 64a 34532i bk3: 64a 34517i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 34210 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113679
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=600 dram_eff=0.4267
bk0: 64a 34521i bk1: 64a 34522i bk2: 64a 34510i bk3: 64a 34512i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 34189 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.015678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0156779
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=634 dram_eff=0.4038
bk0: 64a 34529i bk1: 64a 34532i bk2: 64a 34534i bk3: 64a 34489i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 34205 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.011599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=725 dram_eff=0.3531
bk0: 64a 34535i bk1: 64a 34533i bk2: 64a 34526i bk3: 64a 34526i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 34198 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00480171
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=667 dram_eff=0.3838
bk0: 64a 34533i bk1: 64a 34525i bk2: 64a 34506i bk3: 64a 34512i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 34182 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0133927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=645 dram_eff=0.3969
bk0: 64a 34517i bk1: 64a 34520i bk2: 64a 34517i bk3: 64a 34505i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 34165 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.027277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0272772
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=662 dram_eff=0.3867
bk0: 64a 34523i bk1: 64a 34521i bk2: 64a 34515i bk3: 64a 34510i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 34182 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.015186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0151861
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=683 dram_eff=0.3748
bk0: 64a 34532i bk1: 64a 34525i bk2: 64a 34527i bk3: 64a 34498i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 34190 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00723149
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=678 dram_eff=0.3776
bk0: 64a 34527i bk1: 64a 34526i bk2: 64a 34514i bk3: 64a 34505i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 34187 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.011165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0111654
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=639 dram_eff=0.4006
bk0: 64a 34523i bk1: 64a 34521i bk2: 64a 34513i bk3: 64a 34503i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 34171 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.020190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0201903
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=668 dram_eff=0.3832
bk0: 64a 34531i bk1: 64a 34519i bk2: 64a 34519i bk3: 64a 34486i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 34176 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.011021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110208
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=646 dram_eff=0.3963
bk0: 64a 34533i bk1: 64a 34529i bk2: 64a 34521i bk3: 64a 34498i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 34196 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120043
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34312 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=616 dram_eff=0.4156
bk0: 64a 34528i bk1: 64a 34525i bk2: 64a 34518i bk3: 64a 34505i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 34194 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34312 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007492 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003861 
queue_avg = 0.012438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0124382
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=624 dram_eff=0.4103
bk0: 64a 34529i bk1: 64a 34519i bk2: 64a 34526i bk3: 64a 34506i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 34175 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0159671
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=633 dram_eff=0.4044
bk0: 64a 34530i bk1: 64a 34518i bk2: 64a 34518i bk3: 64a 34502i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 34177 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0137398
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=683 dram_eff=0.3748
bk0: 64a 34527i bk1: 64a 34530i bk2: 64a 34507i bk3: 64a 34500i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 34183 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00997946
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=627 dram_eff=0.4083
bk0: 64a 34536i bk1: 64a 34519i bk2: 64a 34529i bk3: 64a 34490i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 34190 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145208
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=610 dram_eff=0.4197
bk0: 64a 34536i bk1: 64a 34527i bk2: 64a 34533i bk3: 64a 34502i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 34182 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0201614
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=650 dram_eff=0.3938
bk0: 64a 34524i bk1: 64a 34519i bk2: 64a 34515i bk3: 64a 34483i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 34168 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.016025
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=707 dram_eff=0.3621
bk0: 64a 34531i bk1: 64a 34530i bk2: 64a 34527i bk3: 64a 34507i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 34185 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00995054
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=674 dram_eff=0.3798
bk0: 64a 34536i bk1: 64a 34521i bk2: 64a 34527i bk3: 64a 34507i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 34184 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0146655
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=649 dram_eff=0.3945
bk0: 64a 34519i bk1: 64a 34515i bk2: 64a 34518i bk3: 64a 34504i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 34150 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0164589
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=683 dram_eff=0.3748
bk0: 64a 34525i bk1: 64a 34511i bk2: 64a 34516i bk3: 64a 34499i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 34179 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0158804
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=699 dram_eff=0.3662
bk0: 64a 34533i bk1: 64a 34526i bk2: 64a 34532i bk3: 64a 34496i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 34194 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111365
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=678 dram_eff=0.3776
bk0: 64a 34527i bk1: 64a 34519i bk2: 64a 34517i bk3: 64a 34493i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 34182 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.014839
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=646 dram_eff=0.3963
bk0: 64a 34525i bk1: 64a 34520i bk2: 64a 34520i bk3: 64a 34502i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 34168 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0134795
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34571 n_nop=34311 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007405
n_activity=683 dram_eff=0.3748
bk0: 64a 34521i bk1: 64a 34521i bk2: 64a 34512i bk3: 64a 34510i bk4: 0a 34571i bk5: 0a 34571i bk6: 0a 34571i bk7: 0a 34571i bk8: 0a 34571i bk9: 0a 34571i bk10: 0a 34571i bk11: 0a 34571i bk12: 0a 34571i bk13: 0a 34571i bk14: 0a 34571i bk15: 0a 34571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.007405 
total_CMD = 34571 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 34180 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34571 
n_nop = 34311 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.007405 
Either_Row_CoL_Bus_Util = 0.007521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0129299

========= L2 cache stats =========
L2_cache_bank[0]: Access = 458, Miss = 128, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 488, Miss = 128, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 128, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 128, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31232
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.2623
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=31232
icnt_total_pkts_simt_to_mem=31232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31232
Req_Network_cycles = 46041
Req_Network_injected_packets_per_cycle =       0.6784 
Req_Network_conflicts_per_cycle =       0.2569
Req_Network_conflicts_per_cycle_util =       3.5886
Req_Bank_Level_Parallism =       9.4757
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8885
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0106

Reply_Network_injected_packets_num = 31232
Reply_Network_cycles = 46041
Reply_Network_injected_packets_per_cycle =        0.6784
Reply_Network_conflicts_per_cycle =        2.2907
Reply_Network_conflicts_per_cycle_util =      28.1398
Reply_Bank_Level_Parallism =       8.3330
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8609
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0085
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 53 sec (893 sec)
gpgpu_simulation_rate = 4962 (inst/sec)
gpgpu_simulation_rate = 51 (cycle/sec)
gpgpu_silicon_slowdown = 22196078x
Processing kernel ./traces/kernel-4.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 256 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x343a5cf0, kernel=0x7db960e0
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 17706
gpu_sim_insn = 16814
gpu_ipc =       0.9496
gpu_tot_sim_cycle = 63747
gpu_tot_sim_insn = 4448668
gpu_tot_ipc =      69.7863
gpu_tot_issued_cta = 242
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 8.3167% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0035
partiton_level_parallism_total  =       0.4909
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       9.3192
L2_BW  =       0.1268 GB/Sec
L2_BW_total  =      17.7827 GB/Sec
gpu_total_sim_rate=4302

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31294
	L1D_total_cache_misses = 23104
	L1D_total_cache_miss_rate = 0.7383
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7898
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7898
ctas_completed 242, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 5260800
gpgpu_n_tot_w_icount = 164400
gpgpu_n_stall_shd_mem = 39404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 23104
gpgpu_n_mem_write_global = 8190
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 184832
gpgpu_n_store_insn = 65520
gpgpu_n_shmem_insn = 1491800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32204
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88640	W0_Idle:1208638	W0_Scoreboard:1591899	W1:378	W2:362	W3:338	W4:314	W5:298	W6:282	W7:258	W8:242	W9:234	W10:218	W11:194	W12:152	W13:118	W14:102	W15:66	W16:34986	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:120825
single_issue_nums: WS0:72600	WS1:30600	WS2:30600	WS3:30600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 184832 {8:23104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327600 {40:8190,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 924160 {40:23104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65520 {8:8190,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 463 
averagemflatency = 532 
avg_icnt2mem_latency = 253 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 83 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5042 	13319 	10475 	2458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8684 	4626 	3825 	1995 	5033 	7131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4059 	1855 	2046 	3043 	5360 	7269 	6225 	1437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2228      1984      1602      1633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2983      2410      1579      1652    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3147      2449      1637      1665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3224      2595      1650      1772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2407      2057      1745      1788    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3003      2366      1559      1624    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3342      2504      1747      1783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3049      2480      1563      1683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1779      2417      1850      1812    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1875      2950      1653      1620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2083      3220      1864      1813    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1976      2682      1639      1612    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1466      2216      1619      1587    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1747      2862      1680      1640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1812      2648      1747      1692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1758      2563      1552      1522    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1725      2086      1488      1510    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2025      2374      1458      1515    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2358      2944      1855      1868    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2233      2560      1575      1608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1604      1897      1440      1472    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1949      2370      1523      1556    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2147      2663      1713      1749    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2041      2433      1436      1489    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2033      2467      1743      1772    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2401      3190      1704      1782    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2570      3354      1848      1872    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       2316      2706      1482      1539    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1962      2411      1708      1733    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       2189      2849      1585      1635    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       2373      2866      1712      1774    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       2311      2674      1499      1575    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1182      1133         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1148      1095         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1272      1117      1187      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1153         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1214       860      1146      1090         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1254      1119      1191      1222         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1172      1179         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1198      1261      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1072      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1154      1162         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1046      1241      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1087      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1113      1106         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1172      1224      1307      1286         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1138         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1116      1086         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1087      1064      1218      1270         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1305         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1136      1213      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1172      1173         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1051      1086      1215         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=707 dram_eff=0.3621
bk0: 64a 47823i bk1: 64a 47827i bk2: 64a 47825i bk3: 64a 47801i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 47496 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0060168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=640 dram_eff=0.4
bk0: 64a 47817i bk1: 64a 47828i bk2: 64a 47818i bk3: 64a 47799i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 47495 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0129737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=593 dram_eff=0.4317
bk0: 64a 47818i bk1: 64a 47826i bk2: 64a 47799i bk3: 64a 47813i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 47488 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.012535
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=632 dram_eff=0.4051
bk0: 64a 47822i bk1: 64a 47823i bk2: 64a 47822i bk3: 64a 47799i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 47504 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00630928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=708 dram_eff=0.3616
bk0: 64a 47815i bk1: 64a 47821i bk2: 64a 47821i bk3: 64a 47801i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 47487 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00486776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=643 dram_eff=0.3981
bk0: 64a 47826i bk1: 64a 47834i bk2: 64a 47827i bk3: 64a 47812i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 47505 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00821042
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=600 dram_eff=0.4267
bk0: 64a 47816i bk1: 64a 47817i bk2: 64a 47805i bk3: 64a 47807i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 47484 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.011323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0113233
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=634 dram_eff=0.4038
bk0: 64a 47824i bk1: 64a 47827i bk2: 64a 47829i bk3: 64a 47784i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 47500 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.008378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00837755
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=725 dram_eff=0.3531
bk0: 64a 47830i bk1: 64a 47828i bk2: 64a 47821i bk3: 64a 47821i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 47493 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00346801
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=667 dram_eff=0.3838
bk0: 64a 47828i bk1: 64a 47820i bk2: 64a 47801i bk3: 64a 47807i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 47477 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00967284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=645 dram_eff=0.3969
bk0: 64a 47812i bk1: 64a 47815i bk2: 64a 47812i bk3: 64a 47800i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 47460 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.019701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0197008
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=662 dram_eff=0.3867
bk0: 64a 47818i bk1: 64a 47816i bk2: 64a 47810i bk3: 64a 47805i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 47477 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.010968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0109681
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=683 dram_eff=0.3748
bk0: 64a 47827i bk1: 64a 47820i bk2: 64a 47822i bk3: 64a 47793i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 47485 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00522291
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=678 dram_eff=0.3776
bk0: 64a 47822i bk1: 64a 47821i bk2: 64a 47809i bk3: 64a 47800i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 47482 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.008064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00806418
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=639 dram_eff=0.4006
bk0: 64a 47818i bk1: 64a 47816i bk2: 64a 47808i bk3: 64a 47798i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 47466 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.014582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0145824
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=668 dram_eff=0.3832
bk0: 64a 47826i bk1: 64a 47814i bk2: 64a 47814i bk3: 64a 47781i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 47471 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.007960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00795972
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=646 dram_eff=0.3963
bk0: 64a 47828i bk1: 64a 47824i bk2: 64a 47816i bk3: 64a 47793i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 47491 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00867004
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47607 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=616 dram_eff=0.4156
bk0: 64a 47823i bk1: 64a 47820i bk2: 64a 47813i bk3: 64a 47800i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 47489 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47607 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005411 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003861 
queue_avg = 0.008983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00898341
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=624 dram_eff=0.4103
bk0: 64a 47824i bk1: 64a 47814i bk2: 64a 47821i bk3: 64a 47801i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 47470 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0115322
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=633 dram_eff=0.4044
bk0: 64a 47825i bk1: 64a 47813i bk2: 64a 47813i bk3: 64a 47797i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 47472 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00992354
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=683 dram_eff=0.3748
bk0: 64a 47822i bk1: 64a 47825i bk2: 64a 47802i bk3: 64a 47795i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 47478 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00720762
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=627 dram_eff=0.4083
bk0: 64a 47831i bk1: 64a 47814i bk2: 64a 47824i bk3: 64a 47785i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 47485 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0104876
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=610 dram_eff=0.4197
bk0: 64a 47831i bk1: 64a 47822i bk2: 64a 47828i bk3: 64a 47797i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 47477 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0145615
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=650 dram_eff=0.3938
bk0: 64a 47819i bk1: 64a 47814i bk2: 64a 47810i bk3: 64a 47778i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 47463 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.011574
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=707 dram_eff=0.3621
bk0: 64a 47826i bk1: 64a 47825i bk2: 64a 47822i bk3: 64a 47802i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 47480 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00718673
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=674 dram_eff=0.3798
bk0: 64a 47831i bk1: 64a 47816i bk2: 64a 47822i bk3: 64a 47802i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 47479 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0105921
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=649 dram_eff=0.3945
bk0: 64a 47814i bk1: 64a 47810i bk2: 64a 47813i bk3: 64a 47799i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 47445 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0118874
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=683 dram_eff=0.3748
bk0: 64a 47820i bk1: 64a 47806i bk2: 64a 47811i bk3: 64a 47794i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 47474 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0114695
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=699 dram_eff=0.3662
bk0: 64a 47828i bk1: 64a 47821i bk2: 64a 47827i bk3: 64a 47791i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 47489 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00804329
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=678 dram_eff=0.3776
bk0: 64a 47822i bk1: 64a 47814i bk2: 64a 47812i bk3: 64a 47788i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 47477 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0107174
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=646 dram_eff=0.3963
bk0: 64a 47820i bk1: 64a 47815i bk2: 64a 47815i bk3: 64a 47797i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 47463 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00973551
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47866 n_nop=47606 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005348
n_activity=683 dram_eff=0.3748
bk0: 64a 47816i bk1: 64a 47816i bk2: 64a 47807i bk3: 64a 47805i bk4: 0a 47866i bk5: 0a 47866i bk6: 0a 47866i bk7: 0a 47866i bk8: 0a 47866i bk9: 0a 47866i bk10: 0a 47866i bk11: 0a 47866i bk12: 0a 47866i bk13: 0a 47866i bk14: 0a 47866i bk15: 0a 47866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.005348 
total_CMD = 47866 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 47475 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47866 
n_nop = 47606 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.005348 
Either_Row_CoL_Bus_Util = 0.005432 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00933857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 458, Miss = 128, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 492, Miss = 128, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 498, Miss = 128, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 128, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 128, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 466, Miss = 128, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 500, Miss = 128, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 496, Miss = 128, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31294
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.2618
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8190
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=31294
icnt_total_pkts_simt_to_mem=31294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31294
Req_Network_cycles = 63747
Req_Network_injected_packets_per_cycle =       0.4909 
Req_Network_conflicts_per_cycle =       0.1855
Req_Network_conflicts_per_cycle_util =       3.5223
Req_Bank_Level_Parallism =       9.3192
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3640
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 31294
Reply_Network_cycles = 63747
Reply_Network_injected_packets_per_cycle =        0.4909
Reply_Network_conflicts_per_cycle =        1.6545
Reply_Network_conflicts_per_cycle_util =      27.6819
Reply_Bank_Level_Parallism =       8.2136
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6218
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0061
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 14 sec (1034 sec)
gpgpu_simulation_rate = 4302 (inst/sec)
gpgpu_simulation_rate = 61 (cycle/sec)
gpgpu_silicon_slowdown = 18557377x
Processing kernel ./traces/kernel-5.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 5
-grid dim = (14,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 264 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: shmem cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x35ba8cb0, kernel=0x7d9f7cc0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 265 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x35ea9350, kernel=0x7d9f7cc0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 266 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x361a9930, kernel=0x7d9f7cc0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 267 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x364a9f10, kernel=0x7d9f7cc0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 268 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x367aa4f0, kernel=0x7d9f7cc0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 269 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x36aaaad0, kernel=0x7d9f7cc0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 270 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x36dab0b0, kernel=0x7d9f7cc0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 271 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x370ab690, kernel=0x7d9f7cc0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 272 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x373abc70, kernel=0x7d9f7cc0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 273 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x376ac310, kernel=0x7d9f7cc0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 274 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x379ac8f0, kernel=0x7d9f7cc0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 275 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x37caced0, kernel=0x7d9f7cc0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 276 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x37fad4b0, kernel=0x7d9f7cc0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 277 bind to kernel 5 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x382ada90, kernel=0x7d9f7cc0
thread block = 13,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 20581
gpu_sim_insn = 518784
gpu_ipc =      25.2069
gpu_tot_sim_cycle = 84328
gpu_tot_sim_insn = 4967452
gpu_tot_ipc =      58.9063
gpu_tot_issued_cta = 256
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 6.8238% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1075
partiton_level_parallism_total  =       0.3973
partiton_level_parallism_util =       2.0789
partiton_level_parallism_util_total  =       7.5771
L2_BW  =       3.8933 GB/Sec
L2_BW_total  =      14.3929 GB/Sec
gpu_total_sim_rate=4075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 948, Miss = 576, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 33506
	L1D_total_cache_misses = 24448
	L1D_total_cache_miss_rate = 0.7297
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7898
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7898
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 6378112
gpgpu_n_tot_w_icount = 199316
gpgpu_n_stall_shd_mem = 68412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24448
gpgpu_n_mem_write_global = 9058
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 195584
gpgpu_n_store_insn = 72464
gpgpu_n_shmem_insn = 1692280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 61212
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7200
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91342	W0_Idle:1861443	W0_Scoreboard:1769018	W1:378	W2:362	W3:338	W4:314	W5:298	W6:282	W7:258	W8:242	W9:234	W10:218	W11:194	W12:152	W13:118	W14:102	W15:66	W16:66990	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:121035
single_issue_nums: WS0:107516	WS1:30600	WS2:30600	WS3:30600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195584 {8:24448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 362320 {40:9058,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977920 {40:24448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 72464 {8:9058,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 463 
averagemflatency = 514 
avg_icnt2mem_latency = 240 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 80 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6490 	14083 	10475 	2458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	9803 	5291 	4225 	2023 	5033 	7131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4373 	2105 	2369 	3419 	5801 	7580 	6422 	1437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2265      2073      1627      1665    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3091      2544      1604      1685    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3196      2539      1661      1695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3273      2688      1674      1802    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2483      2145      1771      1820    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3128      2507      1584      1656    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3415      2593      1771      1814    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3129      2571      1587      1714    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1853      2507      1874      1843    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2007      3104      1677      1651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2157      3312      1888      1843    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2053      2774      1663      1641    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1542      2303      1644      1617    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1902      3021      1704      1672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1889      2736      1771      1721    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1839      2653      1576      1551    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1803      2172      1517      1540    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       2229      2570      1495      1547    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       2437      3042      1882      1897    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       2314      2654      1602      1636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1684      1984      1470      1502    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       2156      2590      1559      1589    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       2228      2753      1741      1777    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       2124      2532      1463      1518    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       2117      2552      1770      1806    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       2616      3408      1732      1819    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       2658      3449      1874      1902    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       2406      2801      1508      1569    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       2045      2497      1735      1766    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       2400      3064      1612      1672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       2458      2959      1739      1804    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       2398      2766      1525      1605    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1182      1133         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1148      1095         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1272      1117      1187      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1153         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1214       860      1146      1090         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1254      1119      1191      1222         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1172      1179         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1198      1261      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1072      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1154      1162         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1046      1241      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1087      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1113      1106         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1172      1224      1307      1286         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1138         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1116      1086         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1087      1064      1218      1270         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1305         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1136      1213      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1172      1173         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1051      1086      1215         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=707 dram_eff=0.3621
bk0: 64a 63277i bk1: 64a 63281i bk2: 64a 63279i bk3: 64a 63255i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00454833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=640 dram_eff=0.4
bk0: 64a 63271i bk1: 64a 63282i bk2: 64a 63272i bk3: 64a 63253i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 62949 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00980733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=593 dram_eff=0.4317
bk0: 64a 63272i bk1: 64a 63280i bk2: 64a 63253i bk3: 64a 63267i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 62942 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00947568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=632 dram_eff=0.4051
bk0: 64a 63276i bk1: 64a 63277i bk2: 64a 63276i bk3: 64a 63253i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 62958 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00476943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=708 dram_eff=0.3616
bk0: 64a 63269i bk1: 64a 63275i bk2: 64a 63275i bk3: 64a 63255i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 62941 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00367972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=643 dram_eff=0.3981
bk0: 64a 63280i bk1: 64a 63288i bk2: 64a 63281i bk3: 64a 63266i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 62959 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00620657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=600 dram_eff=0.4267
bk0: 64a 63270i bk1: 64a 63271i bk2: 64a 63259i bk3: 64a 63261i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 62938 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.008560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0085597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=634 dram_eff=0.4038
bk0: 64a 63278i bk1: 64a 63281i bk2: 64a 63283i bk3: 64a 63238i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 62954 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.006333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00633291
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=725 dram_eff=0.3531
bk0: 64a 63284i bk1: 64a 63282i bk2: 64a 63275i bk3: 64a 63275i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 62947 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0026216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=667 dram_eff=0.3838
bk0: 64a 63282i bk1: 64a 63274i bk2: 64a 63255i bk3: 64a 63261i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 62931 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00731207
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=645 dram_eff=0.3969
bk0: 64a 63266i bk1: 64a 63269i bk2: 64a 63266i bk3: 64a 63254i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 62914 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.014893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0148926
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=662 dram_eff=0.3867
bk0: 64a 63272i bk1: 64a 63270i bk2: 64a 63264i bk3: 64a 63259i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 62931 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.008291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00829122
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=683 dram_eff=0.3748
bk0: 64a 63281i bk1: 64a 63274i bk2: 64a 63276i bk3: 64a 63247i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 62939 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0039482
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=678 dram_eff=0.3776
bk0: 64a 63276i bk1: 64a 63275i bk2: 64a 63263i bk3: 64a 63254i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 62936 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.006096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00609602
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=639 dram_eff=0.4006
bk0: 64a 63272i bk1: 64a 63270i bk2: 64a 63262i bk3: 64a 63252i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 62920 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.011023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0110234
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=668 dram_eff=0.3832
bk0: 64a 63280i bk1: 64a 63268i bk2: 64a 63268i bk3: 64a 63235i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 62925 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.006017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00601706
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=646 dram_eff=0.3963
bk0: 64a 63282i bk1: 64a 63278i bk2: 64a 63270i bk3: 64a 63247i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 62945 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00655401
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63061 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=616 dram_eff=0.4156
bk0: 64a 63277i bk1: 64a 63274i bk2: 64a 63267i bk3: 64a 63254i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 62943 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63061 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.003861 
queue_avg = 0.006791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0067909
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=624 dram_eff=0.4103
bk0: 64a 63278i bk1: 64a 63268i bk2: 64a 63275i bk3: 64a 63255i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 62924 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00871762
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=633 dram_eff=0.4044
bk0: 64a 63279i bk1: 64a 63267i bk2: 64a 63267i bk3: 64a 63251i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 62926 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00750158
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=683 dram_eff=0.3748
bk0: 64a 63276i bk1: 64a 63279i bk2: 64a 63256i bk3: 64a 63249i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 62932 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00544852
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=627 dram_eff=0.4083
bk0: 64a 63285i bk1: 64a 63268i bk2: 64a 63278i bk3: 64a 63239i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 62939 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00792798
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=610 dram_eff=0.4197
bk0: 64a 63285i bk1: 64a 63276i bk2: 64a 63282i bk3: 64a 63251i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 62931 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0110076
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=650 dram_eff=0.3938
bk0: 64a 63273i bk1: 64a 63268i bk2: 64a 63264i bk3: 64a 63232i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 62917 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00874921
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=707 dram_eff=0.3621
bk0: 64a 63280i bk1: 64a 63279i bk2: 64a 63276i bk3: 64a 63256i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 62934 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00543272
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=674 dram_eff=0.3798
bk0: 64a 63285i bk1: 64a 63270i bk2: 64a 63276i bk3: 64a 63256i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 62933 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00800695
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=649 dram_eff=0.3945
bk0: 64a 63268i bk1: 64a 63264i bk2: 64a 63267i bk3: 64a 63253i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 62899 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0089861
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=683 dram_eff=0.3748
bk0: 64a 63274i bk1: 64a 63260i bk2: 64a 63265i bk3: 64a 63248i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 62928 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00867025
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=699 dram_eff=0.3662
bk0: 64a 63282i bk1: 64a 63275i bk2: 64a 63281i bk3: 64a 63245i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 62943 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00608023
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=678 dram_eff=0.3776
bk0: 64a 63276i bk1: 64a 63268i bk2: 64a 63266i bk3: 64a 63242i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 62931 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00810171
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=646 dram_eff=0.3963
bk0: 64a 63274i bk1: 64a 63269i bk2: 64a 63269i bk3: 64a 63251i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 62917 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00735944
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63320 n_nop=63060 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=683 dram_eff=0.3748
bk0: 64a 63270i bk1: 64a 63270i bk2: 64a 63261i bk3: 64a 63259i bk4: 0a 63320i bk5: 0a 63320i bk6: 0a 63320i bk7: 0a 63320i bk8: 0a 63320i bk9: 0a 63320i bk10: 0a 63320i bk11: 0a 63320i bk12: 0a 63320i bk13: 0a 63320i bk14: 0a 63320i bk15: 0a 63320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.004043 
total_CMD = 63320 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 62929 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63320 
n_nop = 63060 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.004043 
Either_Row_CoL_Bus_Util = 0.004106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00705938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 486, Miss = 128, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 486, Miss = 128, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 540, Miss = 128, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 542, Miss = 128, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 520, Miss = 128, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 520, Miss = 128, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 520, Miss = 128, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 520, Miss = 128, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 494, Miss = 128, Miss_rate = 0.259, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 548, Miss = 128, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 528, Miss = 128, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33506
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.2445
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9058
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=33506
icnt_total_pkts_simt_to_mem=33506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 33506
Req_Network_cycles = 84328
Req_Network_injected_packets_per_cycle =       0.3973 
Req_Network_conflicts_per_cycle =       0.1412
Req_Network_conflicts_per_cycle_util =       2.6920
Req_Bank_Level_Parallism =       7.5771
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0376
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0062

Reply_Network_injected_packets_num = 33506
Reply_Network_cycles = 84328
Reply_Network_injected_packets_per_cycle =        0.3973
Reply_Network_conflicts_per_cycle =        1.5704
Reply_Network_conflicts_per_cycle_util =      24.8547
Reply_Bank_Level_Parallism =       6.2887
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4873
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 19 sec (1219 sec)
gpgpu_simulation_rate = 4075 (inst/sec)
gpgpu_simulation_rate = 69 (cycle/sec)
gpgpu_silicon_slowdown = 16405797x
Processing kernel ./traces/kernel-6.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 6
-grid dim = (14,14,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 280 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x38baec30, kernel=0x833014c0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 281 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x38eaf2d0, kernel=0x833014c0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 282 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x391af8b0, kernel=0x833014c0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 283 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x394afe90, kernel=0x833014c0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 284 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x397b0470, kernel=0x833014c0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 285 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x39ab0a50, kernel=0x833014c0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 286 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x39db1030, kernel=0x833014c0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 287 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3a0b1610, kernel=0x833014c0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 288 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3a3b1bf0, kernel=0x833014c0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 289 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3a6b2290, kernel=0x833014c0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 290 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3a9b2870, kernel=0x833014c0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 291 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3acb2e50, kernel=0x833014c0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 292 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3afb3430, kernel=0x833014c0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 293 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3b2b3a10, kernel=0x833014c0
thread block = 13,0,0
GPGPU-Sim uArch: Shader 294 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3b5b3ff0, kernel=0x833014c0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 295 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3b8b45d0, kernel=0x833014c0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 296 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3bbb4bb0, kernel=0x833014c0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 297 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3beb5250, kernel=0x833014c0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 298 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3c1b5830, kernel=0x833014c0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 299 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3c4b5e10, kernel=0x833014c0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 300 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3c7b63f0, kernel=0x833014c0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 301 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3cab69d0, kernel=0x833014c0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 302 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3cdb6fb0, kernel=0x833014c0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 303 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3d0b7590, kernel=0x833014c0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 304 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3d3b7b70, kernel=0x833014c0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 305 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3d6b8210, kernel=0x833014c0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 306 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3d9b87f0, kernel=0x833014c0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 307 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3dcb8dd0, kernel=0x833014c0
thread block = 13,1,0
GPGPU-Sim uArch: Shader 308 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3dfb93b0, kernel=0x833014c0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 309 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3e2b9990, kernel=0x833014c0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 310 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3e5b9f70, kernel=0x833014c0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 311 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3e8ba550, kernel=0x833014c0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 312 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3ebbab30, kernel=0x833014c0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 313 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3eebb1d0, kernel=0x833014c0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 314 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3f1bb7b0, kernel=0x833014c0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 315 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3f4bbd90, kernel=0x833014c0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 316 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3f7bc370, kernel=0x833014c0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 317 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3fabc950, kernel=0x833014c0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 318 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x3fdbcf30, kernel=0x833014c0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 319 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x400bd510, kernel=0x833014c0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 320 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x403bdaf0, kernel=0x833014c0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 321 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x406be190, kernel=0x833014c0
thread block = 13,2,0
GPGPU-Sim uArch: Shader 322 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x409be770, kernel=0x833014c0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 323 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x40cbed50, kernel=0x833014c0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 324 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x40fbf330, kernel=0x833014c0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 325 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x412bf910, kernel=0x833014c0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 326 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x415bfef0, kernel=0x833014c0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 327 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x418c04d0, kernel=0x833014c0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 328 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x41bc0ab0, kernel=0x833014c0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 329 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x41ec1150, kernel=0x833014c0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 330 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x421c1730, kernel=0x833014c0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 331 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x424c1d10, kernel=0x833014c0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 332 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x427c22f0, kernel=0x833014c0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 333 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x42ac28d0, kernel=0x833014c0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 334 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x42dc2eb0, kernel=0x833014c0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 335 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x430c3490, kernel=0x833014c0
thread block = 13,3,0
GPGPU-Sim uArch: Shader 336 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x433c3a70, kernel=0x833014c0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 337 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x436c4110, kernel=0x833014c0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 338 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x439c46f0, kernel=0x833014c0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 339 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x43cc4cd0, kernel=0x833014c0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 340 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x43fc52b0, kernel=0x833014c0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 341 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x442c5890, kernel=0x833014c0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 342 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x445c5e70, kernel=0x833014c0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 343 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x448c6450, kernel=0x833014c0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 344 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x44bc6a30, kernel=0x833014c0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 345 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x44ec70d0, kernel=0x833014c0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 346 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x451c76b0, kernel=0x833014c0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 347 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x454c7c90, kernel=0x833014c0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 348 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x457c8270, kernel=0x833014c0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 349 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x45ac8850, kernel=0x833014c0
thread block = 13,4,0
GPGPU-Sim uArch: Shader 350 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x45dc8e30, kernel=0x833014c0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 351 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x460c9410, kernel=0x833014c0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 352 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x463c99f0, kernel=0x833014c0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 353 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x466ca090, kernel=0x833014c0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 354 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x469ca670, kernel=0x833014c0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 355 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x46ccac50, kernel=0x833014c0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 356 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x46fcb230, kernel=0x833014c0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 357 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x472cb810, kernel=0x833014c0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 358 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x475cbdf0, kernel=0x833014c0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 359 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x478cc3d0, kernel=0x833014c0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 360 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x47bcc9b0, kernel=0x833014c0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 361 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x47ecd050, kernel=0x833014c0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 362 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x481cd630, kernel=0x833014c0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 363 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x484cdc10, kernel=0x833014c0
thread block = 13,5,0
GPGPU-Sim uArch: Shader 364 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x487ce1f0, kernel=0x833014c0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 365 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x48ace7d0, kernel=0x833014c0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 366 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x48dcedb0, kernel=0x833014c0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 367 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x490cf390, kernel=0x833014c0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 368 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x493cf970, kernel=0x833014c0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 369 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x496d0010, kernel=0x833014c0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 370 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x499d05f0, kernel=0x833014c0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 371 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x49cd0bd0, kernel=0x833014c0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 372 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x49fd11b0, kernel=0x833014c0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 373 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4a2d1790, kernel=0x833014c0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 374 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4a5d1d70, kernel=0x833014c0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 375 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4a8d2350, kernel=0x833014c0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 376 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4abd2930, kernel=0x833014c0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 377 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4aed2fd0, kernel=0x833014c0
thread block = 13,6,0
GPGPU-Sim uArch: Shader 378 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4b1d35b0, kernel=0x833014c0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 379 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4b4d3b90, kernel=0x833014c0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 380 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4b7d4170, kernel=0x833014c0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 381 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4bad4750, kernel=0x833014c0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 382 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4bdd4d30, kernel=0x833014c0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 383 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4c0d5310, kernel=0x833014c0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 384 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4c3d58f0, kernel=0x833014c0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 385 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4c6d5f90, kernel=0x833014c0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 386 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4c9d6570, kernel=0x833014c0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 387 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4ccd6b50, kernel=0x833014c0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 388 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4cfd7130, kernel=0x833014c0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 389 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4d2d7710, kernel=0x833014c0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 390 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4d5d7cf0, kernel=0x833014c0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 391 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4d8d82d0, kernel=0x833014c0
thread block = 13,7,0
GPGPU-Sim uArch: Shader 392 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4dbd88b0, kernel=0x833014c0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 393 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4ded8f50, kernel=0x833014c0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 394 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4e1d9530, kernel=0x833014c0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 395 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4e4d9b10, kernel=0x833014c0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 396 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4e7da0f0, kernel=0x833014c0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 397 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4eada6d0, kernel=0x833014c0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 398 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4eddacb0, kernel=0x833014c0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 399 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4f0db290, kernel=0x833014c0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 400 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4f3db870, kernel=0x833014c0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 401 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4f6dbf10, kernel=0x833014c0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 402 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4f9dc4f0, kernel=0x833014c0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 403 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4fcdcad0, kernel=0x833014c0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 404 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4ffdd0b0, kernel=0x833014c0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 405 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x502dd690, kernel=0x833014c0
thread block = 13,8,0
GPGPU-Sim uArch: Shader 406 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x505ddc70, kernel=0x833014c0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 407 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x508de250, kernel=0x833014c0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 408 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x50bde830, kernel=0x833014c0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 409 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x50edeed0, kernel=0x833014c0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 410 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x511df4b0, kernel=0x833014c0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 411 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x514dfa90, kernel=0x833014c0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 412 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x517e0070, kernel=0x833014c0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 413 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x51ae0650, kernel=0x833014c0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 414 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x51de0c30, kernel=0x833014c0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 415 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x520e1210, kernel=0x833014c0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 416 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x523e17f0, kernel=0x833014c0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 417 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x526e1e90, kernel=0x833014c0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 418 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x529e2470, kernel=0x833014c0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 419 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x52ce2a50, kernel=0x833014c0
thread block = 13,9,0
GPGPU-Sim uArch: Shader 420 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x52fe3030, kernel=0x833014c0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 421 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x532e3610, kernel=0x833014c0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 422 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x535e3bf0, kernel=0x833014c0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 423 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x538e41d0, kernel=0x833014c0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 424 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x53be47b0, kernel=0x833014c0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 425 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x53ee4e50, kernel=0x833014c0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 426 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x541e5430, kernel=0x833014c0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 427 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x544e5a10, kernel=0x833014c0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 428 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x547e5ff0, kernel=0x833014c0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 429 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x54ae65d0, kernel=0x833014c0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 430 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x54de6bb0, kernel=0x833014c0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 431 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x550e7190, kernel=0x833014c0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 432 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x553e7770, kernel=0x833014c0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 433 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x556e7e10, kernel=0x833014c0
thread block = 13,10,0
GPGPU-Sim uArch: Shader 434 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x559e83f0, kernel=0x833014c0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 435 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x55ce89d0, kernel=0x833014c0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 436 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x55fe8fb0, kernel=0x833014c0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 437 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x562e9590, kernel=0x833014c0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 438 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x565e9b70, kernel=0x833014c0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 439 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x568ea150, kernel=0x833014c0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 440 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x56bea730, kernel=0x833014c0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 441 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x56eeadd0, kernel=0x833014c0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 442 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x571eb3b0, kernel=0x833014c0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 443 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x574eb990, kernel=0x833014c0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 444 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x577ebf70, kernel=0x833014c0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 445 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x57aec550, kernel=0x833014c0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 446 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x57decb30, kernel=0x833014c0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 447 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x580ed110, kernel=0x833014c0
thread block = 13,11,0
GPGPU-Sim uArch: Shader 448 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x583ed6f0, kernel=0x833014c0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 449 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x586edd90, kernel=0x833014c0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 450 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x589ee370, kernel=0x833014c0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 451 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x58cee950, kernel=0x833014c0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 452 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x58feef30, kernel=0x833014c0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 453 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x592ef510, kernel=0x833014c0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 454 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x595efaf0, kernel=0x833014c0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 455 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x598f00d0, kernel=0x833014c0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 456 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x59bf06b0, kernel=0x833014c0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 457 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x59ef0d50, kernel=0x833014c0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 458 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5a1f1330, kernel=0x833014c0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 459 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5a4f1910, kernel=0x833014c0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 460 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5a7f1ef0, kernel=0x833014c0
thread block = 12,12,0
GPGPU-Sim uArch: Shader 461 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5aaf24d0, kernel=0x833014c0
thread block = 13,12,0
GPGPU-Sim uArch: Shader 462 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5adf2ab0, kernel=0x833014c0
thread block = 0,13,0
GPGPU-Sim uArch: Shader 463 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5b0f3090, kernel=0x833014c0
thread block = 1,13,0
GPGPU-Sim uArch: Shader 464 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5b3f3670, kernel=0x833014c0
thread block = 2,13,0
GPGPU-Sim uArch: Shader 465 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5b6f3d10, kernel=0x833014c0
thread block = 3,13,0
GPGPU-Sim uArch: Shader 466 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5b9f42f0, kernel=0x833014c0
thread block = 4,13,0
GPGPU-Sim uArch: Shader 467 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5bcf48d0, kernel=0x833014c0
thread block = 5,13,0
GPGPU-Sim uArch: Shader 468 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5bff4eb0, kernel=0x833014c0
thread block = 6,13,0
GPGPU-Sim uArch: Shader 469 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5c2f5490, kernel=0x833014c0
thread block = 7,13,0
GPGPU-Sim uArch: Shader 470 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5c5f5a70, kernel=0x833014c0
thread block = 8,13,0
GPGPU-Sim uArch: Shader 471 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5c8f6050, kernel=0x833014c0
thread block = 9,13,0
GPGPU-Sim uArch: Shader 472 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5cbf6630, kernel=0x833014c0
thread block = 10,13,0
GPGPU-Sim uArch: Shader 473 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5cef6cd0, kernel=0x833014c0
thread block = 11,13,0
GPGPU-Sim uArch: Shader 474 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5d1f72b0, kernel=0x833014c0
thread block = 12,13,0
GPGPU-Sim uArch: Shader 475 bind to kernel 6 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5d4f7890, kernel=0x833014c0
thread block = 13,13,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 7451
gpu_sim_insn = 3361792
gpu_ipc =     451.1867
gpu_tot_sim_cycle = 91779
gpu_tot_sim_insn = 8329244
gpu_tot_ipc =      90.7533
gpu_tot_issued_cta = 452
gpu_occupancy = 11.3155% 
gpu_tot_occupancy = 8.1722% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3671
partiton_level_parallism_total  =       0.6384
partiton_level_parallism_util =      11.9240
partiton_level_parallism_util_total  =       8.9785
L2_BW  =     121.9686 GB/Sec
L2_BW_total  =      23.1263 GB/Sec
gpu_total_sim_rate=6358

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 948, Miss = 576, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[40]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[41]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[42]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[43]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[44]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[45]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[46]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[47]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[48]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[49]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[50]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[51]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[52]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[53]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[54]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[55]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[56]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[57]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[58]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[59]: Access = 512, Miss = 384, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 58594
	L1D_total_cache_misses = 43264
	L1D_total_cache_miss_rate = 0.7384
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11932
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15330

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11932
ctas_completed 452, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 9790080
gpgpu_n_tot_w_icount = 305940
gpgpu_n_stall_shd_mem = 74684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43264
gpgpu_n_mem_write_global = 15330
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346112
gpgpu_n_store_insn = 122640
gpgpu_n_shmem_insn = 2796152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 61212
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165614	W0_Idle:2273475	W0_Scoreboard:2856854	W1:378	W2:362	W3:338	W4:314	W5:298	W6:282	W7:258	W8:242	W9:234	W10:218	W11:194	W12:152	W13:118	W14:102	W15:66	W16:66990	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:226091
single_issue_nums: WS0:134172	WS1:57256	WS2:57256	WS3:57256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 346112 {8:43264,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 613200 {40:15330,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1730560 {40:43264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122640 {8:15330,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 619 
averagemflatency = 520 
avg_icnt2mem_latency = 236 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 110 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11748 	24075 	18803 	3968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16842 	8818 	7333 	4833 	10702 	10066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6066 	3207 	3694 	5460 	8722 	12433 	13340 	5513 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	14 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4344      3750      2995      3037    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4601      3842      3133      3292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5658      4785      3067      3131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5710      4573      3148      3217    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4475      3724      3051      3075    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4530      3658      2981      3131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5726      4561      3172      3235    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5573      4426      3015      3082    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2936      4243      3013      2981    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3106      4419      3246      3176    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3820      5888      3436      3323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3531      5005      3118      3082    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2638      4026      2895      2875    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2926      4333      3267      3182    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3445      5292      3304      3204    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3085      4620      2867      2816    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       3023      3823      2668      2741    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       3243      3766      2880      2995    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       4429      5620      3422      3424    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       3934      4692      2869      2904    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2881      3592      2635      2737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       3132      3793      2969      3060    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       4136      5334      3316      3330    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       3588      4582      2730      2792    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       3448      4233      2953      3036    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       3774      4778      3254      3372    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       4551      5384      3089      3138    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       3995      4997      2754      2916    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       3414      4315      3012      3102    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       3493      4359      3090      3176    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       4336      4878      3036      3133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       3986      5020      2851      3027    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1203      1166         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1299      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1288      1117      1295      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1165         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1228       860      1313      1302         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1291      1119      1299      1246         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1304      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1238      1319      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1098      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1294      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1237      1284      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1092      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1243      1281         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1221      1312      1308      1326         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1177         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1244      1290         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1235      1298      1288      1304         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1314         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1200      1213      1249         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1256      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1254      1194      1271         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=707 dram_eff=0.3621
bk0: 64a 68872i bk1: 64a 68876i bk2: 64a 68874i bk3: 64a 68850i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 68545 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00417906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=640 dram_eff=0.4
bk0: 64a 68866i bk1: 64a 68877i bk2: 64a 68867i bk3: 64a 68848i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 68544 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0090111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=593 dram_eff=0.4317
bk0: 64a 68867i bk1: 64a 68875i bk2: 64a 68848i bk3: 64a 68862i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 68537 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00870638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=632 dram_eff=0.4051
bk0: 64a 68871i bk1: 64a 68872i bk2: 64a 68871i bk3: 64a 68848i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 68553 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00438221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=708 dram_eff=0.3616
bk0: 64a 68864i bk1: 64a 68870i bk2: 64a 68870i bk3: 64a 68850i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 68536 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00338098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=643 dram_eff=0.3981
bk0: 64a 68875i bk1: 64a 68883i bk2: 64a 68876i bk3: 64a 68861i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 68554 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00570268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=600 dram_eff=0.4267
bk0: 64a 68865i bk1: 64a 68866i bk2: 64a 68854i bk3: 64a 68856i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 68533 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.007865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00786476
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=634 dram_eff=0.4038
bk0: 64a 68873i bk1: 64a 68876i bk2: 64a 68878i bk3: 64a 68833i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 68549 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.005819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00581876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=725 dram_eff=0.3531
bk0: 64a 68879i bk1: 64a 68877i bk2: 64a 68870i bk3: 64a 68870i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 68542 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00240876
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=667 dram_eff=0.3838
bk0: 64a 68877i bk1: 64a 68869i bk2: 64a 68850i bk3: 64a 68856i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 68526 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00671842
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=645 dram_eff=0.3969
bk0: 64a 68861i bk1: 64a 68864i bk2: 64a 68861i bk3: 64a 68849i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 68509 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.013684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0136835
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=662 dram_eff=0.3867
bk0: 64a 68867i bk1: 64a 68865i bk2: 64a 68859i bk3: 64a 68854i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 68526 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.007618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00761808
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=683 dram_eff=0.3748
bk0: 64a 68876i bk1: 64a 68869i bk2: 64a 68871i bk3: 64a 68842i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 68534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00362766
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=678 dram_eff=0.3776
bk0: 64a 68871i bk1: 64a 68870i bk2: 64a 68858i bk3: 64a 68849i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 68531 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.005601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0056011
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=639 dram_eff=0.4006
bk0: 64a 68867i bk1: 64a 68865i bk2: 64a 68857i bk3: 64a 68847i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 68515 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.010128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0101284
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=668 dram_eff=0.3832
bk0: 64a 68875i bk1: 64a 68863i bk2: 64a 68863i bk3: 64a 68830i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 68520 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.005529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00552855
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=646 dram_eff=0.3963
bk0: 64a 68877i bk1: 64a 68873i bk2: 64a 68865i bk3: 64a 68842i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 68540 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00602191
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68656 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=616 dram_eff=0.4156
bk0: 64a 68872i bk1: 64a 68869i bk2: 64a 68862i bk3: 64a 68849i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 68538 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68656 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003758 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.006240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00623957
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=624 dram_eff=0.4103
bk0: 64a 68873i bk1: 64a 68863i bk2: 64a 68870i bk3: 64a 68850i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 68519 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00800987
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=633 dram_eff=0.4044
bk0: 64a 68874i bk1: 64a 68862i bk2: 64a 68862i bk3: 64a 68846i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 68521 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00689255
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=683 dram_eff=0.3748
bk0: 64a 68871i bk1: 64a 68874i bk2: 64a 68851i bk3: 64a 68844i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 68527 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00500617
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=627 dram_eff=0.4083
bk0: 64a 68880i bk1: 64a 68863i bk2: 64a 68873i bk3: 64a 68834i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 68534 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00728434
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=610 dram_eff=0.4197
bk0: 64a 68880i bk1: 64a 68871i bk2: 64a 68877i bk3: 64a 68846i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 68526 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0101139
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=650 dram_eff=0.3938
bk0: 64a 68868i bk1: 64a 68863i bk2: 64a 68859i bk3: 64a 68827i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 68512 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00803889
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=707 dram_eff=0.3621
bk0: 64a 68875i bk1: 64a 68874i bk2: 64a 68871i bk3: 64a 68851i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 68529 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00499166
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=674 dram_eff=0.3798
bk0: 64a 68880i bk1: 64a 68865i bk2: 64a 68871i bk3: 64a 68851i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 68528 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00735689
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=649 dram_eff=0.3945
bk0: 64a 68863i bk1: 64a 68859i bk2: 64a 68862i bk3: 64a 68848i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 68494 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00825655
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=683 dram_eff=0.3748
bk0: 64a 68869i bk1: 64a 68855i bk2: 64a 68860i bk3: 64a 68843i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 68523 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00796633
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=699 dram_eff=0.3662
bk0: 64a 68877i bk1: 64a 68870i bk2: 64a 68876i bk3: 64a 68840i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 68538 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00558659
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=678 dram_eff=0.3776
bk0: 64a 68871i bk1: 64a 68863i bk2: 64a 68861i bk3: 64a 68837i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 68526 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00744395
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=646 dram_eff=0.3963
bk0: 64a 68869i bk1: 64a 68864i bk2: 64a 68864i bk3: 64a 68846i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 68512 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00676195
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68915 n_nop=68655 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003715
n_activity=683 dram_eff=0.3748
bk0: 64a 68865i bk1: 64a 68865i bk2: 64a 68856i bk3: 64a 68854i bk4: 0a 68915i bk5: 0a 68915i bk6: 0a 68915i bk7: 0a 68915i bk8: 0a 68915i bk9: 0a 68915i bk10: 0a 68915i bk11: 0a 68915i bk12: 0a 68915i bk13: 0a 68915i bk14: 0a 68915i bk15: 0a 68915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.003715 
total_CMD = 68915 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 68524 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68915 
n_nop = 68655 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.003715 
Either_Row_CoL_Bus_Util = 0.003773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00648625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 880, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 58594
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.1398
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15330
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=58594
icnt_total_pkts_simt_to_mem=58594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 58594
Req_Network_cycles = 91779
Req_Network_injected_packets_per_cycle =       0.6384 
Req_Network_conflicts_per_cycle =       0.2005
Req_Network_conflicts_per_cycle_util =       2.8203
Req_Bank_Level_Parallism =       8.9785
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.5385
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0100

Reply_Network_injected_packets_num = 58594
Reply_Network_cycles = 91779
Reply_Network_injected_packets_per_cycle =        0.6384
Reply_Network_conflicts_per_cycle =        2.4074
Reply_Network_conflicts_per_cycle_util =      29.6576
Reply_Bank_Level_Parallism =       7.8650
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0246
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0080
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 50 sec (1310 sec)
gpgpu_simulation_rate = 6358 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 16171428x
Processing kernel ./traces/kernel-7.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-7.traceg
GPGPU-Sim uArch: Shader 480 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x5e3f95f0, kernel=0x83d4cc50
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 17706
gpu_sim_insn = 16814
gpu_ipc =       0.9496
gpu_tot_sim_cycle = 109485
gpu_tot_sim_insn = 8346058
gpu_tot_ipc =      76.2301
gpu_tot_issued_cta = 453
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 8.1127% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0035
partiton_level_parallism_total  =       0.5357
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       8.9035
L2_BW  =       0.1268 GB/Sec
L2_BW_total  =      19.4068 GB/Sec
gpu_total_sim_rate=5712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 948, Miss = 576, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[40]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[41]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[42]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[43]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[44]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[45]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[46]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[47]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[48]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[49]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[50]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[51]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[52]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[53]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[54]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[55]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[56]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[57]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[58]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[59]: Access = 512, Miss = 384, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[60]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 58656
	L1D_total_cache_misses = 43296
	L1D_total_cache_miss_rate = 0.7381
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11932
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11932
ctas_completed 453, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 9863520
gpgpu_n_tot_w_icount = 308235
gpgpu_n_stall_shd_mem = 75246
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43296
gpgpu_n_mem_write_global = 15360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 346368
gpgpu_n_store_insn = 122880
gpgpu_n_shmem_insn = 2801052
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 61774
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165783	W0_Idle:2311787	W0_Scoreboard:2867067	W1:567	W2:543	W3:507	W4:471	W5:447	W6:423	W7:387	W8:363	W9:351	W10:327	W11:291	W12:228	W13:177	W14:153	W15:99	W16:67338	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:226091
single_issue_nums: WS0:136467	WS1:57256	WS2:57256	WS3:57256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 346368 {8:43296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 614400 {40:15360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1731840 {40:43296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 122880 {8:15360,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 619 
averagemflatency = 508 
avg_icnt2mem_latency = 224 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 104 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11810 	24075 	18803 	3968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16904 	8818 	7333 	4833 	10702 	10066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6128 	3207 	3694 	5460 	8722 	12433 	13340 	5513 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	15 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4344      3750      2995      3037    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4601      3842      3133      3292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5658      4785      3067      3131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5715      4585      3148      3217    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4475      3724      3051      3075    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4530      3658      2981      3131    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5726      4561      3172      3235    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5585      4438      3015      3082    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2936      4243      3013      2981    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3106      4419      3246      3176    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3820      5888      3436      3323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3543      5017      3118      3082    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2638      4026      2895      2875    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2926      4333      3267      3182    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3445      5292      3304      3204    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3096      4631      2867      2816    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       3023      3823      2668      2741    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       3243      3766      2880      2995    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       4429      5620      3422      3424    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       3946      4704      2869      2904    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2881      3592      2635      2737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       3132      3793      2969      3060    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       4136      5334      3316      3330    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       3600      4594      2730      2792    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       3448      4233      2953      3036    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       3774      4778      3254      3372    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       4551      5384      3089      3138    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       4006      5009      2754      2916    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       3414      4315      3012      3102    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       3493      4359      3090      3176    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       4336      4878      3036      3133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       3998      5032      2851      3027    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1203      1166         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1299      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1288      1117      1295      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1165         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1228       860      1313      1302         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1291      1119      1299      1246         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1304      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1238      1319      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1098      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1294      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1237      1284      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1092      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1243      1281         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1221      1312      1308      1326         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1177         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1244      1290         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1235      1298      1288      1304         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1314         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1200      1213      1249         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1256      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1254      1194      1271         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=707 dram_eff=0.3621
bk0: 64a 82167i bk1: 64a 82171i bk2: 64a 82169i bk3: 64a 82145i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 81840 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00350322
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=640 dram_eff=0.4
bk0: 64a 82161i bk1: 64a 82172i bk2: 64a 82162i bk3: 64a 82143i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 81839 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00755383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=593 dram_eff=0.4317
bk0: 64a 82162i bk1: 64a 82170i bk2: 64a 82143i bk3: 64a 82157i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 81832 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00729838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=632 dram_eff=0.4051
bk0: 64a 82166i bk1: 64a 82167i bk2: 64a 82166i bk3: 64a 82143i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 81848 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00367352
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=708 dram_eff=0.3616
bk0: 64a 82159i bk1: 64a 82165i bk2: 64a 82165i bk3: 64a 82145i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 81831 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00283421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=643 dram_eff=0.3981
bk0: 64a 82170i bk1: 64a 82178i bk2: 64a 82171i bk3: 64a 82156i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 81849 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00478044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=600 dram_eff=0.4267
bk0: 64a 82160i bk1: 64a 82161i bk2: 64a 82149i bk3: 64a 82151i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 81828 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.006593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00659287
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=634 dram_eff=0.4038
bk0: 64a 82168i bk1: 64a 82171i bk2: 64a 82173i bk3: 64a 82128i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 81844 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.004878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00487775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=725 dram_eff=0.3531
bk0: 64a 82174i bk1: 64a 82172i bk2: 64a 82165i bk3: 64a 82165i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 81837 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00201922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=667 dram_eff=0.3838
bk0: 64a 82172i bk1: 64a 82164i bk2: 64a 82145i bk3: 64a 82151i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 81821 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00563192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=645 dram_eff=0.3969
bk0: 64a 82156i bk1: 64a 82159i bk2: 64a 82156i bk3: 64a 82144i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 81804 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.011471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0114706
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=662 dram_eff=0.3867
bk0: 64a 82162i bk1: 64a 82160i bk2: 64a 82154i bk3: 64a 82149i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 81821 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.006386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00638608
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=683 dram_eff=0.3748
bk0: 64a 82171i bk1: 64a 82164i bk2: 64a 82166i bk3: 64a 82137i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 81829 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00304099
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=678 dram_eff=0.3776
bk0: 64a 82166i bk1: 64a 82165i bk2: 64a 82153i bk3: 64a 82144i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 81826 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.004695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00469529
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=639 dram_eff=0.4006
bk0: 64a 82162i bk1: 64a 82160i bk2: 64a 82152i bk3: 64a 82142i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 81810 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.008490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00849045
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=668 dram_eff=0.3832
bk0: 64a 82170i bk1: 64a 82158i bk2: 64a 82158i bk3: 64a 82125i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 81815 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.004634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00463447
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=646 dram_eff=0.3963
bk0: 64a 82172i bk1: 64a 82168i bk2: 64a 82160i bk3: 64a 82137i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 81835 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00504805
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81951 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=616 dram_eff=0.4156
bk0: 64a 82167i bk1: 64a 82164i bk2: 64a 82157i bk3: 64a 82144i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 81833 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81951 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003150 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.005231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00523051
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=624 dram_eff=0.4103
bk0: 64a 82168i bk1: 64a 82158i bk2: 64a 82165i bk3: 64a 82145i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 81814 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00671451
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=633 dram_eff=0.4044
bk0: 64a 82169i bk1: 64a 82157i bk2: 64a 82157i bk3: 64a 82141i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 81816 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00577789
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=683 dram_eff=0.3748
bk0: 64a 82166i bk1: 64a 82169i bk2: 64a 82146i bk3: 64a 82139i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 81822 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00419657
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=627 dram_eff=0.4083
bk0: 64a 82175i bk1: 64a 82158i bk2: 64a 82168i bk3: 64a 82129i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 81829 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00610631
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=610 dram_eff=0.4197
bk0: 64a 82175i bk1: 64a 82166i bk2: 64a 82172i bk3: 64a 82141i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 81821 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00847829
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=650 dram_eff=0.3938
bk0: 64a 82163i bk1: 64a 82158i bk2: 64a 82154i bk3: 64a 82122i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 81807 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00673884
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=707 dram_eff=0.3621
bk0: 64a 82170i bk1: 64a 82169i bk2: 64a 82166i bk3: 64a 82146i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 81824 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00418441
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=674 dram_eff=0.3798
bk0: 64a 82175i bk1: 64a 82160i bk2: 64a 82166i bk3: 64a 82146i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 81823 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00616713
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=649 dram_eff=0.3945
bk0: 64a 82158i bk1: 64a 82154i bk2: 64a 82157i bk3: 64a 82143i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 81789 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0069213
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=683 dram_eff=0.3748
bk0: 64a 82164i bk1: 64a 82150i bk2: 64a 82155i bk3: 64a 82138i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 81818 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00667802
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=699 dram_eff=0.3662
bk0: 64a 82172i bk1: 64a 82165i bk2: 64a 82171i bk3: 64a 82135i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 81833 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00468313
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=678 dram_eff=0.3776
bk0: 64a 82166i bk1: 64a 82158i bk2: 64a 82156i bk3: 64a 82132i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 81821 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00624012
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=646 dram_eff=0.3963
bk0: 64a 82164i bk1: 64a 82159i bk2: 64a 82159i bk3: 64a 82141i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 81807 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00566841
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82210 n_nop=81950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003114
n_activity=683 dram_eff=0.3748
bk0: 64a 82160i bk1: 64a 82160i bk2: 64a 82151i bk3: 64a 82149i bk4: 0a 82210i bk5: 0a 82210i bk6: 0a 82210i bk7: 0a 82210i bk8: 0a 82210i bk9: 0a 82210i bk10: 0a 82210i bk11: 0a 82210i bk12: 0a 82210i bk13: 0a 82210i bk14: 0a 82210i bk15: 0a 82210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.003114 
total_CMD = 82210 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 81819 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82210 
n_nop = 81950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.003114 
Either_Row_CoL_Bus_Util = 0.003163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00543729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 880, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 882, Miss = 128, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 936, Miss = 128, Miss_rate = 0.137, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 938, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 940, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 890, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 888, Miss = 128, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 944, Miss = 128, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 948, Miss = 128, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 58656
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.1397
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15360
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=58656
icnt_total_pkts_simt_to_mem=58656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 58656
Req_Network_cycles = 109485
Req_Network_injected_packets_per_cycle =       0.5357 
Req_Network_conflicts_per_cycle =       0.1681
Req_Network_conflicts_per_cycle_util =       2.7937
Req_Bank_Level_Parallism =       8.9035
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2897
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 58656
Reply_Network_cycles = 109485
Reply_Network_injected_packets_per_cycle =        0.5357
Reply_Network_conflicts_per_cycle =        2.0181
Reply_Network_conflicts_per_cycle_util =      29.4128
Reply_Bank_Level_Parallism =       7.8083
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8589
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 21 sec (1461 sec)
gpgpu_simulation_rate = 5712 (inst/sec)
gpgpu_simulation_rate = 74 (cycle/sec)
gpgpu_silicon_slowdown = 15297297x
Processing kernel ./traces/kernel-8.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 8
-grid dim = (13,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-8.traceg
GPGPU-Sim uArch: Shader 488 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x5fbfc5b0, kernel=0x83d4cc50
thread block = 0,0,0
GPGPU-Sim uArch: Shader 489 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x5fefcc50, kernel=0x83d4cc50
thread block = 1,0,0
GPGPU-Sim uArch: Shader 490 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x601fd230, kernel=0x83d4cc50
thread block = 2,0,0
GPGPU-Sim uArch: Shader 491 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x604fd810, kernel=0x83d4cc50
thread block = 3,0,0
GPGPU-Sim uArch: Shader 492 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x607fddf0, kernel=0x83d4cc50
thread block = 4,0,0
GPGPU-Sim uArch: Shader 493 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x60afe3d0, kernel=0x83d4cc50
thread block = 5,0,0
GPGPU-Sim uArch: Shader 494 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x60dfe9b0, kernel=0x83d4cc50
thread block = 6,0,0
GPGPU-Sim uArch: Shader 495 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x610fef90, kernel=0x83d4cc50
thread block = 7,0,0
GPGPU-Sim uArch: Shader 496 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x613ff570, kernel=0x83d4cc50
thread block = 8,0,0
GPGPU-Sim uArch: Shader 497 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x616ffc10, kernel=0x83d4cc50
thread block = 9,0,0
GPGPU-Sim uArch: Shader 498 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x61a001f0, kernel=0x83d4cc50
thread block = 10,0,0
GPGPU-Sim uArch: Shader 499 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x61d007d0, kernel=0x83d4cc50
thread block = 11,0,0
GPGPU-Sim uArch: Shader 500 bind to kernel 8 '_Z13lud_perimeterPfii'
Starting issue_block2core, core=0x62000db0, kernel=0x83d4cc50
thread block = 12,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 20522
gpu_sim_insn = 481728
gpu_ipc =      23.4737
gpu_tot_sim_cycle = 130007
gpu_tot_sim_insn = 8827786
gpu_tot_ipc =      67.9024
gpu_tot_issued_cta = 466
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 7.3002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1001
partiton_level_parallism_total  =       0.4670
partiton_level_parallism_util =       1.8879
partiton_level_parallism_util_total  =       7.9091
L2_BW  =       3.6256 GB/Sec
L2_BW_total  =      16.9157 GB/Sec
gpu_total_sim_rate=5356

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1106, Miss = 672, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[4]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 948, Miss = 576, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[40]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[41]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[42]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[43]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[44]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[45]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[46]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[47]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[48]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[49]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[50]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[51]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[52]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[53]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[54]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[55]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[56]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[57]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[58]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[59]: Access = 512, Miss = 384, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[60]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 790, Miss = 480, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 60710
	L1D_total_cache_misses = 44544
	L1D_total_cache_miss_rate = 0.7337
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 11932
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 22544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16166

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 11932
ctas_completed 466, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2295, 
gpgpu_n_tot_thrd_icount = 10901024
gpgpu_n_tot_w_icount = 340657
gpgpu_n_stall_shd_mem = 102182
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44544
gpgpu_n_mem_write_global = 16166
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 356352
gpgpu_n_store_insn = 129328
gpgpu_n_shmem_insn = 2987212
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88710
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13472
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168292	W0_Idle:2914387	W0_Scoreboard:3030993	W1:567	W2:543	W3:507	W4:471	W5:447	W6:423	W7:387	W8:363	W9:351	W10:327	W11:291	W12:228	W13:177	W14:153	W15:99	W16:97056	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:226286
single_issue_nums: WS0:168889	WS1:57256	WS2:57256	WS3:57256	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 356352 {8:44544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 646640 {40:16166,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1781760 {40:44544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129328 {8:16166,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 619 
averagemflatency = 499 
avg_icnt2mem_latency = 217 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 102 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13326 	24613 	18803 	3968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18330 	9177 	7602 	4833 	10702 	10066 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6518 	3473 	3984 	5781 	9088 	12731 	13463 	5513 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4381      3816      3020      3067    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4639      3919      3159      3325    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5708      4883      3091      3160    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5811      4694      3174      3248    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4536      3790      3075      3106    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4602      3734      3007      3162    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       5815      4657      3196      3264    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5688      4553      3041      3112    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2996      4311      3036      3010    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3173      4496      3270      3205    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3907      5983      3460      3351    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3651      5145      3142      3110    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2700      4091      2919      2904    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2997      4406      3291      3211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3535      5388      3328      3231    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3215      4782      2891      2850    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       3085      3888      2695      2770    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       3317      3841      2910      3024    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       4523      5714      3449      3450    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       4086      4858      2904      2934    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       2944      3659      2662      2766    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       3205      3871      2996      3088    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       4233      5430      3342      3357    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       3733      4785      2764      2822    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       3513      4298      2979      3066    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       3848      4851      3281      3402    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       4652      5477      3114      3165    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       4151      5195      2781      2950    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       3478      4381      3038      3133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       3565      4433      3117      3207    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       4434      4972      3062      3161    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       4142      5214      2878      3060    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1203      1166         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       864      1299      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1288      1117      1295      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1165         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1228       860      1313      1302         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1291      1119      1299      1246         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1304      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1238      1319      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1098      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1294      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1237      1284      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1092      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        832       870      1243      1281         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1221      1312      1308      1326         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1177         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       881      1244      1290         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1235      1298      1288      1304         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1314         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1200      1213      1249         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1256      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1254      1194      1271         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=707 dram_eff=0.3621
bk0: 64a 97577i bk1: 64a 97581i bk2: 64a 97579i bk3: 64a 97555i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 97250 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00295022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=640 dram_eff=0.4
bk0: 64a 97571i bk1: 64a 97582i bk2: 64a 97572i bk3: 64a 97553i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 97249 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0063614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=593 dram_eff=0.4317
bk0: 64a 97572i bk1: 64a 97580i bk2: 64a 97553i bk3: 64a 97567i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 97242 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00614628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=632 dram_eff=0.4051
bk0: 64a 97576i bk1: 64a 97577i bk2: 64a 97576i bk3: 64a 97553i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 97258 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00309363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=708 dram_eff=0.3616
bk0: 64a 97569i bk1: 64a 97575i bk2: 64a 97575i bk3: 64a 97555i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 97241 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00238681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=643 dram_eff=0.3981
bk0: 64a 97580i bk1: 64a 97588i bk2: 64a 97581i bk3: 64a 97566i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 97259 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00402581
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=600 dram_eff=0.4267
bk0: 64a 97570i bk1: 64a 97571i bk2: 64a 97559i bk3: 64a 97561i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 97238 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.005552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00555214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=634 dram_eff=0.4038
bk0: 64a 97578i bk1: 64a 97581i bk2: 64a 97583i bk3: 64a 97538i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 97254 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.004108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00410776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=725 dram_eff=0.3531
bk0: 64a 97584i bk1: 64a 97582i bk2: 64a 97575i bk3: 64a 97575i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 97247 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00170047
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=667 dram_eff=0.3838
bk0: 64a 97582i bk1: 64a 97574i bk2: 64a 97555i bk3: 64a 97561i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 97231 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00474288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=645 dram_eff=0.3969
bk0: 64a 97566i bk1: 64a 97569i bk2: 64a 97566i bk3: 64a 97554i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 97214 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.009660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00965991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=662 dram_eff=0.3867
bk0: 64a 97572i bk1: 64a 97570i bk2: 64a 97564i bk3: 64a 97559i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 97231 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.005378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.005378
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=683 dram_eff=0.3748
bk0: 64a 97581i bk1: 64a 97574i bk2: 64a 97576i bk3: 64a 97547i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 97239 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256095
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=678 dram_eff=0.3776
bk0: 64a 97576i bk1: 64a 97575i bk2: 64a 97563i bk3: 64a 97554i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 97236 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.003954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00395411
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=639 dram_eff=0.4006
bk0: 64a 97572i bk1: 64a 97570i bk2: 64a 97562i bk3: 64a 97552i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 97220 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.007150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00715017
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=668 dram_eff=0.3832
bk0: 64a 97580i bk1: 64a 97568i bk2: 64a 97568i bk3: 64a 97535i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 97225 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.003903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00390289
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=646 dram_eff=0.3963
bk0: 64a 97582i bk1: 64a 97578i bk2: 64a 97570i bk3: 64a 97547i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 97245 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00425118
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97361 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=616 dram_eff=0.4156
bk0: 64a 97577i bk1: 64a 97574i bk2: 64a 97567i bk3: 64a 97554i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 97243 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97361 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002653 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.004405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00440483
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=624 dram_eff=0.4103
bk0: 64a 97578i bk1: 64a 97568i bk2: 64a 97575i bk3: 64a 97555i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 97224 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00565458
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=633 dram_eff=0.4044
bk0: 64a 97579i bk1: 64a 97567i bk2: 64a 97567i bk3: 64a 97551i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 97226 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00486581
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=683 dram_eff=0.3748
bk0: 64a 97576i bk1: 64a 97579i bk2: 64a 97556i bk3: 64a 97549i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 97232 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00353411
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=627 dram_eff=0.4083
bk0: 64a 97585i bk1: 64a 97568i bk2: 64a 97578i bk3: 64a 97539i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 97239 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00514239
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=610 dram_eff=0.4197
bk0: 64a 97585i bk1: 64a 97576i bk2: 64a 97582i bk3: 64a 97551i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 97231 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00713993
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=650 dram_eff=0.3938
bk0: 64a 97573i bk1: 64a 97568i bk2: 64a 97564i bk3: 64a 97532i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 97217 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00567507
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=707 dram_eff=0.3621
bk0: 64a 97580i bk1: 64a 97579i bk2: 64a 97576i bk3: 64a 97556i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 97234 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00352387
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=674 dram_eff=0.3798
bk0: 64a 97585i bk1: 64a 97570i bk2: 64a 97576i bk3: 64a 97556i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 97233 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00519361
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=649 dram_eff=0.3945
bk0: 64a 97568i bk1: 64a 97564i bk2: 64a 97567i bk3: 64a 97553i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 97199 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00582872
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=683 dram_eff=0.3748
bk0: 64a 97574i bk1: 64a 97560i bk2: 64a 97565i bk3: 64a 97548i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 97228 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00562385
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=699 dram_eff=0.3662
bk0: 64a 97582i bk1: 64a 97575i bk2: 64a 97581i bk3: 64a 97545i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 97243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394386
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=678 dram_eff=0.3776
bk0: 64a 97576i bk1: 64a 97568i bk2: 64a 97566i bk3: 64a 97542i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 97231 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00525507
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=646 dram_eff=0.3963
bk0: 64a 97574i bk1: 64a 97569i bk2: 64a 97569i bk3: 64a 97551i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 97217 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00477361
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97620 n_nop=97360 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002622
n_activity=683 dram_eff=0.3748
bk0: 64a 97570i bk1: 64a 97570i bk2: 64a 97561i bk3: 64a 97559i bk4: 0a 97620i bk5: 0a 97620i bk6: 0a 97620i bk7: 0a 97620i bk8: 0a 97620i bk9: 0a 97620i bk10: 0a 97620i bk11: 0a 97620i bk12: 0a 97620i bk13: 0a 97620i bk14: 0a 97620i bk15: 0a 97620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.002622 
total_CMD = 97620 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 97229 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97620 
n_nop = 97360 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002622 
Either_Row_CoL_Bus_Util = 0.002663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00457898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 902, Miss = 128, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 910, Miss = 128, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 900, Miss = 128, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 910, Miss = 128, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 960, Miss = 128, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 968, Miss = 128, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 978, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 982, Miss = 128, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 918, Miss = 128, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 916, Miss = 128, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 128, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 990, Miss = 128, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 60710
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.1349
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16166
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60710
icnt_total_pkts_simt_to_mem=60710
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60710
Req_Network_cycles = 130007
Req_Network_injected_packets_per_cycle =       0.4670 
Req_Network_conflicts_per_cycle =       0.1420
Req_Network_conflicts_per_cycle_util =       2.4054
Req_Bank_Level_Parallism =       7.9091
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0887
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0073

Reply_Network_injected_packets_num = 60710
Reply_Network_cycles = 130007
Reply_Network_injected_packets_per_cycle =        0.4670
Reply_Network_conflicts_per_cycle =        1.8947
Reply_Network_conflicts_per_cycle_util =      27.3414
Reply_Bank_Level_Parallism =       6.7388
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7322
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0058
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 28 sec (1648 sec)
gpgpu_simulation_rate = 5356 (inst/sec)
gpgpu_simulation_rate = 78 (cycle/sec)
gpgpu_silicon_slowdown = 14512820x
Processing kernel ./traces/kernel-9.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 9
-grid dim = (13,13,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 30
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007ff400000000
-local mem base_addr = 0x00007ff3fe000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
launching kernel command : ./traces/kernel-9.traceg
GPGPU-Sim uArch: Shader 504 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
Starting issue_block2core, core=0x62c02530, kernel=0x85bce1a0
thread block = 0,0,0
GPGPU-Sim uArch: Shader 505 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x62f02bd0, kernel=0x85bce1a0
thread block = 1,0,0
GPGPU-Sim uArch: Shader 506 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x632031b0, kernel=0x85bce1a0
thread block = 2,0,0
GPGPU-Sim uArch: Shader 507 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x63503790, kernel=0x85bce1a0
thread block = 3,0,0
GPGPU-Sim uArch: Shader 508 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x63803d70, kernel=0x85bce1a0
thread block = 4,0,0
GPGPU-Sim uArch: Shader 509 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x63b04350, kernel=0x85bce1a0
thread block = 5,0,0
GPGPU-Sim uArch: Shader 510 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x63e04930, kernel=0x85bce1a0
thread block = 6,0,0
GPGPU-Sim uArch: Shader 511 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x64104f10, kernel=0x85bce1a0
thread block = 7,0,0
GPGPU-Sim uArch: Shader 512 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x644054f0, kernel=0x85bce1a0
thread block = 8,0,0
GPGPU-Sim uArch: Shader 513 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x64705b90, kernel=0x85bce1a0
thread block = 9,0,0
GPGPU-Sim uArch: Shader 514 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x64a06170, kernel=0x85bce1a0
thread block = 10,0,0
GPGPU-Sim uArch: Shader 515 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x64d06750, kernel=0x85bce1a0
thread block = 11,0,0
GPGPU-Sim uArch: Shader 516 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x65006d30, kernel=0x85bce1a0
thread block = 12,0,0
GPGPU-Sim uArch: Shader 517 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x65307310, kernel=0x85bce1a0
thread block = 0,1,0
GPGPU-Sim uArch: Shader 518 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x656078f0, kernel=0x85bce1a0
thread block = 1,1,0
GPGPU-Sim uArch: Shader 519 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x65907ed0, kernel=0x85bce1a0
thread block = 2,1,0
GPGPU-Sim uArch: Shader 520 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x65c084b0, kernel=0x85bce1a0
thread block = 3,1,0
GPGPU-Sim uArch: Shader 521 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x65f08b50, kernel=0x85bce1a0
thread block = 4,1,0
GPGPU-Sim uArch: Shader 522 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x66209130, kernel=0x85bce1a0
thread block = 5,1,0
GPGPU-Sim uArch: Shader 523 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x66509710, kernel=0x85bce1a0
thread block = 6,1,0
GPGPU-Sim uArch: Shader 524 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x66809cf0, kernel=0x85bce1a0
thread block = 7,1,0
GPGPU-Sim uArch: Shader 525 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x66b0a2d0, kernel=0x85bce1a0
thread block = 8,1,0
GPGPU-Sim uArch: Shader 526 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x66e0a8b0, kernel=0x85bce1a0
thread block = 9,1,0
GPGPU-Sim uArch: Shader 527 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6710ae90, kernel=0x85bce1a0
thread block = 10,1,0
GPGPU-Sim uArch: Shader 528 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6740b470, kernel=0x85bce1a0
thread block = 11,1,0
GPGPU-Sim uArch: Shader 529 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6770bb10, kernel=0x85bce1a0
thread block = 12,1,0
GPGPU-Sim uArch: Shader 530 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x67a0c0f0, kernel=0x85bce1a0
thread block = 0,2,0
GPGPU-Sim uArch: Shader 531 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x67d0c6d0, kernel=0x85bce1a0
thread block = 1,2,0
GPGPU-Sim uArch: Shader 532 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6800ccb0, kernel=0x85bce1a0
thread block = 2,2,0
GPGPU-Sim uArch: Shader 533 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6830d290, kernel=0x85bce1a0
thread block = 3,2,0
GPGPU-Sim uArch: Shader 534 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6860d870, kernel=0x85bce1a0
thread block = 4,2,0
GPGPU-Sim uArch: Shader 535 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6890de50, kernel=0x85bce1a0
thread block = 5,2,0
GPGPU-Sim uArch: Shader 536 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x68c0e430, kernel=0x85bce1a0
thread block = 6,2,0
GPGPU-Sim uArch: Shader 537 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x68f0ead0, kernel=0x85bce1a0
thread block = 7,2,0
GPGPU-Sim uArch: Shader 538 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6920f0b0, kernel=0x85bce1a0
thread block = 8,2,0
GPGPU-Sim uArch: Shader 539 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6950f690, kernel=0x85bce1a0
thread block = 9,2,0
GPGPU-Sim uArch: Shader 540 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6980fc70, kernel=0x85bce1a0
thread block = 10,2,0
GPGPU-Sim uArch: Shader 541 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x69b10250, kernel=0x85bce1a0
thread block = 11,2,0
GPGPU-Sim uArch: Shader 542 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x69e10830, kernel=0x85bce1a0
thread block = 12,2,0
GPGPU-Sim uArch: Shader 543 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6a110e10, kernel=0x85bce1a0
thread block = 0,3,0
GPGPU-Sim uArch: Shader 544 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6a4113f0, kernel=0x85bce1a0
thread block = 1,3,0
GPGPU-Sim uArch: Shader 545 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6a711a90, kernel=0x85bce1a0
thread block = 2,3,0
GPGPU-Sim uArch: Shader 546 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6aa12070, kernel=0x85bce1a0
thread block = 3,3,0
GPGPU-Sim uArch: Shader 547 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6ad12650, kernel=0x85bce1a0
thread block = 4,3,0
GPGPU-Sim uArch: Shader 548 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6b012c30, kernel=0x85bce1a0
thread block = 5,3,0
GPGPU-Sim uArch: Shader 549 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6b313210, kernel=0x85bce1a0
thread block = 6,3,0
GPGPU-Sim uArch: Shader 550 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6b6137f0, kernel=0x85bce1a0
thread block = 7,3,0
GPGPU-Sim uArch: Shader 551 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6b913dd0, kernel=0x85bce1a0
thread block = 8,3,0
GPGPU-Sim uArch: Shader 552 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6bc143b0, kernel=0x85bce1a0
thread block = 9,3,0
GPGPU-Sim uArch: Shader 553 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6bf14a50, kernel=0x85bce1a0
thread block = 10,3,0
GPGPU-Sim uArch: Shader 554 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6c215030, kernel=0x85bce1a0
thread block = 11,3,0
GPGPU-Sim uArch: Shader 555 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6c515610, kernel=0x85bce1a0
thread block = 12,3,0
GPGPU-Sim uArch: Shader 556 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6c815bf0, kernel=0x85bce1a0
thread block = 0,4,0
GPGPU-Sim uArch: Shader 557 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6cb161d0, kernel=0x85bce1a0
thread block = 1,4,0
GPGPU-Sim uArch: Shader 558 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6ce167b0, kernel=0x85bce1a0
thread block = 2,4,0
GPGPU-Sim uArch: Shader 559 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6d116d90, kernel=0x85bce1a0
thread block = 3,4,0
GPGPU-Sim uArch: Shader 560 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6d417370, kernel=0x85bce1a0
thread block = 4,4,0
GPGPU-Sim uArch: Shader 561 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6d717a10, kernel=0x85bce1a0
thread block = 5,4,0
GPGPU-Sim uArch: Shader 562 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6da17ff0, kernel=0x85bce1a0
thread block = 6,4,0
GPGPU-Sim uArch: Shader 563 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6dd185d0, kernel=0x85bce1a0
thread block = 7,4,0
GPGPU-Sim uArch: Shader 564 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6e018bb0, kernel=0x85bce1a0
thread block = 8,4,0
GPGPU-Sim uArch: Shader 565 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6e319190, kernel=0x85bce1a0
thread block = 9,4,0
GPGPU-Sim uArch: Shader 566 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6e619770, kernel=0x85bce1a0
thread block = 10,4,0
GPGPU-Sim uArch: Shader 567 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6e919d50, kernel=0x85bce1a0
thread block = 11,4,0
GPGPU-Sim uArch: Shader 568 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6ec1a330, kernel=0x85bce1a0
thread block = 12,4,0
GPGPU-Sim uArch: Shader 569 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6ef1a9d0, kernel=0x85bce1a0
thread block = 0,5,0
GPGPU-Sim uArch: Shader 570 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6f21afb0, kernel=0x85bce1a0
thread block = 1,5,0
GPGPU-Sim uArch: Shader 571 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6f51b590, kernel=0x85bce1a0
thread block = 2,5,0
GPGPU-Sim uArch: Shader 572 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6f81bb70, kernel=0x85bce1a0
thread block = 3,5,0
GPGPU-Sim uArch: Shader 573 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6fb1c150, kernel=0x85bce1a0
thread block = 4,5,0
GPGPU-Sim uArch: Shader 574 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6fe1c730, kernel=0x85bce1a0
thread block = 5,5,0
GPGPU-Sim uArch: Shader 575 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7011cd10, kernel=0x85bce1a0
thread block = 6,5,0
GPGPU-Sim uArch: Shader 576 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7041d2f0, kernel=0x85bce1a0
thread block = 7,5,0
GPGPU-Sim uArch: Shader 577 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7071d990, kernel=0x85bce1a0
thread block = 8,5,0
GPGPU-Sim uArch: Shader 578 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x70a1df70, kernel=0x85bce1a0
thread block = 9,5,0
GPGPU-Sim uArch: Shader 579 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x70d1e550, kernel=0x85bce1a0
thread block = 10,5,0
GPGPU-Sim uArch: Shader 580 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7101eb30, kernel=0x85bce1a0
thread block = 11,5,0
GPGPU-Sim uArch: Shader 581 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7131f110, kernel=0x85bce1a0
thread block = 12,5,0
GPGPU-Sim uArch: Shader 582 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7161f6f0, kernel=0x85bce1a0
thread block = 0,6,0
GPGPU-Sim uArch: Shader 583 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7191fcd0, kernel=0x85bce1a0
thread block = 1,6,0
GPGPU-Sim uArch: Shader 584 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x71c202b0, kernel=0x85bce1a0
thread block = 2,6,0
GPGPU-Sim uArch: Shader 585 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x71f20950, kernel=0x85bce1a0
thread block = 3,6,0
GPGPU-Sim uArch: Shader 586 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x72220f30, kernel=0x85bce1a0
thread block = 4,6,0
GPGPU-Sim uArch: Shader 587 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x72521510, kernel=0x85bce1a0
thread block = 5,6,0
GPGPU-Sim uArch: Shader 588 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x72821af0, kernel=0x85bce1a0
thread block = 6,6,0
GPGPU-Sim uArch: Shader 589 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x72b220d0, kernel=0x85bce1a0
thread block = 7,6,0
GPGPU-Sim uArch: Shader 590 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x72e226b0, kernel=0x85bce1a0
thread block = 8,6,0
GPGPU-Sim uArch: Shader 591 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x73122c90, kernel=0x85bce1a0
thread block = 9,6,0
GPGPU-Sim uArch: Shader 592 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x73423270, kernel=0x85bce1a0
thread block = 10,6,0
GPGPU-Sim uArch: Shader 593 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x73723910, kernel=0x85bce1a0
thread block = 11,6,0
GPGPU-Sim uArch: Shader 594 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x73a23ef0, kernel=0x85bce1a0
thread block = 12,6,0
GPGPU-Sim uArch: Shader 595 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x73d244d0, kernel=0x85bce1a0
thread block = 0,7,0
GPGPU-Sim uArch: Shader 596 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74024ab0, kernel=0x85bce1a0
thread block = 1,7,0
GPGPU-Sim uArch: Shader 597 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74325090, kernel=0x85bce1a0
thread block = 2,7,0
GPGPU-Sim uArch: Shader 598 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74625670, kernel=0x85bce1a0
thread block = 3,7,0
GPGPU-Sim uArch: Shader 599 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74925c50, kernel=0x85bce1a0
thread block = 4,7,0
GPGPU-Sim uArch: Shader 600 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74c26230, kernel=0x85bce1a0
thread block = 5,7,0
GPGPU-Sim uArch: Shader 601 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x74f268d0, kernel=0x85bce1a0
thread block = 6,7,0
GPGPU-Sim uArch: Shader 602 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x75226eb0, kernel=0x85bce1a0
thread block = 7,7,0
GPGPU-Sim uArch: Shader 603 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x75527490, kernel=0x85bce1a0
thread block = 8,7,0
GPGPU-Sim uArch: Shader 604 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x75827a70, kernel=0x85bce1a0
thread block = 9,7,0
GPGPU-Sim uArch: Shader 605 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x75b28050, kernel=0x85bce1a0
thread block = 10,7,0
GPGPU-Sim uArch: Shader 606 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x75e28630, kernel=0x85bce1a0
thread block = 11,7,0
GPGPU-Sim uArch: Shader 607 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x76128c10, kernel=0x85bce1a0
thread block = 12,7,0
GPGPU-Sim uArch: Shader 608 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x764291f0, kernel=0x85bce1a0
thread block = 0,8,0
GPGPU-Sim uArch: Shader 609 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x76729890, kernel=0x85bce1a0
thread block = 1,8,0
GPGPU-Sim uArch: Shader 610 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x76a29e70, kernel=0x85bce1a0
thread block = 2,8,0
GPGPU-Sim uArch: Shader 611 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x76d2a450, kernel=0x85bce1a0
thread block = 3,8,0
GPGPU-Sim uArch: Shader 612 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7702aa30, kernel=0x85bce1a0
thread block = 4,8,0
GPGPU-Sim uArch: Shader 613 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7732b010, kernel=0x85bce1a0
thread block = 5,8,0
GPGPU-Sim uArch: Shader 614 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7762b5f0, kernel=0x85bce1a0
thread block = 6,8,0
GPGPU-Sim uArch: Shader 615 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7792bbd0, kernel=0x85bce1a0
thread block = 7,8,0
GPGPU-Sim uArch: Shader 616 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x77c2c1b0, kernel=0x85bce1a0
thread block = 8,8,0
GPGPU-Sim uArch: Shader 617 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x77f2c850, kernel=0x85bce1a0
thread block = 9,8,0
GPGPU-Sim uArch: Shader 618 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7822ce30, kernel=0x85bce1a0
thread block = 10,8,0
GPGPU-Sim uArch: Shader 619 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7852d410, kernel=0x85bce1a0
thread block = 11,8,0
GPGPU-Sim uArch: Shader 620 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7882d9f0, kernel=0x85bce1a0
thread block = 12,8,0
GPGPU-Sim uArch: Shader 621 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x78b2dfd0, kernel=0x85bce1a0
thread block = 0,9,0
GPGPU-Sim uArch: Shader 622 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x78e2e5b0, kernel=0x85bce1a0
thread block = 1,9,0
GPGPU-Sim uArch: Shader 623 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7912eb90, kernel=0x85bce1a0
thread block = 2,9,0
GPGPU-Sim uArch: Shader 624 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7942f170, kernel=0x85bce1a0
thread block = 3,9,0
GPGPU-Sim uArch: Shader 625 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7972f810, kernel=0x85bce1a0
thread block = 4,9,0
GPGPU-Sim uArch: Shader 626 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x79a2fdf0, kernel=0x85bce1a0
thread block = 5,9,0
GPGPU-Sim uArch: Shader 627 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x79d303d0, kernel=0x85bce1a0
thread block = 6,9,0
GPGPU-Sim uArch: Shader 628 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7a0309b0, kernel=0x85bce1a0
thread block = 7,9,0
GPGPU-Sim uArch: Shader 629 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7a330f90, kernel=0x85bce1a0
thread block = 8,9,0
GPGPU-Sim uArch: Shader 630 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7a631570, kernel=0x85bce1a0
thread block = 9,9,0
GPGPU-Sim uArch: Shader 631 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7a931b50, kernel=0x85bce1a0
thread block = 10,9,0
GPGPU-Sim uArch: Shader 632 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7ac32130, kernel=0x85bce1a0
thread block = 11,9,0
GPGPU-Sim uArch: Shader 633 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7af327d0, kernel=0x85bce1a0
thread block = 12,9,0
GPGPU-Sim uArch: Shader 634 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7b232db0, kernel=0x85bce1a0
thread block = 0,10,0
GPGPU-Sim uArch: Shader 635 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7b533390, kernel=0x85bce1a0
thread block = 1,10,0
GPGPU-Sim uArch: Shader 636 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7b833970, kernel=0x85bce1a0
thread block = 2,10,0
GPGPU-Sim uArch: Shader 637 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7bb33f50, kernel=0x85bce1a0
thread block = 3,10,0
GPGPU-Sim uArch: Shader 638 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7be34530, kernel=0x85bce1a0
thread block = 4,10,0
GPGPU-Sim uArch: Shader 639 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7c134b10, kernel=0x85bce1a0
thread block = 5,10,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4646b90, kernel=0x85bce1a0
thread block = 6,10,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4947170, kernel=0x85bce1a0
thread block = 7,10,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4c47750, kernel=0x85bce1a0
thread block = 8,10,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4f47d30, kernel=0x85bce1a0
thread block = 9,10,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5248310, kernel=0x85bce1a0
thread block = 10,10,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x55488f0, kernel=0x85bce1a0
thread block = 11,10,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5848ed0, kernel=0x85bce1a0
thread block = 12,10,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x4346370, kernel=0x85bce1a0
thread block = 0,11,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5b494b0, kernel=0x85bce1a0
thread block = 1,11,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x5e49b50, kernel=0x85bce1a0
thread block = 2,11,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x614a130, kernel=0x85bce1a0
thread block = 3,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x644a710, kernel=0x85bce1a0
thread block = 4,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x674acf0, kernel=0x85bce1a0
thread block = 5,11,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6a4b2d0, kernel=0x85bce1a0
thread block = 6,11,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x6d4b8b0, kernel=0x85bce1a0
thread block = 7,11,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x704be90, kernel=0x85bce1a0
thread block = 8,11,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x884ee50, kernel=0x85bce1a0
thread block = 9,11,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x734c470, kernel=0x85bce1a0
thread block = 10,11,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x764cb10, kernel=0x85bce1a0
thread block = 11,11,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x794d0f0, kernel=0x85bce1a0
thread block = 12,11,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7c4d6d0, kernel=0x85bce1a0
thread block = 0,12,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x7f4dcb0, kernel=0x85bce1a0
thread block = 1,12,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x824e290, kernel=0x85bce1a0
thread block = 2,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x854e870, kernel=0x85bce1a0
thread block = 3,12,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x8b4f430, kernel=0x85bce1a0
thread block = 4,12,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x8e4fad0, kernel=0x85bce1a0
thread block = 5,12,0
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x91500b0, kernel=0x85bce1a0
thread block = 6,12,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9450690, kernel=0x85bce1a0
thread block = 7,12,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9750c70, kernel=0x85bce1a0
thread block = 8,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9a51250, kernel=0x85bce1a0
thread block = 9,12,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0x9d51830, kernel=0x85bce1a0
thread block = 10,12,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa051e10, kernel=0x85bce1a0
thread block = 11,12,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z12lud_internalPfii'
Starting issue_block2core, core=0xa3523f0, kernel=0x85bce1a0
thread block = 12,12,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5980
gpu_sim_insn = 1173216
gpu_ipc =     196.1900
gpu_tot_sim_cycle = 135987
gpu_tot_sim_insn = 10001002
gpu_tot_ipc =      73.5438
gpu_tot_issued_cta = 635
gpu_occupancy = 12.5000% 
gpu_tot_occupancy = 7.7802% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9368
partiton_level_parallism_total  =       0.5316
partiton_level_parallism_util =      13.0722
partiton_level_parallism_util_total  =       8.4434
L2_BW  =      61.9079 GB/Sec
L2_BW_total  =      18.8942 GB/Sec
gpu_total_sim_rate=5838

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 574, Miss = 544, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 328
	L1D_cache_core[1]: Access = 1938, Miss = 1442, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[2]: Access = 1634, Miss = 1200, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[3]: Access = 1692, Miss = 1436, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 588
	L1D_cache_core[4]: Access = 1152, Miss = 864, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[5]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[6]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[7]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[8]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[9]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[10]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[11]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[12]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[13]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[14]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[15]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[16]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[17]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[18]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[19]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[20]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[21]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[22]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[23]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[24]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[25]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[26]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[27]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[28]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[29]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[30]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[31]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[32]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 948, Miss = 576, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[36]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[37]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[38]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[39]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[40]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[41]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[42]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[43]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[44]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 178
	L1D_cache_core[45]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[46]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[47]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[48]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[49]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[50]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[51]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[52]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[53]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[54]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[55]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[56]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[57]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[58]: Access = 1024, Miss = 768, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[59]: Access = 512, Miss = 384, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[60]: Access = 62, Miss = 32, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1264, Miss = 768, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 790, Miss = 480, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 748, Miss = 748, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[64]: Access = 596, Miss = 596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 348
	L1D_cache_core[65]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[66]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[67]: Access = 750, Miss = 750, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344
	L1D_cache_core[68]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[69]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 276
	L1D_cache_core[70]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[71]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[72]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[73]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[74]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[75]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[76]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[77]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[78]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[79]: Access = 512, Miss = 512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272
	L1D_total_cache_accesses = 72482
	L1D_total_cache_misses = 56284
	L1D_total_cache_miss_rate = 0.7765
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18257
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 56284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16198

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18257
ctas_completed 466, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2319, 28, 28, 28, 25, 25, 25, 28, 
gpgpu_n_tot_thrd_icount = 12117504
gpgpu_n_tot_w_icount = 378672
gpgpu_n_stall_shd_mem = 105143
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 56246
gpgpu_n_mem_write_global = 16198
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450880
gpgpu_n_store_insn = 129584
gpgpu_n_shmem_insn = 3142892
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88710
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16433
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:183707	W0_Idle:2930770	W0_Scoreboard:3615033	W1:567	W2:543	W3:507	W4:471	W5:447	W6:423	W7:387	W8:363	W9:351	W10:327	W11:291	W12:228	W13:177	W14:153	W15:99	W16:97056	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:265448
single_issue_nums: WS0:178915	WS1:67414	WS2:67431	WS3:67411	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 449968 {8:56246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 647920 {40:16198,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2123080 {40:53077,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 129328 {8:16166,}
maxmflatency = 1345 
max_icnt2mem_latency = 949 
maxmrqlatency = 35 
max_icnt2sh_latency = 619 
averagemflatency = 492 
avg_icnt2mem_latency = 276 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 109 
mrq_lat_table:3760 	2051 	1239 	750 	387 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13897 	27534 	23834 	3968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	18842 	9800 	8280 	6972 	15525 	12873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7511 	3918 	4436 	6545 	10335 	15277 	15465 	5587 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5344      5470      5431      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5408      5572      5436      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5411      5572      5428      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5408      5572      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5352      5451      5431      5572         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5411      5574      5428      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5411      5572      5427      5563         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5411      5572      5427      5562         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5361      5471      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5427      5606      5415      5542         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5427      5607      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5427      5606      5411      5539         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5414      5474      5407      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5427      5603      5411      5538         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5427      5603      5408      5536         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5459      5479      5518      5603         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5488      5624      5518      5606         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5486      5626      5515      5595         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5488      5624      5515      5596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5423      5482      5527      5608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5487      5623      5512      5598         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5486      5626      5514      5594         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5486      5622      5512      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5462      5483      5476      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5539      5643      5487      5579         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5539      5645      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5539      5643      5471      5576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5463      5490      5487      5588         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5536      5649      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5539      5648      5472      5575         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5535      5648      5471      5575         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5081      4791      3433      3527    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5586      4984      3528      3664    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6855      6201      3480      3330    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6203      5145      3449      3308    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5311      4789      3530      3495    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5501      4712      3457      3480    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       6998      5908      3567      3497    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       6054      4957      3327      3197    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3626      5551      3544      3331    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3884      5370      3531      3678    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4861      7082      3521      3577    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4015      5620      3319      3422    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3280      5289      3366      3270    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3629      5537      3612      3701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4407      6496      3365      3370    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3561      5251      3045      3139    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       3983      4926      3167      3296    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       4193      4853      3208      3354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       5587      6868      3638      3572    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       4466      5355      3172      3084    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       3721      4711      3146      3127    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       3980      4873      3279      3425    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       5230      6854      3665      3457    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       4100      5233      2976      2883    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       4489      5167      3453      3398    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       4903      5827      3644      3755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       5835      6759      3378      3227    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       4567      5656      2958      3103    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       4363      5415      3527      3440    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       4461      5532      3455      3691    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       5518      6452      3312      3492    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       4535      5686      2996      3266    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1190      1056      1203      1166         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1207       873      1299      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1330      1240      1316      1287         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1288      1117      1295      1243         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1106      1225      1165         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1228       876      1313      1302         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1334      1259      1321      1310         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1291      1119      1299      1246         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1179      1142      1220      1274         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        933      1127      1304      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1255      1238      1319      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1145      1098      1135      1213         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1106      1195      1241         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        919      1039      1294      1303         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1139      1237      1284      1291         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1113      1092      1164      1187         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1049       974      1092      1206         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        868       870      1243      1281         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1221      1312      1308      1326         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1005      1119      1189      1099         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        924       980      1100      1177         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        869       881      1244      1290         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1235      1298      1288      1304         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1045      1066      1089      1168         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1182      1156      1181      1271         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1015      1295      1310      1314         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1345      1312      1339      1339         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1143      1200      1213      1249         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1165      1147      1202      1266         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        890      1129      1256      1312         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1150      1200      1298      1244         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1151      1254      1194      1271         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Memory Sub Parition 0: pending memory requests:
  mf: uid=276538, sid510:w04, part=0, addr=0x7ff3c550e240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277376, sid541:w04, part=0, addr=0x7ff3c55167a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277377, sid541:w04, part=0, addr=0x7ff3c5516780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277238, sid539:w04, part=0, addr=0x7ff3c5516720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=266816, sid591:w00, part=0, addr=0x7ff3c5508320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=267435, sid592:w00, part=0, addr=0x7ff3c5508360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=267441, sid594:w00, part=0, addr=0x7ff3c55083e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=278723, sid11:w01, part=0, addr=0x7ff3c55389c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279583, sid542:w04, part=0, addr=0x7ff3c55167e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278722, sid11:w01, part=0, addr=0x7ff3c55389e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269904, sid631:w00, part=0, addr=0x7ff3c5508360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=278111, sid540:w04, part=0, addr=0x7ff3c5516760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277146, sid509:w04, part=0, addr=0x7ff3c550e200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270509, sid633:w00, part=0, addr=0x7ff3c55083e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=279584, sid542:w04, part=0, addr=0x7ff3c55167c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277239, sid539:w04, part=0, addr=0x7ff3c5516700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277145, sid509:w04, part=0, addr=0x7ff3c550e220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278112, sid540:w04, part=0, addr=0x7ff3c5516740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276537, sid510:w04, part=0, addr=0x7ff3c550e260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_000:
MSHR contents

Memory Sub Parition 1: pending memory requests:
  mf: uid=276459, sid539:w00, part=0, addr=0x7ff3c5514700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276490, sid541:w00, part=0, addr=0x7ff3c5514780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276458, sid539:w00, part=0, addr=0x7ff3c5514720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276892, sid540:w00, part=0, addr=0x7ff3c5514740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277834, sid08:w05, part=0, addr=0x7ff3c553a900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277045, sid511:w00, part=0, addr=0x7ff3c550c280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276489, sid541:w00, part=0, addr=0x7ff3c55147a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278325, sid509:w00, part=0, addr=0x7ff3c550c220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278777, sid512:w00, part=0, addr=0x7ff3c550c2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278326, sid509:w00, part=0, addr=0x7ff3c550c200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277833, sid08:w05, part=0, addr=0x7ff3c553a920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277989, sid09:w05, part=0, addr=0x7ff3c553a940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277988, sid09:w05, part=0, addr=0x7ff3c553a960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277332, sid510:w00, part=0, addr=0x7ff3c550c240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276891, sid540:w00, part=0, addr=0x7ff3c5514760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277044, sid511:w00, part=0, addr=0x7ff3c550c2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278778, sid512:w00, part=0, addr=0x7ff3c550c2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277331, sid510:w00, part=0, addr=0x7ff3c550c260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=707 dram_eff=0.3621
bk0: 64a 102067i bk1: 64a 102071i bk2: 64a 102069i bk3: 64a 102045i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.202186
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202186 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 101740 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00282049
Memory Partition 1: 
Memory Sub Parition 2: pending memory requests:
  mf: uid=277232, sid543:w00, part=1, addr=0x7ff3c55184c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=263634, sid549:w00, part=1, addr=0x7ff3c5508260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266807, sid588:w00, part=1, addr=0x7ff3c5508260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266810, sid589:w00, part=1, addr=0x7ff3c55082a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266813, sid590:w00, part=1, addr=0x7ff3c55082e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266828, sid587:w00, part=1, addr=0x7ff3c5508220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268679, sid615:w00, part=1, addr=0x7ff3c55082a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268697, sid613:w00, part=1, addr=0x7ff3c5508220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268700, sid614:w00, part=1, addr=0x7ff3c5508260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277216, sid536:w04, part=1, addr=0x7ff3c5516640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277053, sid538:w04, part=1, addr=0x7ff3c55166e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277231, sid543:w00, part=1, addr=0x7ff3c55184e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269892, sid627:w00, part=1, addr=0x7ff3c5508260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269898, sid629:w00, part=1, addr=0x7ff3c55082e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277054, sid538:w04, part=1, addr=0x7ff3c55166c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277215, sid536:w04, part=1, addr=0x7ff3c5516660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272078, sid550:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272081, sid551:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272084, sid544:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272087, sid545:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272090, sid546:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272093, sid547:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272096, sid548:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272099, sid549:w00, part=1, addr=0x7ff3c55184a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277608, sid537:w04, part=1, addr=0x7ff3c55166a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272579, sid591:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272583, sid584:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272587, sid585:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272591, sid586:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272595, sid587:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272599, sid588:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272603, sid589:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272607, sid590:w05, part=1, addr=0x7ff3c5526ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277609, sid537:w04, part=1, addr=0x7ff3c5516680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_002:
MSHR contents

Memory Sub Parition 3: pending memory requests:
  mf: uid=278993, sid513:w00, part=1, addr=0x7ff3c550c320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276653, sid537:w00, part=1, addr=0x7ff3c5514680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276264, sid538:w00, part=1, addr=0x7ff3c55146e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276265, sid538:w00, part=1, addr=0x7ff3c55146c0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276355, sid536:w00, part=1, addr=0x7ff3c5514640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279131, sid24:w01, part=1, addr=0x7ff3c553c9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276354, sid536:w00, part=1, addr=0x7ff3c5514660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=267402, sid589:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267405, sid590:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267408, sid591:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267411, sid584:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267414, sid585:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267417, sid586:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267420, sid587:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=267423, sid588:w01, part=1, addr=0x7ff3c5524ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277424, sid543:w04, part=1, addr=0x7ff3c551a4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278996, sid515:w00, part=1, addr=0x7ff3c550c380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279130, sid24:w01, part=1, addr=0x7ff3c553c9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278995, sid515:w00, part=1, addr=0x7ff3c550c3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278994, sid513:w00, part=1, addr=0x7ff3c550c300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276652, sid537:w00, part=1, addr=0x7ff3c55146a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277425, sid543:w04, part=1, addr=0x7ff3c551a4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=640 dram_eff=0.4
bk0: 64a 102061i bk1: 64a 102072i bk2: 64a 102062i bk3: 64a 102043i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234501
Bank_Level_Parallism_Col = 1.233696
Bank_Level_Parallism_Ready = 1.144531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233696 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 101739 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00608168
Memory Partition 2: 
Memory Sub Parition 4: pending memory requests:
  mf: uid=276535, sid28:w05, part=2, addr=0x7ff3c553eae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276536, sid28:w05, part=2, addr=0x7ff3c553eac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273649, sid610:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=263622, sid545:w00, part=2, addr=0x7ff3c5508160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=263628, sid547:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266819, sid584:w00, part=2, addr=0x7ff3c5508160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135935), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266822, sid585:w00, part=2, addr=0x7ff3c55081a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266825, sid586:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=267426, sid597:w00, part=2, addr=0x7ff3c5508160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=267432, sid599:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268685, sid609:w00, part=2, addr=0x7ff3c5508120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268688, sid610:w00, part=2, addr=0x7ff3c5508160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135958), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268691, sid611:w00, part=2, addr=0x7ff3c55081a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268694, sid612:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269886, sid625:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=270494, sid636:w00, part=2, addr=0x7ff3c5508160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=270500, sid638:w00, part=2, addr=0x7ff3c55081e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=270964, sid628:w01, part=2, addr=0x7ff3c55308a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270972, sid630:w01, part=2, addr=0x7ff3c55308a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270980, sid624:w01, part=2, addr=0x7ff3c55308a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270988, sid626:w01, part=2, addr=0x7ff3c55308a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273653, sid611:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273657, sid612:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273661, sid613:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273665, sid614:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273669, sid615:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273673, sid608:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273677, sid609:w05, part=2, addr=0x7ff3c552eca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_004:
MSHR contents

Memory Sub Parition 5: pending memory requests:
  mf: uid=269304, sid615:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135880), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279052, sid23:w05, part=2, addr=0x7ff3c553ab00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277738, sid26:w01, part=2, addr=0x7ff3c553ca60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279051, sid23:w05, part=2, addr=0x7ff3c553ab20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277739, sid26:w01, part=2, addr=0x7ff3c553ca40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269283, sid608:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269286, sid609:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269289, sid610:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269292, sid611:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269295, sid612:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269298, sid613:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269301, sid614:w01, part=2, addr=0x7ff3c552cca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277413, sid28:w01, part=2, addr=0x7ff3c553cae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277414, sid28:w01, part=2, addr=0x7ff3c553cac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274491, sid629:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274493, sid630:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274495, sid631:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274497, sid624:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274499, sid625:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274501, sid626:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274503, sid627:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274505, sid628:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274746, sid632:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274748, sid633:w05, part=2, addr=0x7ff3c55328a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=593 dram_eff=0.4317
bk0: 64a 102062i bk1: 64a 102070i bk2: 64a 102043i bk3: 64a 102057i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227513
Bank_Level_Parallism_Col = 1.226667
Bank_Level_Parallism_Ready = 1.117188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226667 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 101732 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00587602
Memory Partition 3: 
Memory Sub Parition 6: pending memory requests:
  mf: uid=276864, sid508:w04, part=3, addr=0x7ff3c550e1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276865, sid508:w04, part=3, addr=0x7ff3c550e1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270488, sid634:w00, part=3, addr=0x7ff3c55080e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277266, sid506:w04, part=3, addr=0x7ff3c550e160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276868, sid507:w04, part=3, addr=0x7ff3c550e1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135880), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278905, sid519:w00, part=3, addr=0x7ff3c5510540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278904, sid519:w00, part=3, addr=0x7ff3c5510560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135970), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276869, sid507:w04, part=3, addr=0x7ff3c550e180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=267444, sid595:w00, part=3, addr=0x7ff3c55080e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268682, sid608:w00, part=3, addr=0x7ff3c55080e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135957), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277267, sid506:w04, part=3, addr=0x7ff3c550e140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278324, sid31:w05, part=3, addr=0x7ff3c553eb80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278323, sid31:w05, part=3, addr=0x7ff3c553eba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274742, sid638:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274744, sid639:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135865), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274750, sid634:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274752, sid635:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274754, sid636:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274756, sid637:w05, part=3, addr=0x7ff3c55368a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_006:
MSHR contents

Memory Sub Parition 7: pending memory requests:
  mf: uid=278166, sid507:w00, part=3, addr=0x7ff3c550c180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135972), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278040, sid15:w05, part=3, addr=0x7ff3c553aae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277558, sid505:w00, part=3, addr=0x7ff3c550c120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278167, sid508:w00, part=3, addr=0x7ff3c550c1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277086, sid506:w00, part=3, addr=0x7ff3c550c140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278041, sid15:w05, part=3, addr=0x7ff3c553aac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277787, sid14:w05, part=3, addr=0x7ff3c553aa80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277559, sid505:w00, part=3, addr=0x7ff3c550c100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278211, sid29:w01, part=3, addr=0x7ff3c553cb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278210, sid29:w01, part=3, addr=0x7ff3c553cb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278168, sid508:w00, part=3, addr=0x7ff3c550c1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277786, sid14:w05, part=3, addr=0x7ff3c553aaa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277085, sid506:w00, part=3, addr=0x7ff3c550c160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278165, sid507:w00, part=3, addr=0x7ff3c550c1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=632 dram_eff=0.4051
bk0: 64a 102066i bk1: 64a 102067i bk2: 64a 102066i bk3: 64a 102043i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254144
Bank_Level_Parallism_Col = 1.253482
Bank_Level_Parallism_Ready = 1.148438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253482 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 101748 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00295759
Memory Partition 4: 
Memory Sub Parition 8: pending memory requests:
  mf: uid=276517, sid510:w04, part=4, addr=0x7ff3c550e660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279634, sid542:w04, part=4, addr=0x7ff3c55163c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135983), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277130, sid509:w04, part=4, addr=0x7ff3c550e600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277261, sid539:w04, part=4, addr=0x7ff3c5516300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=266205, sid591:w00, part=4, addr=0x7ff3c5508720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266855, sid592:w00, part=4, addr=0x7ff3c5508760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266867, sid594:w00, part=4, addr=0x7ff3c55087e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277405, sid541:w04, part=4, addr=0x7ff3c5516380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279633, sid542:w04, part=4, addr=0x7ff3c55163e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135984), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278707, sid11:w01, part=4, addr=0x7ff3c5538dc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135962), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269373, sid631:w00, part=4, addr=0x7ff3c5508760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=278706, sid11:w01, part=4, addr=0x7ff3c5538de0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277260, sid539:w04, part=4, addr=0x7ff3c5516320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269910, sid633:w00, part=4, addr=0x7ff3c55087e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=276518, sid510:w04, part=4, addr=0x7ff3c550e640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277404, sid541:w04, part=4, addr=0x7ff3c55163a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278148, sid540:w04, part=4, addr=0x7ff3c5516360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278149, sid540:w04, part=4, addr=0x7ff3c5516340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277129, sid509:w04, part=4, addr=0x7ff3c550e620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_008:
MSHR contents

Memory Sub Parition 9: pending memory requests:
  mf: uid=277968, sid09:w05, part=4, addr=0x7ff3c553ad40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276505, sid541:w00, part=4, addr=0x7ff3c55143a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276914, sid540:w00, part=4, addr=0x7ff3c5514340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276474, sid539:w00, part=4, addr=0x7ff3c5514300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276473, sid539:w00, part=4, addr=0x7ff3c5514320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278746, sid512:w00, part=4, addr=0x7ff3c550c6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276913, sid540:w00, part=4, addr=0x7ff3c5514360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278296, sid509:w00, part=4, addr=0x7ff3c550c620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278297, sid509:w00, part=4, addr=0x7ff3c550c600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277307, sid510:w00, part=4, addr=0x7ff3c550c640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277967, sid09:w05, part=4, addr=0x7ff3c553ad60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277306, sid510:w00, part=4, addr=0x7ff3c550c660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277022, sid511:w00, part=4, addr=0x7ff3c550c6a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277023, sid511:w00, part=4, addr=0x7ff3c550c680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276506, sid541:w00, part=4, addr=0x7ff3c5514380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277810, sid08:w05, part=4, addr=0x7ff3c553ad00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277809, sid08:w05, part=4, addr=0x7ff3c553ad20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278747, sid512:w00, part=4, addr=0x7ff3c550c6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=708 dram_eff=0.3616
bk0: 64a 102059i bk1: 64a 102065i bk2: 64a 102065i bk3: 64a 102045i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218997
Bank_Level_Parallism_Col = 1.221333
Bank_Level_Parallism_Ready = 1.175781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.221333 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 101731 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00228185
Memory Partition 5: 
Memory Sub Parition 10: pending memory requests:
  mf: uid=277077, sid538:w04, part=5, addr=0x7ff3c55162e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=263034, sid549:w00, part=5, addr=0x7ff3c5508660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277628, sid537:w04, part=5, addr=0x7ff3c5516280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277627, sid537:w04, part=5, addr=0x7ff3c55162a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277234, sid536:w04, part=5, addr=0x7ff3c5516260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=266181, sid587:w00, part=5, addr=0x7ff3c5508620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266193, sid589:w00, part=5, addr=0x7ff3c55086a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266187, sid588:w00, part=5, addr=0x7ff3c5508660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266199, sid590:w00, part=5, addr=0x7ff3c55086e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277078, sid538:w04, part=5, addr=0x7ff3c55162c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277253, sid543:w00, part=5, addr=0x7ff3c55180c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=268094, sid614:w00, part=5, addr=0x7ff3c5508660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268100, sid615:w00, part=5, addr=0x7ff3c55086a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268136, sid613:w00, part=5, addr=0x7ff3c5508620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277235, sid536:w04, part=5, addr=0x7ff3c5516240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269349, sid627:w00, part=5, addr=0x7ff3c5508660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269361, sid629:w00, part=5, addr=0x7ff3c55086e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277252, sid543:w00, part=5, addr=0x7ff3c55180e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272476, sid551:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272478, sid544:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272480, sid545:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272482, sid546:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272484, sid547:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272486, sid548:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272488, sid549:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272490, sid550:w00, part=5, addr=0x7ff3c55180a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272950, sid584:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272952, sid585:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272954, sid586:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272956, sid587:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272958, sid588:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272960, sid589:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272962, sid590:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272964, sid591:w05, part=5, addr=0x7ff3c55268a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_010:
MSHR contents

Memory Sub Parition 11: pending memory requests:
  mf: uid=276663, sid537:w00, part=5, addr=0x7ff3c55142a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276371, sid536:w00, part=5, addr=0x7ff3c5514240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276271, sid538:w00, part=5, addr=0x7ff3c55142e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279091, sid24:w01, part=5, addr=0x7ff3c553cdc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278944, sid515:w00, part=5, addr=0x7ff3c550c7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278945, sid515:w00, part=5, addr=0x7ff3c550c780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276370, sid536:w00, part=5, addr=0x7ff3c5514260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278941, sid513:w00, part=5, addr=0x7ff3c550c720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=268013, sid590:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268021, sid584:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268017, sid591:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268025, sid585:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135865), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268029, sid586:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268033, sid587:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268037, sid588:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268041, sid589:w01, part=5, addr=0x7ff3c55248a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277450, sid543:w04, part=5, addr=0x7ff3c551a0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276664, sid537:w00, part=5, addr=0x7ff3c5514280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279090, sid24:w01, part=5, addr=0x7ff3c553cde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277451, sid543:w04, part=5, addr=0x7ff3c551a0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278942, sid513:w00, part=5, addr=0x7ff3c550c700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276272, sid538:w00, part=5, addr=0x7ff3c55142c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=643 dram_eff=0.3981
bk0: 64a 102070i bk1: 64a 102078i bk2: 64a 102071i bk3: 64a 102056i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166205
Bank_Level_Parallism_Col = 1.164804
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164804 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 101749 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00384879
Memory Partition 6: 
Memory Sub Parition 12: pending memory requests:
  mf: uid=263010, sid545:w00, part=6, addr=0x7ff3c5508560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=276515, sid28:w05, part=6, addr=0x7ff3c553eec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=266837, sid597:w00, part=6, addr=0x7ff3c5508560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=263022, sid547:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266211, sid584:w00, part=6, addr=0x7ff3c5508560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266217, sid585:w00, part=6, addr=0x7ff3c55085a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266223, sid586:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266849, sid599:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268112, sid609:w00, part=6, addr=0x7ff3c5508520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268124, sid611:w00, part=6, addr=0x7ff3c55085a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268118, sid610:w00, part=6, addr=0x7ff3c5508560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135954), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268130, sid612:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269337, sid625:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269928, sid636:w00, part=6, addr=0x7ff3c5508560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269940, sid638:w00, part=6, addr=0x7ff3c55085e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=270464, sid626:w01, part=6, addr=0x7ff3c5530ca0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270470, sid628:w01, part=6, addr=0x7ff3c5530ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270476, sid630:w01, part=6, addr=0x7ff3c5530ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135829), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=276514, sid28:w05, part=6, addr=0x7ff3c553eee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273930, sid611:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273932, sid612:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273934, sid613:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273935, sid613:w05, part=6, addr=0x7ff3c552e880, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273936, sid614:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273938, sid615:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273940, sid608:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273942, sid609:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273944, sid610:w05, part=6, addr=0x7ff3c552e8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_012:
MSHR contents

Memory Sub Parition 13: pending memory requests:
  mf: uid=277390, sid28:w01, part=6, addr=0x7ff3c553cec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277389, sid28:w01, part=6, addr=0x7ff3c553cee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279017, sid23:w05, part=6, addr=0x7ff3c553af00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269830, sid609:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269838, sid611:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269834, sid610:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269842, sid612:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269846, sid613:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269850, sid614:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269854, sid615:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269858, sid608:w01, part=6, addr=0x7ff3c552c8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x0120 w01[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277720, sid26:w01, part=6, addr=0x7ff3c553ce60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274250, sid628:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274254, sid629:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274258, sid630:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274262, sid631:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274266, sid624:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274270, sid625:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274274, sid626:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274278, sid627:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274519, sid632:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274523, sid633:w05, part=6, addr=0x7ff3c5532ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277721, sid26:w01, part=6, addr=0x7ff3c553ce40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279016, sid23:w05, part=6, addr=0x7ff3c553af20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=600 dram_eff=0.4267
bk0: 64a 102060i bk1: 64a 102061i bk2: 64a 102049i bk3: 64a 102051i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.243456
Bank_Level_Parallism_Col = 1.239474
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.239474 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 101728 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.005308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.005308
Memory Partition 7: 
Memory Sub Parition 14: pending memory requests:
  mf: uid=276835, sid507:w04, part=7, addr=0x7ff3c550e580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276834, sid507:w04, part=7, addr=0x7ff3c550e5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276842, sid508:w04, part=7, addr=0x7ff3c550e5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276841, sid508:w04, part=7, addr=0x7ff3c550e5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269916, sid634:w00, part=7, addr=0x7ff3c55084e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=266873, sid595:w00, part=7, addr=0x7ff3c55084e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=278940, sid519:w00, part=7, addr=0x7ff3c5510140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135972), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277245, sid506:w04, part=7, addr=0x7ff3c550e560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=268106, sid608:w00, part=7, addr=0x7ff3c55084e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x0110 w00[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=278939, sid519:w00, part=7, addr=0x7ff3c5510160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278293, sid31:w05, part=7, addr=0x7ff3c553ef80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278292, sid31:w05, part=7, addr=0x7ff3c553efa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279190, sid13:w01, part=7, addr=0x7ff3c5538e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277246, sid506:w04, part=7, addr=0x7ff3c550e540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274507, sid637:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274511, sid638:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274515, sid639:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274527, sid634:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274531, sid635:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274535, sid636:w05, part=7, addr=0x7ff3c5536ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_014:
MSHR contents

Memory Sub Parition 15: pending memory requests:
  mf: uid=277069, sid506:w00, part=7, addr=0x7ff3c550c560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278138, sid508:w00, part=7, addr=0x7ff3c550c5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278013, sid15:w05, part=7, addr=0x7ff3c553aee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278179, sid29:w01, part=7, addr=0x7ff3c553cf20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277538, sid505:w00, part=7, addr=0x7ff3c550c500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278180, sid29:w01, part=7, addr=0x7ff3c553cf00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277070, sid506:w00, part=7, addr=0x7ff3c550c540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277765, sid14:w05, part=7, addr=0x7ff3c553aea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278014, sid15:w05, part=7, addr=0x7ff3c553aec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135935), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277537, sid505:w00, part=7, addr=0x7ff3c550c520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278137, sid508:w00, part=7, addr=0x7ff3c550c5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278133, sid507:w00, part=7, addr=0x7ff3c550c5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135970), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277766, sid14:w05, part=7, addr=0x7ff3c553ae80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278134, sid507:w00, part=7, addr=0x7ff3c550c580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=634 dram_eff=0.4038
bk0: 64a 102068i bk1: 64a 102071i bk2: 64a 102073i bk3: 64a 102028i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.245902
Bank_Level_Parallism_Col = 1.241758
Bank_Level_Parallism_Ready = 1.183594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241758 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 101744 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.003927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00392714
Memory Partition 8: 
Memory Sub Parition 16: pending memory requests:
  mf: uid=276383, sid539:w05, part=8, addr=0x7ff3c5516f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276384, sid539:w05, part=8, addr=0x7ff3c5516f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276812, sid540:w05, part=8, addr=0x7ff3c5516f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276811, sid540:w05, part=8, addr=0x7ff3c5516f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276455, sid510:w05, part=8, addr=0x7ff3c550ea60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277953, sid09:w00, part=8, addr=0x7ff3c5538140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276456, sid510:w05, part=8, addr=0x7ff3c550ea40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278246, sid511:w05, part=8, addr=0x7ff3c550eaa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278247, sid511:w05, part=8, addr=0x7ff3c550ea80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277431, sid541:w05, part=8, addr=0x7ff3c5516f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277224, sid509:w05, part=8, addr=0x7ff3c550ea00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277952, sid09:w00, part=8, addr=0x7ff3c5538160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279679, sid542:w05, part=8, addr=0x7ff3c5516fc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279678, sid542:w05, part=8, addr=0x7ff3c5516fe0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277430, sid541:w05, part=8, addr=0x7ff3c5516fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277223, sid509:w05, part=8, addr=0x7ff3c550ea20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_016:
MSHR contents

Memory Sub Parition 17: pending memory requests:
  mf: uid=278177, sid09:w04, part=8, addr=0x7ff3c553a160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135958), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277083, sid511:w01, part=8, addr=0x7ff3c550caa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276587, sid541:w01, part=8, addr=0x7ff3c5514fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278651, sid512:w01, part=8, addr=0x7ff3c550cac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135957), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278019, sid08:w04, part=8, addr=0x7ff3c553a120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277285, sid539:w01, part=8, addr=0x7ff3c5514f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278880, sid11:w04, part=8, addr=0x7ff3c553a1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135972), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278020, sid08:w04, part=8, addr=0x7ff3c553a100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277284, sid539:w01, part=8, addr=0x7ff3c5514f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277084, sid511:w01, part=8, addr=0x7ff3c550ca80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278650, sid512:w01, part=8, addr=0x7ff3c550cae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135959), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278007, sid540:w01, part=8, addr=0x7ff3c5514f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277415, sid510:w01, part=8, addr=0x7ff3c550ca60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278879, sid11:w04, part=8, addr=0x7ff3c553a1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278178, sid09:w04, part=8, addr=0x7ff3c553a140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278008, sid540:w01, part=8, addr=0x7ff3c5514f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277416, sid510:w01, part=8, addr=0x7ff3c550ca40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276588, sid541:w01, part=8, addr=0x7ff3c5514f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=725 dram_eff=0.3531
bk0: 64a 102074i bk1: 64a 102072i bk2: 64a 102065i bk3: 64a 102065i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.126005
Bank_Level_Parallism_Col = 1.127371
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127371 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 101737 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016257
Memory Partition 9: 
Memory Sub Parition 18: pending memory requests:
  mf: uid=276277, sid538:w05, part=9, addr=0x7ff3c5516ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135829), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276380, sid536:w05, part=9, addr=0x7ff3c5516e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276523, sid537:w05, part=9, addr=0x7ff3c5516ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276379, sid536:w05, part=9, addr=0x7ff3c5516e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276276, sid538:w05, part=9, addr=0x7ff3c5516ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278440, sid543:w01, part=9, addr=0x7ff3c5518cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276524, sid537:w05, part=9, addr=0x7ff3c5516e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270831, sid587:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270835, sid588:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270839, sid589:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270843, sid590:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270847, sid591:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270851, sid584:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270855, sid585:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270859, sid586:w04, part=9, addr=0x7ff3c55264a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278439, sid543:w01, part=9, addr=0x7ff3c5518ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_018:
MSHR contents

Memory Sub Parition 19: pending memory requests:
  mf: uid=277254, sid536:w01, part=9, addr=0x7ff3c5514e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277279, sid543:w05, part=9, addr=0x7ff3c551acc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277005, sid538:w01, part=9, addr=0x7ff3c5514ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277496, sid537:w01, part=9, addr=0x7ff3c5514ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277278, sid543:w05, part=9, addr=0x7ff3c551ace0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279067, sid515:w01, part=9, addr=0x7ff3c550cb80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277255, sid536:w01, part=9, addr=0x7ff3c5514e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278977, sid24:w00, part=9, addr=0x7ff3c553c1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135972), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269078, sid544:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270202, sid546:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270206, sid547:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270210, sid548:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270218, sid550:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270231, sid545:w05, part=9, addr=0x7ff3c551aca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278976, sid24:w00, part=9, addr=0x7ff3c553c1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277006, sid538:w01, part=9, addr=0x7ff3c5514ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279066, sid515:w01, part=9, addr=0x7ff3c550cba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135984), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273869, sid591:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273870, sid591:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273857, sid587:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273858, sid587:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273860, sid588:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273861, sid588:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273863, sid589:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273864, sid589:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273866, sid590:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273867, sid590:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135829), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273875, sid585:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273876, sid585:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273872, sid584:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273873, sid584:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273878, sid586:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273879, sid586:w00, part=9, addr=0x7ff3c5524480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274177, sid593:w00, part=9, addr=0x7ff3c55244a0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277497, sid537:w01, part=9, addr=0x7ff3c5514e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=667 dram_eff=0.3838
bk0: 64a 102072i bk1: 64a 102064i bk2: 64a 102045i bk3: 64a 102051i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192802
Bank_Level_Parallism_Col = 1.191710
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191710 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 101721 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00453433
Memory Partition 10: 
Memory Sub Parition 20: pending memory requests:
  mf: uid=277464, sid28:w04, part=10, addr=0x7ff3c553e2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279313, sid26:w04, part=10, addr=0x7ff3c553e240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279334, sid23:w00, part=10, addr=0x7ff3c5538320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135980), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279335, sid23:w00, part=10, addr=0x7ff3c5538300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277465, sid28:w04, part=10, addr=0x7ff3c553e2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272266, sid614:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272270, sid615:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272274, sid608:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272278, sid609:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272282, sid610:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272286, sid611:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272290, sid612:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272294, sid613:w04, part=10, addr=0x7ff3c552e4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275208, sid626:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275206, sid625:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275216, sid630:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275210, sid627:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275212, sid628:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275214, sid629:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275218, sid631:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275220, sid624:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275360, sid632:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275362, sid633:w00, part=10, addr=0x7ff3c55300a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_020:
MSHR contents

Memory Sub Parition 21: pending memory requests:
  mf: uid=276500, sid28:w00, part=10, addr=0x7ff3c553c2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276499, sid28:w00, part=10, addr=0x7ff3c553c2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278857, sid517:w05, part=10, addr=0x7ff3c5512cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277699, sid26:w00, part=10, addr=0x7ff3c553c240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278856, sid517:w05, part=10, addr=0x7ff3c5512ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277698, sid26:w00, part=10, addr=0x7ff3c553c260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273393, sid625:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273395, sid626:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273397, sid627:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273399, sid628:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273401, sid629:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273403, sid630:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273405, sid631:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273407, sid624:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273749, sid632:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273751, sid633:w04, part=10, addr=0x7ff3c55320a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274673, sid615:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274674, sid615:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274670, sid614:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274671, sid614:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274682, sid610:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274683, sid610:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274676, sid608:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274677, sid608:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274679, sid609:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274680, sid609:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274688, sid612:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274689, sid612:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274685, sid611:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274686, sid611:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274691, sid613:w00, part=10, addr=0x7ff3c552c4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274692, sid613:w00, part=10, addr=0x7ff3c552c480, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=645 dram_eff=0.3969
bk0: 64a 102056i bk1: 64a 102059i bk2: 64a 102056i bk3: 64a 102044i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184729
Bank_Level_Parallism_Col = 1.183623
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.183623 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 101704 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.009235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00923514
Memory Partition 11: 
Memory Sub Parition 22: pending memory requests:
  mf: uid=276901, sid507:w05, part=11, addr=0x7ff3c550e980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276900, sid507:w05, part=11, addr=0x7ff3c550e9a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277121, sid506:w05, part=11, addr=0x7ff3c550e960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277602, sid505:w05, part=11, addr=0x7ff3c550e900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277601, sid505:w05, part=11, addr=0x7ff3c550e920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277846, sid32:w04, part=11, addr=0x7ff3c553e3e0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135924), 0x0420 w04[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=278215, sid508:w05, part=11, addr=0x7ff3c550e9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135984), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278216, sid508:w05, part=11, addr=0x7ff3c550e9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277122, sid506:w05, part=11, addr=0x7ff3c550e940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277847, sid32:w04, part=11, addr=0x7ff3c553e3c0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135922), 0x0420 w04[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=273737, sid634:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273739, sid635:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273741, sid636:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273743, sid637:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273745, sid638:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273747, sid639:w04, part=11, addr=0x7ff3c55360a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274162, sid596:w00, part=11, addr=0x7ff3c55284a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274168, sid598:w00, part=11, addr=0x7ff3c55284a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_022:
MSHR contents

Memory Sub Parition 23: pending memory requests:
  mf: uid=276903, sid508:w01, part=11, addr=0x7ff3c550c9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277749, sid14:w04, part=11, addr=0x7ff3c553a2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279060, sid519:w05, part=11, addr=0x7ff3c5512d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278257, sid15:w04, part=11, addr=0x7ff3c553a2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276902, sid508:w01, part=11, addr=0x7ff3c550c9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278258, sid15:w04, part=11, addr=0x7ff3c553a2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135960), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278161, sid29:w00, part=11, addr=0x7ff3c553c300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278266, sid31:w00, part=11, addr=0x7ff3c553c3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279061, sid519:w05, part=11, addr=0x7ff3c5512d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278275, sid506:w01, part=11, addr=0x7ff3c550c960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278160, sid29:w00, part=11, addr=0x7ff3c553c320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279154, sid13:w04, part=11, addr=0x7ff3c553a240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277750, sid14:w04, part=11, addr=0x7ff3c553a280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278267, sid31:w00, part=11, addr=0x7ff3c553c380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279153, sid13:w04, part=11, addr=0x7ff3c553a260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135983), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278276, sid506:w01, part=11, addr=0x7ff3c550c940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278214, sid507:w01, part=11, addr=0x7ff3c550c980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135980), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=275350, sid635:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275348, sid634:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275356, sid638:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275352, sid636:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275354, sid637:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275358, sid639:w00, part=11, addr=0x7ff3c55340a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135880), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=662 dram_eff=0.3867
bk0: 64a 102062i bk1: 64a 102060i bk2: 64a 102054i bk3: 64a 102049i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210797
Bank_Level_Parallism_Col = 1.209845
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209845 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 101721 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.005142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00514151
Memory Partition 12: 
Memory Sub Parition 24: pending memory requests:
  mf: uid=276827, sid540:w05, part=12, addr=0x7ff3c5516b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276400, sid539:w05, part=12, addr=0x7ff3c5516b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276826, sid540:w05, part=12, addr=0x7ff3c5516b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276444, sid510:w05, part=12, addr=0x7ff3c550ee40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276401, sid539:w05, part=12, addr=0x7ff3c5516b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277935, sid09:w00, part=12, addr=0x7ff3c5538540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278219, sid511:w05, part=12, addr=0x7ff3c550ee80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276443, sid510:w05, part=12, addr=0x7ff3c550ee60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277200, sid509:w05, part=12, addr=0x7ff3c550ee20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277459, sid541:w05, part=12, addr=0x7ff3c5516b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278218, sid511:w05, part=12, addr=0x7ff3c550eea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277201, sid509:w05, part=12, addr=0x7ff3c550ee00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277934, sid09:w00, part=12, addr=0x7ff3c5538560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277458, sid541:w05, part=12, addr=0x7ff3c5516ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_024:
MSHR contents

Memory Sub Parition 25: pending memory requests:
  mf: uid=276601, sid541:w01, part=12, addr=0x7ff3c5514b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277395, sid510:w01, part=12, addr=0x7ff3c550ce60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277300, sid539:w01, part=12, addr=0x7ff3c5514b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277067, sid511:w01, part=12, addr=0x7ff3c550ce80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277992, sid08:w04, part=12, addr=0x7ff3c553a500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277396, sid510:w01, part=12, addr=0x7ff3c550ce40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278156, sid09:w04, part=12, addr=0x7ff3c553a540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278624, sid512:w01, part=12, addr=0x7ff3c550cee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276600, sid541:w01, part=12, addr=0x7ff3c5514ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278625, sid512:w01, part=12, addr=0x7ff3c550cec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277066, sid511:w01, part=12, addr=0x7ff3c550cea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278828, sid11:w04, part=12, addr=0x7ff3c553a5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278155, sid09:w04, part=12, addr=0x7ff3c553a560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278034, sid540:w01, part=12, addr=0x7ff3c5514b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277991, sid08:w04, part=12, addr=0x7ff3c553a520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278829, sid11:w04, part=12, addr=0x7ff3c553a5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278033, sid540:w01, part=12, addr=0x7ff3c5514b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277299, sid539:w01, part=12, addr=0x7ff3c5514b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=683 dram_eff=0.3748
bk0: 64a 102071i bk1: 64a 102064i bk2: 64a 102066i bk3: 64a 102037i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202100
Bank_Level_Parallism_Col = 1.204244
Bank_Level_Parallism_Ready = 1.203125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204244 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 101729 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00244834
Memory Partition 13: 
Memory Sub Parition 26: pending memory requests:
  mf: uid=276399, sid536:w05, part=13, addr=0x7ff3c5516a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276288, sid538:w05, part=13, addr=0x7ff3c5516ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276289, sid538:w05, part=13, addr=0x7ff3c5516ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276398, sid536:w05, part=13, addr=0x7ff3c5516a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276541, sid537:w05, part=13, addr=0x7ff3c5516a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276540, sid537:w05, part=13, addr=0x7ff3c5516aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278467, sid543:w01, part=13, addr=0x7ff3c55188c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278466, sid543:w01, part=13, addr=0x7ff3c55188e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271331, sid588:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271333, sid589:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271335, sid590:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271337, sid591:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271339, sid584:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271341, sid585:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271343, sid586:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271345, sid587:w04, part=13, addr=0x7ff3c55260a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_026:
MSHR contents

Memory Sub Parition 27: pending memory requests:
  mf: uid=277282, sid536:w01, part=13, addr=0x7ff3c5514a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277303, sid543:w05, part=13, addr=0x7ff3c551a8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279032, sid515:w01, part=13, addr=0x7ff3c550cfa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279030, sid513:w01, part=13, addr=0x7ff3c550cf00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277033, sid538:w01, part=13, addr=0x7ff3c5514ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277034, sid538:w01, part=13, addr=0x7ff3c5514ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278928, sid24:w00, part=13, addr=0x7ff3c553c5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269646, sid544:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277281, sid536:w01, part=13, addr=0x7ff3c5514a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279033, sid515:w01, part=13, addr=0x7ff3c550cf80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278929, sid24:w00, part=13, addr=0x7ff3c553c5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135970), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270708, sid547:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270710, sid548:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270712, sid549:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270714, sid550:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270720, sid545:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270722, sid546:w05, part=13, addr=0x7ff3c551a8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x0120 w05[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277526, sid537:w01, part=13, addr=0x7ff3c5514aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277302, sid543:w05, part=13, addr=0x7ff3c551a8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277527, sid537:w01, part=13, addr=0x7ff3c5514a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274148, sid589:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274149, sid589:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274146, sid588:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274147, sid588:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274158, sid586:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274159, sid586:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274150, sid590:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274151, sid590:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274152, sid591:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274153, sid591:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274154, sid584:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274155, sid584:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274156, sid585:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274157, sid585:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274160, sid587:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274161, sid587:w00, part=13, addr=0x7ff3c5524080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274411, sid593:w00, part=13, addr=0x7ff3c55240a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279029, sid513:w01, part=13, addr=0x7ff3c550cf20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135983), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=678 dram_eff=0.3776
bk0: 64a 102066i bk1: 64a 102065i bk2: 64a 102053i bk3: 64a 102044i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218750
Bank_Level_Parallism_Col = 1.217848
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217848 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 101726 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.003780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00378024
Memory Partition 14: 
Memory Sub Parition 28: pending memory requests:
  mf: uid=279303, sid23:w00, part=14, addr=0x7ff3c5538700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277437, sid28:w04, part=14, addr=0x7ff3c553e6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279270, sid26:w04, part=14, addr=0x7ff3c553e660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277438, sid28:w04, part=14, addr=0x7ff3c553e6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279302, sid23:w00, part=14, addr=0x7ff3c5538720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272667, sid615:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272669, sid608:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272671, sid609:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272673, sid610:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272675, sid611:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272677, sid612:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272679, sid613:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272681, sid614:w04, part=14, addr=0x7ff3c552e0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279271, sid26:w04, part=14, addr=0x7ff3c553e640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=275080, sid625:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275077, sid624:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275083, sid626:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275086, sid627:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275089, sid628:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275092, sid629:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275095, sid630:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275098, sid631:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275222, sid633:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275243, sid632:w00, part=14, addr=0x7ff3c55304a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_028:
MSHR contents

Memory Sub Parition 29: pending memory requests:
  mf: uid=276481, sid28:w00, part=14, addr=0x7ff3c553c6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278903, sid517:w05, part=14, addr=0x7ff3c55128c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277670, sid26:w00, part=14, addr=0x7ff3c553c660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277671, sid26:w00, part=14, addr=0x7ff3c553c640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276482, sid28:w00, part=14, addr=0x7ff3c553c6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278902, sid517:w05, part=14, addr=0x7ff3c55128e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273069, sid624:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273073, sid625:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273077, sid626:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273081, sid627:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273085, sid628:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273089, sid629:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273093, sid630:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273097, sid631:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273409, sid633:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273437, sid632:w04, part=14, addr=0x7ff3c55324a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274855, sid615:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274856, sid615:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274857, sid608:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274858, sid608:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135865), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274859, sid609:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135957), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274860, sid609:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274861, sid610:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274862, sid610:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274863, sid611:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135958), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274864, sid611:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274865, sid612:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274866, sid612:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274867, sid613:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274868, sid613:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274869, sid614:w00, part=14, addr=0x7ff3c552c0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274870, sid614:w00, part=14, addr=0x7ff3c552c080, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=639 dram_eff=0.4006
bk0: 64a 102062i bk1: 64a 102060i bk2: 64a 102052i bk3: 64a 102042i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.198992
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198992 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 101710 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.006836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00683577
Memory Partition 15: 
Memory Sub Parition 30: pending memory requests:
  mf: uid=276881, sid507:w05, part=15, addr=0x7ff3c550eda0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277818, sid32:w04, part=15, addr=0x7ff3c553e7e0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135921), 0x0420 w04[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=277819, sid32:w04, part=15, addr=0x7ff3c553e7c0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135920), 0x0420 w04[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=276882, sid507:w05, part=15, addr=0x7ff3c550ed80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277102, sid506:w05, part=15, addr=0x7ff3c550ed40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277577, sid505:w05, part=15, addr=0x7ff3c550ed20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278194, sid508:w05, part=15, addr=0x7ff3c550edc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277578, sid505:w05, part=15, addr=0x7ff3c550ed00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278193, sid508:w05, part=15, addr=0x7ff3c550ede0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277101, sid506:w05, part=15, addr=0x7ff3c550ed60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273413, sid634:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273417, sid635:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273421, sid636:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273425, sid637:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273429, sid638:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273433, sid639:w04, part=15, addr=0x7ff3c55364a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x0120 w04[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274405, sid598:w00, part=15, addr=0x7ff3c55280a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274407, sid599:w00, part=15, addr=0x7ff3c55280a0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274417, sid596:w00, part=15, addr=0x7ff3c55280a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_030:
MSHR contents

Memory Sub Parition 31: pending memory requests:
  mf: uid=276884, sid508:w01, part=15, addr=0x7ff3c550cde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278122, sid29:w00, part=15, addr=0x7ff3c553c720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276885, sid508:w01, part=15, addr=0x7ff3c550cdc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278231, sid15:w04, part=15, addr=0x7ff3c553a6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135958), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278241, sid506:w01, part=15, addr=0x7ff3c550cd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279120, sid13:w04, part=15, addr=0x7ff3c553a640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278123, sid29:w00, part=15, addr=0x7ff3c553c700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135935), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278189, sid507:w01, part=15, addr=0x7ff3c550cda0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277736, sid14:w04, part=15, addr=0x7ff3c553a680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278190, sid507:w01, part=15, addr=0x7ff3c550cd80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278236, sid31:w00, part=15, addr=0x7ff3c553c780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278230, sid15:w04, part=15, addr=0x7ff3c553a6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135959), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279111, sid519:w05, part=15, addr=0x7ff3c5512940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w05[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278242, sid506:w01, part=15, addr=0x7ff3c550cd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w01[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278235, sid31:w00, part=15, addr=0x7ff3c553c7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x01c0 w00[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277735, sid14:w04, part=15, addr=0x7ff3c553a6a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279119, sid13:w04, part=15, addr=0x7ff3c553a660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135980), 0x01c0 w04[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=275225, sid634:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275228, sid635:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275231, sid636:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275234, sid637:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275237, sid638:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275240, sid639:w00, part=15, addr=0x7ff3c55344a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x0120 w00[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=668 dram_eff=0.3832
bk0: 64a 102070i bk1: 64a 102058i bk2: 64a 102058i bk3: 64a 102025i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227848
Bank_Level_Parallism_Col = 1.227041
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227041 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 101715 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.003731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00373127
Memory Partition 16: 
Memory Sub Parition 32: pending memory requests:
  mf: uid=276487, sid510:w06, part=16, addr=0x7ff3c550f240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276531, sid541:w06, part=16, addr=0x7ff3c5517780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276952, sid540:w06, part=16, addr=0x7ff3c5517740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277062, sid509:w06, part=16, addr=0x7ff3c550f220, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276951, sid540:w06, part=16, addr=0x7ff3c5517760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277315, sid539:w06, part=16, addr=0x7ff3c5517720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277063, sid509:w06, part=16, addr=0x7ff3c550f200, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276486, sid510:w06, part=16, addr=0x7ff3c550f260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277316, sid539:w06, part=16, addr=0x7ff3c5517700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276530, sid541:w06, part=16, addr=0x7ff3c55177a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_032:
MSHR contents

Memory Sub Parition 33: pending memory requests:
  mf: uid=276412, sid539:w02, part=16, addr=0x7ff3c5515700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276411, sid539:w02, part=16, addr=0x7ff3c5515720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278053, sid540:w02, part=16, addr=0x7ff3c5515760, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279045, sid11:w07, part=16, addr=0x7ff3c553b9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278693, sid512:w02, part=16, addr=0x7ff3c550d2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277932, sid08:w07, part=16, addr=0x7ff3c553b920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277522, sid541:w02, part=16, addr=0x7ff3c5515780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277521, sid541:w02, part=16, addr=0x7ff3c55157a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135935), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277169, sid511:w02, part=16, addr=0x7ff3c550d280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278694, sid512:w02, part=16, addr=0x7ff3c550d2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278054, sid540:w02, part=16, addr=0x7ff3c5515740, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279046, sid11:w07, part=16, addr=0x7ff3c553b9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277911, sid09:w07, part=16, addr=0x7ff3c553b940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277910, sid09:w07, part=16, addr=0x7ff3c553b960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277933, sid08:w07, part=16, addr=0x7ff3c553b900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277367, sid510:w02, part=16, addr=0x7ff3c550d240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277168, sid511:w02, part=16, addr=0x7ff3c550d2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277366, sid510:w02, part=16, addr=0x7ff3c550d260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=646 dram_eff=0.3963
bk0: 64a 102072i bk1: 64a 102068i bk2: 64a 102060i bk3: 64a 102037i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224000
Bank_Level_Parallism_Col = 1.226415
Bank_Level_Parallism_Ready = 1.167969
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226415 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 101735 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00406424
Memory Partition 17: 
Memory Sub Parition 34: pending memory requests:
  mf: uid=276556, sid537:w06, part=17, addr=0x7ff3c5517680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276407, sid536:w06, part=17, addr=0x7ff3c5517640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276555, sid537:w06, part=17, addr=0x7ff3c55176a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276406, sid536:w06, part=17, addr=0x7ff3c5517660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278490, sid543:w02, part=17, addr=0x7ff3c55194c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278489, sid543:w02, part=17, addr=0x7ff3c55194e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273256, sid585:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273260, sid586:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273264, sid587:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273268, sid588:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273272, sid589:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273276, sid590:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273280, sid591:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273284, sid584:w07, part=17, addr=0x7ff3c5527ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_034:
MSHR contents

Memory Sub Parition 35: pending memory requests:
  mf: uid=277178, sid536:w02, part=17, addr=0x7ff3c5515640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277156, sid543:w06, part=17, addr=0x7ff3c551b4e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277157, sid543:w06, part=17, addr=0x7ff3c551b4c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277407, sid537:w02, part=17, addr=0x7ff3c5515680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276908, sid538:w02, part=17, addr=0x7ff3c55156e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=268481, sid551:w06, part=17, addr=0x7ff3c550b2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0110 w06[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=268482, sid551:w06, part=17, addr=0x7ff3c550b2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0110 w06[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=269085, sid546:w06, part=17, addr=0x7ff3c551b4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269093, sid548:w06, part=17, addr=0x7ff3c551b4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=276909, sid538:w02, part=17, addr=0x7ff3c55156c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269749, sid585:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269757, sid587:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269753, sid586:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269761, sid588:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269765, sid589:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269769, sid590:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269773, sid591:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269777, sid584:w03, part=17, addr=0x7ff3c5525ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270227, sid544:w06, part=17, addr=0x7ff3c551b4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277177, sid536:w02, part=17, addr=0x7ff3c5515660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278890, sid24:w03, part=17, addr=0x7ff3c553d9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277406, sid537:w02, part=17, addr=0x7ff3c55156a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278889, sid24:w03, part=17, addr=0x7ff3c553d9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101851 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=616 dram_eff=0.4156
bk0: 64a 102067i bk1: 64a 102064i bk2: 64a 102057i bk3: 64a 102044i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.229946
Bank_Level_Parallism_Ready = 1.136719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229946 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 101733 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101851 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002536 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.004211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00421114
Memory Partition 18: 
Memory Sub Parition 36: pending memory requests:
  mf: uid=276563, sid28:w07, part=18, addr=0x7ff3c553fac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276562, sid28:w07, part=18, addr=0x7ff3c553fae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277816, sid26:w07, part=18, addr=0x7ff3c553fa40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272715, sid631:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272717, sid624:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272719, sid625:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272721, sid626:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272723, sid627:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272725, sid628:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272727, sid629:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272729, sid630:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277815, sid26:w07, part=18, addr=0x7ff3c553fa60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273101, sid632:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273103, sid633:w03, part=18, addr=0x7ff3c55318a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274202, sid612:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274203, sid612:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274206, sid613:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274207, sid613:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274210, sid614:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274211, sid614:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274214, sid615:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274215, sid615:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274218, sid608:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274219, sid608:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274222, sid609:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135942), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274223, sid609:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274226, sid610:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274227, sid610:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135829), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274230, sid611:w07, part=18, addr=0x7ff3c552fca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274231, sid611:w07, part=18, addr=0x7ff3c552fc80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_036:
MSHR contents

Memory Sub Parition 37: pending memory requests:
  mf: uid=277553, sid28:w03, part=18, addr=0x7ff3c553dae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278936, sid517:w06, part=18, addr=0x7ff3c55134e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279238, sid26:w03, part=18, addr=0x7ff3c553da60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135980), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279239, sid26:w03, part=18, addr=0x7ff3c553da40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279199, sid23:w07, part=18, addr=0x7ff3c553bb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278937, sid517:w06, part=18, addr=0x7ff3c55134c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271394, sid612:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271398, sid613:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135904), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271402, sid614:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271406, sid615:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271410, sid608:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271414, sid609:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271418, sid610:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271422, sid611:w03, part=18, addr=0x7ff3c552dca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279200, sid23:w07, part=18, addr=0x7ff3c553bb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277554, sid28:w03, part=18, addr=0x7ff3c553dac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274895, sid631:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274901, sid626:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274897, sid624:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274899, sid625:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274903, sid627:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274905, sid628:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274907, sid629:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274909, sid630:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275101, sid632:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275103, sid633:w07, part=18, addr=0x7ff3c55338a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=624 dram_eff=0.4103
bk0: 64a 102068i bk1: 64a 102058i bk2: 64a 102065i bk3: 64a 102045i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.161616
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.121094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 101714 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00540593
Memory Partition 19: 
Memory Sub Parition 38: pending memory requests:
  mf: uid=277143, sid508:w06, part=19, addr=0x7ff3c550f1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279298, sid14:w03, part=19, addr=0x7ff3c5539a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276941, sid507:w06, part=19, addr=0x7ff3c550f180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277144, sid508:w06, part=19, addr=0x7ff3c550f1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276940, sid507:w06, part=19, addr=0x7ff3c550f1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=275111, sid637:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275105, sid634:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275107, sid635:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135874), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275109, sid636:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275113, sid638:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=275115, sid639:w07, part=19, addr=0x7ff3c55378a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_038:
MSHR contents

Memory Sub Parition 39: pending memory requests:
  mf: uid=276293, sid32:w03, part=19, addr=0x7ff3c553dbe0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135831), 0x0420 w03[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=276294, sid32:w03, part=19, addr=0x7ff3c553dbc0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135829), 0x0420 w03[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=276942, sid508:w02, part=19, addr=0x7ff3c550d1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276943, sid508:w02, part=19, addr=0x7ff3c550d1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277857, sid14:w07, part=19, addr=0x7ff3c553ba80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278207, sid31:w03, part=19, addr=0x7ff3c553dba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276992, sid506:w02, part=19, addr=0x7ff3c550d160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279082, sid13:w07, part=19, addr=0x7ff3c553ba60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278321, sid29:w03, part=19, addr=0x7ff3c553db20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135959), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277685, sid505:w02, part=19, addr=0x7ff3c550d120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135960), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279083, sid13:w07, part=19, addr=0x7ff3c553ba40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277856, sid14:w07, part=19, addr=0x7ff3c553baa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278322, sid29:w03, part=19, addr=0x7ff3c553db00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135957), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277141, sid507:w02, part=19, addr=0x7ff3c550d1a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278154, sid15:w07, part=19, addr=0x7ff3c553bac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277142, sid507:w02, part=19, addr=0x7ff3c550d180, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278153, sid15:w07, part=19, addr=0x7ff3c553bae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276993, sid506:w02, part=19, addr=0x7ff3c550d140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273105, sid634:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273107, sid635:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273109, sid636:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273111, sid637:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273113, sid638:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273115, sid639:w03, part=19, addr=0x7ff3c55358a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277686, sid505:w02, part=19, addr=0x7ff3c550d100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135958), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278208, sid31:w03, part=19, addr=0x7ff3c553db80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=633 dram_eff=0.4044
bk0: 64a 102069i bk1: 64a 102057i bk2: 64a 102057i bk3: 64a 102041i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197970
Bank_Level_Parallism_Col = 1.200000
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200000 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 101716 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00465185
Memory Partition 20: 
Memory Sub Parition 40: pending memory requests:
  mf: uid=276468, sid510:w06, part=20, addr=0x7ff3c550f660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276547, sid541:w06, part=20, addr=0x7ff3c5517380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277037, sid509:w06, part=20, addr=0x7ff3c550f620, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276469, sid510:w06, part=20, addr=0x7ff3c550f640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277038, sid509:w06, part=20, addr=0x7ff3c550f600, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276985, sid540:w06, part=20, addr=0x7ff3c5517340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277336, sid539:w06, part=20, addr=0x7ff3c5517320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276984, sid540:w06, part=20, addr=0x7ff3c5517360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277337, sid539:w06, part=20, addr=0x7ff3c5517300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276546, sid541:w06, part=20, addr=0x7ff3c55173a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279391, sid08:w03, part=20, addr=0x7ff3c5539d20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279392, sid08:w03, part=20, addr=0x7ff3c5539d00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_040:
MSHR contents

Memory Sub Parition 41: pending memory requests:
  mf: uid=277350, sid510:w02, part=20, addr=0x7ff3c550d640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276427, sid539:w02, part=20, addr=0x7ff3c5515320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276428, sid539:w02, part=20, addr=0x7ff3c5515300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277908, sid08:w07, part=20, addr=0x7ff3c553bd00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277887, sid09:w07, part=20, addr=0x7ff3c553bd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277886, sid09:w07, part=20, addr=0x7ff3c553bd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277149, sid511:w02, part=20, addr=0x7ff3c550d680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277544, sid541:w02, part=20, addr=0x7ff3c55153a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279010, sid11:w07, part=20, addr=0x7ff3c553bde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278674, sid512:w02, part=20, addr=0x7ff3c550d6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135960), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277148, sid511:w02, part=20, addr=0x7ff3c550d6a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279011, sid11:w07, part=20, addr=0x7ff3c553bdc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278083, sid540:w02, part=20, addr=0x7ff3c5515360, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277907, sid08:w07, part=20, addr=0x7ff3c553bd20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135935), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277349, sid510:w02, part=20, addr=0x7ff3c550d660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135936), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278084, sid540:w02, part=20, addr=0x7ff3c5515340, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135943), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277545, sid541:w02, part=20, addr=0x7ff3c5515380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278673, sid512:w02, part=20, addr=0x7ff3c550d6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=683 dram_eff=0.3748
bk0: 64a 102066i bk1: 64a 102069i bk2: 64a 102046i bk3: 64a 102039i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226804
Bank_Level_Parallism_Col = 1.229167
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.229167 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 101722 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337871
Memory Partition 21: 
Memory Sub Parition 42: pending memory requests:
  mf: uid=276254, sid538:w06, part=21, addr=0x7ff3c55172e0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276424, sid536:w06, part=21, addr=0x7ff3c5517260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276425, sid536:w06, part=21, addr=0x7ff3c5517240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276566, sid537:w06, part=21, addr=0x7ff3c55172a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278512, sid543:w02, part=21, addr=0x7ff3c55190c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278511, sid543:w02, part=21, addr=0x7ff3c55190e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135954), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273585, sid586:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273586, sid586:w07, part=21, addr=0x7ff3c5527880, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273589, sid588:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273590, sid588:w07, part=21, addr=0x7ff3c5527880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273587, sid587:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273588, sid587:w07, part=21, addr=0x7ff3c5527880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273597, sid584:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273591, sid589:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273593, sid590:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273595, sid591:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273599, sid585:w07, part=21, addr=0x7ff3c55278a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135918), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=276567, sid537:w06, part=21, addr=0x7ff3c5517280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_042:
MSHR contents

Memory Sub Parition 43: pending memory requests:
  mf: uid=277194, sid536:w02, part=21, addr=0x7ff3c5515260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278835, sid24:w03, part=21, addr=0x7ff3c553dde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276935, sid538:w02, part=21, addr=0x7ff3c55152c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=267886, sid551:w06, part=21, addr=0x7ff3c550b6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0110 w06[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=267887, sid551:w06, part=21, addr=0x7ff3c550b6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0110 w06[11111111111111111111111111111111]: <no instruction at address 0x110>
  mf: uid=277427, sid537:w02, part=21, addr=0x7ff3c55152a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269628, sid546:w06, part=21, addr=0x7ff3c551b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269634, sid548:w06, part=21, addr=0x7ff3c551b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269640, sid550:w06, part=21, addr=0x7ff3c551b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270337, sid586:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270339, sid587:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135880), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270341, sid588:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270343, sid589:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270345, sid590:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270347, sid591:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270349, sid584:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270351, sid585:w03, part=21, addr=0x7ff3c55258a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270718, sid544:w06, part=21, addr=0x7ff3c551b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277428, sid537:w02, part=21, addr=0x7ff3c5515280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277195, sid536:w02, part=21, addr=0x7ff3c5515240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271661, sid551:w06, part=21, addr=0x7ff3c551b0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135829), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=276934, sid538:w02, part=21, addr=0x7ff3c55152e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277176, sid543:w06, part=21, addr=0x7ff3c551b0c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278836, sid24:w03, part=21, addr=0x7ff3c553ddc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277175, sid543:w06, part=21, addr=0x7ff3c551b0e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=627 dram_eff=0.4083
bk0: 64a 102075i bk1: 64a 102058i bk2: 64a 102068i bk3: 64a 102029i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223097
Bank_Level_Parallism_Col = 1.225464
Bank_Level_Parallism_Ready = 1.214844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.225464 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 101729 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00491627
Memory Partition 22: 
Memory Sub Parition 44: pending memory requests:
  mf: uid=276550, sid28:w07, part=22, addr=0x7ff3c553fec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276549, sid28:w07, part=22, addr=0x7ff3c553fee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277789, sid26:w07, part=22, addr=0x7ff3c553fe40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277788, sid26:w07, part=22, addr=0x7ff3c553fe60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272314, sid630:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272318, sid631:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272322, sid624:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272326, sid625:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272330, sid626:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272334, sid627:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272338, sid628:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272342, sid629:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272735, sid632:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272739, sid633:w03, part=22, addr=0x7ff3c5531ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274443, sid613:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274444, sid613:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274453, sid610:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274454, sid610:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274445, sid614:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274446, sid614:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274447, sid615:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274448, sid615:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274449, sid608:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274450, sid608:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274451, sid609:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274452, sid609:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274455, sid611:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274456, sid611:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274457, sid612:w07, part=22, addr=0x7ff3c552f8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274458, sid612:w07, part=22, addr=0x7ff3c552f880, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_044:
MSHR contents

Memory Sub Parition 45: pending memory requests:
  mf: uid=279203, sid26:w03, part=22, addr=0x7ff3c553de40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135975), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278992, sid517:w06, part=22, addr=0x7ff3c55130c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277533, sid28:w03, part=22, addr=0x7ff3c553dee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279397, sid25:w03, part=22, addr=0x7ff3c553de00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135984), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279159, sid23:w07, part=22, addr=0x7ff3c553bf20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277534, sid28:w03, part=22, addr=0x7ff3c553dec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279202, sid26:w03, part=22, addr=0x7ff3c553de60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271849, sid613:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271851, sid614:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271853, sid615:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271855, sid608:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271857, sid609:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271859, sid610:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271861, sid611:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271863, sid612:w03, part=22, addr=0x7ff3c552d8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279160, sid23:w07, part=22, addr=0x7ff3c553bf00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279396, sid25:w03, part=22, addr=0x7ff3c553de20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274710, sid630:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274714, sid631:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274718, sid624:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274722, sid625:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274726, sid626:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274730, sid627:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274734, sid628:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274738, sid629:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274915, sid632:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274919, sid633:w07, part=22, addr=0x7ff3c5533ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278991, sid517:w06, part=22, addr=0x7ff3c55130e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=610 dram_eff=0.4197
bk0: 64a 102075i bk1: 64a 102066i bk2: 64a 102072i bk3: 64a 102041i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136247
Bank_Level_Parallism_Col = 1.137662
Bank_Level_Parallism_Ready = 1.113281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137662 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 101721 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00682597
Memory Partition 23: 
Memory Sub Parition 46: pending memory requests:
  mf: uid=276924, sid507:w06, part=23, addr=0x7ff3c550f5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277126, sid508:w06, part=23, addr=0x7ff3c550f5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276925, sid507:w06, part=23, addr=0x7ff3c550f580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278304, sid506:w06, part=23, addr=0x7ff3c550f560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135986), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277127, sid508:w06, part=23, addr=0x7ff3c550f5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279263, sid14:w03, part=23, addr=0x7ff3c5539ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135984), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279264, sid14:w03, part=23, addr=0x7ff3c5539e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274911, sid639:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274923, sid634:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274927, sid635:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274931, sid636:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274935, sid637:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274939, sid638:w07, part=23, addr=0x7ff3c5537ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278305, sid506:w06, part=23, addr=0x7ff3c550f540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135983), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_046:
MSHR contents

Memory Sub Parition 47: pending memory requests:
  mf: uid=276282, sid32:w03, part=23, addr=0x7ff3c553dfc0, store, size=32, GLOBAL_W status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0420 w03[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=276281, sid32:w03, part=23, addr=0x7ff3c553dfe0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135827), 0x0420 w03[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=276927, sid508:w02, part=23, addr=0x7ff3c550d5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276958, sid506:w02, part=23, addr=0x7ff3c550d560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278118, sid15:w07, part=23, addr=0x7ff3c553bec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277653, sid505:w02, part=23, addr=0x7ff3c550d500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276928, sid508:w02, part=23, addr=0x7ff3c550d5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277829, sid14:w07, part=23, addr=0x7ff3c553bea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278182, sid31:w03, part=23, addr=0x7ff3c553dfa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278183, sid31:w03, part=23, addr=0x7ff3c553df80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135937), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278289, sid29:w03, part=23, addr=0x7ff3c553df20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279047, sid13:w07, part=23, addr=0x7ff3c553be60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135974), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278117, sid15:w07, part=23, addr=0x7ff3c553bee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135954), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278290, sid29:w03, part=23, addr=0x7ff3c553df00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279048, sid13:w07, part=23, addr=0x7ff3c553be40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135973), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276959, sid506:w02, part=23, addr=0x7ff3c550d540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277123, sid507:w02, part=23, addr=0x7ff3c550d5a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272731, sid639:w03, part=23, addr=0x7ff3c5535ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272747, sid635:w03, part=23, addr=0x7ff3c5535ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272755, sid637:w03, part=23, addr=0x7ff3c5535ca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272759, sid638:w03, part=23, addr=0x7ff3c5535ca0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w03[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277124, sid507:w02, part=23, addr=0x7ff3c550d580, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135908), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277652, sid505:w02, part=23, addr=0x7ff3c550d520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277830, sid14:w07, part=23, addr=0x7ff3c553be80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=650 dram_eff=0.3938
bk0: 64a 102063i bk1: 64a 102058i bk2: 64a 102054i bk3: 64a 102022i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.238213
Bank_Level_Parallism_Col = 1.240602
Bank_Level_Parallism_Ready = 1.191406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240602 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 101707 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00542552
Memory Partition 24: 
Memory Sub Parition 48: pending memory requests:
  mf: uid=276433, sid510:w07, part=24, addr=0x7ff3c550fa40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276859, sid540:w07, part=24, addr=0x7ff3c5517f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135876), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276432, sid510:w07, part=24, addr=0x7ff3c550fa60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135841), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276559, sid541:w07, part=24, addr=0x7ff3c5517fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276858, sid540:w07, part=24, addr=0x7ff3c5517f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277884, sid08:w02, part=24, addr=0x7ff3c5539120, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278301, sid511:w07, part=24, addr=0x7ff3c550fa80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135985), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277105, sid509:w07, part=24, addr=0x7ff3c550fa00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135907), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278594, sid512:w07, part=24, addr=0x7ff3c550fae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135954), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276439, sid539:w07, part=24, addr=0x7ff3c5517f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135843), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277885, sid08:w02, part=24, addr=0x7ff3c5539100, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277104, sid509:w07, part=24, addr=0x7ff3c550fa20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135909), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276560, sid541:w07, part=24, addr=0x7ff3c5517f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278595, sid512:w07, part=24, addr=0x7ff3c550fac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135953), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276438, sid539:w07, part=24, addr=0x7ff3c5517f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_048:
MSHR contents

Memory Sub Parition 49: pending memory requests:
  mf: uid=277862, sid09:w06, part=24, addr=0x7ff3c553b140, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276569, sid539:w03, part=24, addr=0x7ff3c5515f20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277861, sid09:w06, part=24, addr=0x7ff3c553b160, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278172, sid540:w03, part=24, addr=0x7ff3c5515f60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278796, sid11:w06, part=24, addr=0x7ff3c553b1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277476, sid541:w03, part=24, addr=0x7ff3c5515f80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278797, sid11:w06, part=24, addr=0x7ff3c553b1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277475, sid541:w03, part=24, addr=0x7ff3c5515fa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276570, sid539:w03, part=24, addr=0x7ff3c5515f00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278173, sid540:w03, part=24, addr=0x7ff3c5515f40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277296, sid510:w03, part=24, addr=0x7ff3c550da40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277295, sid510:w03, part=24, addr=0x7ff3c550da60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277002, sid511:w03, part=24, addr=0x7ff3c550da80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277001, sid511:w03, part=24, addr=0x7ff3c550daa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=707 dram_eff=0.3621
bk0: 64a 102070i bk1: 64a 102069i bk2: 64a 102066i bk3: 64a 102046i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152850
Bank_Level_Parallism_Col = 1.154450
Bank_Level_Parallism_Ready = 1.132812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154450 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 101724 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00336892
Memory Partition 25: 
Memory Sub Parition 50: pending memory requests:
  mf: uid=276604, sid537:w07, part=25, addr=0x7ff3c5517ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276605, sid537:w07, part=25, addr=0x7ff3c5517e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276462, sid536:w07, part=25, addr=0x7ff3c5517e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276463, sid536:w07, part=25, addr=0x7ff3c5517e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276304, sid538:w07, part=25, addr=0x7ff3c5517ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276305, sid538:w07, part=25, addr=0x7ff3c5517ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135833), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277191, sid543:w03, part=25, addr=0x7ff3c5519ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278908, sid513:w07, part=25, addr=0x7ff3c550fb20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278909, sid513:w07, part=25, addr=0x7ff3c550fb00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271769, sid589:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271773, sid590:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271777, sid591:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271781, sid584:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271785, sid585:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271789, sid586:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271793, sid587:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271797, sid588:w06, part=25, addr=0x7ff3c55274a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277192, sid543:w03, part=25, addr=0x7ff3c5519cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_050:
MSHR contents

Memory Sub Parition 51: pending memory requests:
  mf: uid=276948, sid538:w03, part=25, addr=0x7ff3c5515ee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279309, sid24:w02, part=25, addr=0x7ff3c553d1e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135983), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276949, sid538:w03, part=25, addr=0x7ff3c5515ec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279310, sid24:w02, part=25, addr=0x7ff3c553d1c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=268600, sid591:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135867), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268603, sid584:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268606, sid585:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135868), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268609, sid586:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268612, sid587:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268615, sid588:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268618, sid589:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=268621, sid590:w02, part=25, addr=0x7ff3c55254a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278531, sid543:w07, part=25, addr=0x7ff3c551bcc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135954), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278530, sid543:w07, part=25, addr=0x7ff3c551bce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277321, sid536:w03, part=25, addr=0x7ff3c5515e60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271200, sid548:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271204, sid549:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271208, sid550:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271216, sid544:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271220, sid545:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271224, sid546:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271228, sid547:w07, part=25, addr=0x7ff3c551bca0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277322, sid536:w03, part=25, addr=0x7ff3c5515e40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277567, sid537:w03, part=25, addr=0x7ff3c5515e80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277566, sid537:w03, part=25, addr=0x7ff3c5515ea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=674 dram_eff=0.3798
bk0: 64a 102075i bk1: 64a 102060i bk2: 64a 102066i bk3: 64a 102046i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160207
Bank_Level_Parallism_Col = 1.161880
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161880 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 131 
Wasted_Row = 0 
Idle = 101723 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00496523
Memory Partition 26: 
Memory Sub Parition 52: pending memory requests:
  mf: uid=277977, sid26:w06, part=26, addr=0x7ff3c553f240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276610, sid28:w06, part=26, addr=0x7ff3c553f2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276611, sid28:w06, part=26, addr=0x7ff3c553f2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277976, sid26:w06, part=26, addr=0x7ff3c553f260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135934), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271897, sid629:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135834), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271900, sid630:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135847), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271903, sid631:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135836), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271906, sid624:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271909, sid625:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271912, sid626:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271915, sid627:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135832), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271918, sid628:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135846), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272352, sid632:w02, part=26, addr=0x7ff3c55310a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135831), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273021, sid608:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273025, sid609:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273029, sid610:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273033, sid611:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273037, sid612:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273041, sid613:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273045, sid614:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273049, sid615:w06, part=26, addr=0x7ff3c552f4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_052:
MSHR contents

Memory Sub Parition 53: pending memory requests:
  mf: uid=277769, sid26:w02, part=26, addr=0x7ff3c553d240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277768, sid26:w02, part=26, addr=0x7ff3c553d260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135926), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279128, sid23:w06, part=26, addr=0x7ff3c553b300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277509, sid28:w02, part=26, addr=0x7ff3c553d2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135912), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277508, sid28:w02, part=26, addr=0x7ff3c553d2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135913), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278784, sid517:w07, part=26, addr=0x7ff3c5513cc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135959), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270411, sid611:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135893), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270414, sid612:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270408, sid610:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270417, sid613:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270420, sid614:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270423, sid615:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135891), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270426, sid608:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135881), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270429, sid609:w02, part=26, addr=0x7ff3c552d4a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135892), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279127, sid23:w06, part=26, addr=0x7ff3c553b320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135972), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278783, sid517:w07, part=26, addr=0x7ff3c5513ce0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273978, sid627:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273981, sid628:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273984, sid629:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273987, sid630:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273990, sid631:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273993, sid624:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135880), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273996, sid625:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273999, sid626:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135882), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274294, sid632:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135857), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274297, sid633:w06, part=26, addr=0x7ff3c55330a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=649 dram_eff=0.3945
bk0: 64a 102058i bk1: 64a 102054i bk2: 64a 102057i bk3: 64a 102043i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.149644
Bank_Level_Parallism_Col = 1.151079
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151079 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 101689 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00557242
Memory Partition 27: 
Memory Sub Parition 54: pending memory requests:
  mf: uid=276997, sid508:w07, part=27, addr=0x7ff3c550f9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277046, sid506:w07, part=27, addr=0x7ff3c550f960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279234, sid14:w02, part=27, addr=0x7ff3c5539280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278480, sid29:w06, part=27, addr=0x7ff3c553f300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277047, sid506:w07, part=27, addr=0x7ff3c550f940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276995, sid507:w07, part=27, addr=0x7ff3c550f980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135902), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279233, sid14:w02, part=27, addr=0x7ff3c55392a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135980), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276994, sid507:w07, part=27, addr=0x7ff3c550f9a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278479, sid29:w06, part=27, addr=0x7ff3c553f320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276996, sid508:w07, part=27, addr=0x7ff3c550f9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135906), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274282, sid636:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274285, sid637:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135855), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274288, sid638:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274291, sid639:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135856), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274300, sid634:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135848), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274303, sid635:w06, part=27, addr=0x7ff3c55370a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_054:
MSHR contents

Memory Sub Parition 55: pending memory requests:
  mf: uid=278101, sid508:w03, part=27, addr=0x7ff3c550d9e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276376, sid32:w02, part=27, addr=0x7ff3c553d3c0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135836), 0x0420 w02[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=278818, sid519:w07, part=27, addr=0x7ff3c5513d40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135960), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276375, sid32:w02, part=27, addr=0x7ff3c553d3e0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135837), 0x0420 w02[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=278264, sid29:w02, part=27, addr=0x7ff3c553d320, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277514, sid505:w03, part=27, addr=0x7ff3c550d900, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135940), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278099, sid507:w03, part=27, addr=0x7ff3c550d980, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277713, sid14:w06, part=27, addr=0x7ff3c553b280, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278102, sid508:w03, part=27, addr=0x7ff3c550d9c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277712, sid14:w06, part=27, addr=0x7ff3c553b2a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278098, sid507:w03, part=27, addr=0x7ff3c550d9a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135967), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279014, sid13:w06, part=27, addr=0x7ff3c553b260, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135971), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278413, sid31:w02, part=27, addr=0x7ff3c553d3a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278090, sid15:w06, part=27, addr=0x7ff3c553b2e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135950), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278414, sid31:w02, part=27, addr=0x7ff3c553d380, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277513, sid505:w03, part=27, addr=0x7ff3c550d920, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135941), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278091, sid15:w06, part=27, addr=0x7ff3c553b2c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279015, sid13:w06, part=27, addr=0x7ff3c553b240, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135970), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272349, sid639:w02, part=27, addr=0x7ff3c55350a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135830), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272361, sid635:w02, part=27, addr=0x7ff3c55350a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272367, sid637:w02, part=27, addr=0x7ff3c55350a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135828), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278265, sid29:w02, part=27, addr=0x7ff3c553d300, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278817, sid519:w07, part=27, addr=0x7ff3c5513d60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135962), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=683 dram_eff=0.3748
bk0: 64a 102064i bk1: 64a 102050i bk2: 64a 102055i bk3: 64a 102038i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247449
Bank_Level_Parallism_Col = 1.250000
Bank_Level_Parallism_Ready = 1.179688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.250000 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 101718 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00537655
Memory Partition 28: 
Memory Sub Parition 56: pending memory requests:
  mf: uid=276450, sid539:w07, part=28, addr=0x7ff3c5517b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276572, sid541:w07, part=28, addr=0x7ff3c5517ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276573, sid541:w07, part=28, addr=0x7ff3c5517b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276418, sid510:w07, part=28, addr=0x7ff3c550fe60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276449, sid539:w07, part=28, addr=0x7ff3c5517b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276871, sid540:w07, part=28, addr=0x7ff3c5517b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276419, sid510:w07, part=28, addr=0x7ff3c550fe40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277090, sid509:w07, part=28, addr=0x7ff3c550fe00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278273, sid511:w07, part=28, addr=0x7ff3c550fe80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135979), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277859, sid08:w02, part=28, addr=0x7ff3c5539500, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135927), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278568, sid512:w07, part=28, addr=0x7ff3c550fec0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135951), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278272, sid511:w07, part=28, addr=0x7ff3c550fea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135982), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277858, sid08:w02, part=28, addr=0x7ff3c5539520, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278567, sid512:w07, part=28, addr=0x7ff3c550fee0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135952), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277089, sid509:w07, part=28, addr=0x7ff3c550fe20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276872, sid540:w07, part=28, addr=0x7ff3c5517b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135878), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_056:
MSHR contents

Memory Sub Parition 57: pending memory requests:
  mf: uid=276579, sid539:w03, part=28, addr=0x7ff3c5515b20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277836, sid09:w06, part=28, addr=0x7ff3c553b560, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276580, sid539:w03, part=28, addr=0x7ff3c5515b00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135860), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276972, sid511:w03, part=28, addr=0x7ff3c550dea0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277271, sid510:w03, part=28, addr=0x7ff3c550de60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277502, sid541:w03, part=28, addr=0x7ff3c5515b80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277501, sid541:w03, part=28, addr=0x7ff3c5515ba0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277272, sid510:w03, part=28, addr=0x7ff3c550de40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135920), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278762, sid11:w06, part=28, addr=0x7ff3c553b5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278763, sid11:w06, part=28, addr=0x7ff3c553b5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135965), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278203, sid540:w03, part=28, addr=0x7ff3c5515b40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135948), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277837, sid09:w06, part=28, addr=0x7ff3c553b540, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276973, sid511:w03, part=28, addr=0x7ff3c550de80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135883), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278202, sid540:w03, part=28, addr=0x7ff3c5515b60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135949), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=699 dram_eff=0.3662
bk0: 64a 102072i bk1: 64a 102065i bk2: 64a 102071i bk3: 64a 102035i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201591
Bank_Level_Parallism_Col = 1.203753
Bank_Level_Parallism_Ready = 1.156250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203753 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 101733 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00377044
Memory Partition 29: 
Memory Sub Parition 58: pending memory requests:
  mf: uid=276478, sid536:w07, part=29, addr=0x7ff3c5517a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276317, sid538:w07, part=29, addr=0x7ff3c5517ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135835), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276479, sid536:w07, part=29, addr=0x7ff3c5517a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276316, sid538:w07, part=29, addr=0x7ff3c5517ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135837), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276617, sid537:w07, part=29, addr=0x7ff3c5517a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278865, sid513:w07, part=29, addr=0x7ff3c550ff00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277213, sid543:w03, part=29, addr=0x7ff3c55198e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135905), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277214, sid543:w03, part=29, addr=0x7ff3c55198c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135903), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=272193, sid590:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272196, sid591:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272199, sid584:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135890), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272202, sid585:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272205, sid586:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272208, sid587:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272211, sid588:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135888), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=272214, sid589:w06, part=29, addr=0x7ff3c55270a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135896), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=276616, sid537:w07, part=29, addr=0x7ff3c5517aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135865), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278864, sid513:w07, part=29, addr=0x7ff3c550ff20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_058:
MSHR contents

Memory Sub Parition 59: pending memory requests:
  mf: uid=278549, sid543:w07, part=29, addr=0x7ff3c551b8c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135955), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279279, sid24:w02, part=29, addr=0x7ff3c553d5e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135981), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276981, sid538:w03, part=29, addr=0x7ff3c5515ac0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135884), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277587, sid537:w03, part=29, addr=0x7ff3c5515aa0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277343, sid536:w03, part=29, addr=0x7ff3c5515a40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135922), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=269204, sid584:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269207, sid585:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135871), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269210, sid586:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135865), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269213, sid587:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135872), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269216, sid588:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269219, sid589:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135869), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269222, sid590:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135863), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=269225, sid591:w02, part=29, addr=0x7ff3c55250a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135870), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279280, sid24:w02, part=29, addr=0x7ff3c553d5c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135978), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278548, sid543:w07, part=29, addr=0x7ff3c551b8e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276980, sid538:w03, part=29, addr=0x7ff3c5515ae0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277588, sid537:w03, part=29, addr=0x7ff3c5515a80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271657, sid549:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271659, sid550:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271663, sid544:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135854), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271665, sid545:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135839), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271667, sid546:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135849), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271669, sid547:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271671, sid548:w07, part=29, addr=0x7ff3c551b8a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w07[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277342, sid536:w03, part=29, addr=0x7ff3c5515a60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135925), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=678 dram_eff=0.3776
bk0: 64a 102066i bk1: 64a 102058i bk2: 64a 102056i bk3: 64a 102032i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244216
Bank_Level_Parallism_Col = 1.246753
Bank_Level_Parallism_Ready = 1.195312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.246753 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 101721 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00502399
Memory Partition 30: 
Memory Sub Parition 60: pending memory requests:
  mf: uid=276593, sid28:w06, part=30, addr=0x7ff3c553f6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135859), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276594, sid28:w06, part=30, addr=0x7ff3c553f6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135858), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277955, sid26:w06, part=30, addr=0x7ff3c553f660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135932), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271450, sid628:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135840), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271453, sid629:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135827), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271456, sid630:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271462, sid624:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271468, sid626:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135838), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=271471, sid627:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=277956, sid26:w06, part=30, addr=0x7ff3c553f640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135930), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271930, sid632:w02, part=30, addr=0x7ff3c55314a0, load , size=32, GLOBAL_R status = IN_PARTITION_ICNT_TO_L2_QUEUE (135986), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273337, sid609:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135929), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273340, sid610:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135921), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273343, sid611:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135931), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273346, sid612:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135916), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273349, sid613:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135933), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273352, sid614:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135917), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273355, sid615:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135928), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273358, sid608:w06, part=30, addr=0x7ff3c552f0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135919), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_060:
MSHR contents

Memory Sub Parition 61: pending memory requests:
  mf: uid=277485, sid28:w02, part=30, addr=0x7ff3c553d6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135910), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277754, sid26:w02, part=30, addr=0x7ff3c553d640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135923), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278812, sid517:w07, part=30, addr=0x7ff3c55138e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278813, sid517:w07, part=30, addr=0x7ff3c55138c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277484, sid28:w02, part=30, addr=0x7ff3c553d6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135911), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=270912, sid611:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135898), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270915, sid612:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270918, sid613:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270921, sid614:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135885), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270924, sid615:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135901), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270927, sid608:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135886), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270930, sid609:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=270933, sid610:w02, part=30, addr=0x7ff3c552d0a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135887), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=279086, sid23:w06, part=30, addr=0x7ff3c553b700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279085, sid23:w06, part=30, addr=0x7ff3c553b720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135970), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277753, sid26:w02, part=30, addr=0x7ff3c553d660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135924), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=273705, sid626:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135875), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273709, sid627:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135866), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273713, sid628:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135877), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273717, sid629:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135861), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273721, sid630:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135879), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273725, sid631:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135862), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273729, sid624:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135873), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=273733, sid625:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135864), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274022, sid632:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135850), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274026, sid633:w06, part=30, addr=0x7ff3c55334a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=646 dram_eff=0.3963
bk0: 64a 102064i bk1: 64a 102059i bk2: 64a 102059i bk3: 64a 102041i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173697
Bank_Level_Parallism_Col = 1.175439
Bank_Level_Parallism_Ready = 1.109375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175439 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 101707 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00456371
Memory Partition 31: 
Memory Sub Parition 62: pending memory requests:
  mf: uid=276965, sid507:w07, part=31, addr=0x7ff3c550fda0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135899), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276969, sid508:w07, part=31, addr=0x7ff3c550fdc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135895), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276968, sid508:w07, part=31, addr=0x7ff3c550fde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135900), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279192, sid14:w02, part=31, addr=0x7ff3c55396a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135977), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277026, sid506:w07, part=31, addr=0x7ff3c550fd40, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135889), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=279193, sid14:w02, part=31, addr=0x7ff3c5539680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135976), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278452, sid29:w06, part=31, addr=0x7ff3c553f700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135959), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276966, sid507:w07, part=31, addr=0x7ff3c550fd80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135897), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277025, sid506:w07, part=31, addr=0x7ff3c550fd60, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135894), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278451, sid29:w06, part=31, addr=0x7ff3c553f720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=274002, sid635:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135851), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274006, sid636:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135845), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274010, sid637:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135852), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274014, sid638:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135842), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274018, sid639:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135853), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=274030, sid634:w06, part=31, addr=0x7ff3c55374a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135844), 0x0120 w06[11111111111111111111111111111111]: <no instruction at address 0x120>
Cache L2_bank_062:
MSHR contents

Memory Sub Parition 63: pending memory requests:
  mf: uid=278859, sid519:w07, part=31, addr=0x7ff3c5513960, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135966), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276364, sid32:w02, part=31, addr=0x7ff3c553d7c0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135834), 0x0420 w02[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=277487, sid505:w03, part=31, addr=0x7ff3c550dd20, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135939), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277488, sid505:w03, part=31, addr=0x7ff3c550dd00, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135938), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=276363, sid32:w02, part=31, addr=0x7ff3c553d7e0, store, size=32, GLOBAL_W status = IN_PARTITION_ROP_DELAY (135835), 0x0420 w02[11111111111111111111111111111111]: <no instruction at address 0x420>
  mf: uid=277694, sid14:w06, part=31, addr=0x7ff3c553b6a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135915), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278963, sid13:w06, part=31, addr=0x7ff3c553b640, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135968), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278388, sid31:w02, part=31, addr=0x7ff3c553d780, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135956), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278238, sid29:w02, part=31, addr=0x7ff3c553d720, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135947), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=277695, sid14:w06, part=31, addr=0x7ff3c553b680, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135914), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278080, sid507:w03, part=31, addr=0x7ff3c550dda0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135962), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278962, sid13:w06, part=31, addr=0x7ff3c553b660, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135969), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278063, sid15:w06, part=31, addr=0x7ff3c553b6c0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135944), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278239, sid29:w02, part=31, addr=0x7ff3c553d700, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135945), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278860, sid519:w07, part=31, addr=0x7ff3c5513940, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135964), 0x01c0 w07[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278387, sid31:w02, part=31, addr=0x7ff3c553d7a0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135957), 0x01c0 w02[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278073, sid508:w03, part=31, addr=0x7ff3c550ddc0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135961), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=271927, sid639:w02, part=31, addr=0x7ff3c55354a0, load , size=32, GLOBAL_R status = IN_PARTITION_L2_TO_ICNT_QUEUE (135986), 0x0120 w02[11111111111111111111111111111111]: <no instruction at address 0x120>
  mf: uid=278072, sid508:w03, part=31, addr=0x7ff3c550dde0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135963), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278081, sid507:w03, part=31, addr=0x7ff3c550dd80, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135960), 0x01c0 w03[11111111111111111111111111111111]: <no instruction at address 0x1c0>
  mf: uid=278062, sid15:w06, part=31, addr=0x7ff3c553b6e0, load , size=32, GLOBAL_R status = IN_PARTITION_ROP_DELAY (135946), 0x01c0 w06[11111111111111111111111111111111]: <no instruction at address 0x1c0>
Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102110 n_nop=101850 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002507
n_activity=683 dram_eff=0.3748
bk0: 64a 102060i bk1: 64a 102060i bk2: 64a 102051i bk3: 64a 102049i bk4: 0a 102110i bk5: 0a 102110i bk6: 0a 102110i bk7: 0a 102110i bk8: 0a 102110i bk9: 0a 102110i bk10: 0a 102110i bk11: 0a 102110i bk12: 0a 102110i bk13: 0a 102110i bk14: 0a 102110i bk15: 0a 102110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217391
Bank_Level_Parallism_Col = 1.219638
Bank_Level_Parallism_Ready = 1.089844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219638 

BW Util details:
bwutil = 0.002507 
total_CMD = 102110 
util_bw = 256 
Wasted_Col = 135 
Wasted_Row = 0 
Idle = 101719 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102110 
n_nop = 101850 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002507 
Either_Row_CoL_Bus_Util = 0.002546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00437763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1079, Miss = 128, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1056, Miss = 128, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1084, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1142, Miss = 128, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1158, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1077, Miss = 128, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1095, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1072, Miss = 128, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1159, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1089, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1098, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1076, Miss = 128, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1158, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1088, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1074, Miss = 128, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1158, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1088, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1085, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1158, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1089, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1083, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1158, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1093, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1083, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1167, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1093, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1100, Miss = 128, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1090, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1083, Miss = 128, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1170, Miss = 128, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1166, Miss = 128, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1092, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1096, Miss = 128, Miss_rate = 0.117, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 70937
L2_total_cache_misses = 8192
L2_total_cache_miss_rate = 0.1155
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 54751
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16186
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69243
icnt_total_pkts_simt_to_mem=72444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 72444
Req_Network_cycles = 135987
Req_Network_injected_packets_per_cycle =       0.5327 
Req_Network_conflicts_per_cycle =       0.1713
Req_Network_conflicts_per_cycle_util =       2.7208
Req_Bank_Level_Parallism =       8.4435
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.3819
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0083

Reply_Network_injected_packets_num = 70930
Reply_Network_cycles = 135987
Reply_Network_injected_packets_per_cycle =        0.5216
Reply_Network_conflicts_per_cycle =        2.0283
Reply_Network_conflicts_per_cycle_util =      28.3384
Reply_Bank_Level_Parallism =       7.1154
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 33 sec (1713 sec)
gpgpu_simulation_rate = 5838 (inst/sec)
gpgpu_simulation_rate = 79 (cycle/sec)
gpgpu_silicon_slowdown = 14329113x
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
