Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:28:39
gem5 executing on mnemosyne.ecn.purdue.edu, pid 23650
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d28eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d2cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d41f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d4af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cd3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ce6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ceff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cf7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d01f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0d09f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c93f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c9bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ca4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0caef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cb7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cc0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0cc9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c53f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c5bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c65f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c6df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c77f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c80f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c89f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c2df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c40f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c4af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bd2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bdbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0be4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0becf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bf6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bfef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0c10f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b9af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ba3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0badf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bb6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bbff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bc8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0bd1f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b5cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b64f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b6ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b76f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b7ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b88f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b1bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b2ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b36f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b3ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b47f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0b50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ad9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f13b0ae2f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0aebc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0af46a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0afe128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0afeb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0b065f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0b10080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0b10ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a98550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a98f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0aa1a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0aaa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0aaaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0ab2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0abc400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0abce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0ac58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0acd358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0acdda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a57828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a602b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a60cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a69780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a73208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a73c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a7b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a85160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a85ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a8d630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a160b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a16b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a20588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a20fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a28a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a324e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a32f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a3b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a41438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a41e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a4c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09d5390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09d5dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09de860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09e82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09e8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09ef7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09f9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09f9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a02710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a0a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0a0abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0994668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b099c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b099cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09a55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09af048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09afa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09b7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09b7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09c19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09cb470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b09cbeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b0953940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b095c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f13b095ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0964780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09649b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0964be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0964e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09702b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09704e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0970fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097a240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097a470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097a6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097a8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097ab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097ad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b097af60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09861d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0986ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0912160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0912390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09125c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b09127f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0912a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f13b0912c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f13b08f7630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f13b08f7c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_facesim
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Real time: 195.97s
Total real time: 195.97s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123221000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123855979.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 651011123855979 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011123855979  simulated seconds
Real time: 0.90s
Total real time: 196.87s
Dumping and resetting stats...
Switched CPUS @ tick 651011123855979
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123856768.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 651011130524081 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011130524081  simulated seconds
Real time: 10.76s
Total real time: 214.01s
Dumping and resetting stats...
Done with simulation! Completely exiting...
