Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Apr 18 21:02:02 2023
| Host         : Desktop-L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BinAdd4Bit_timing_summary_routed.rpt -pb BinAdd4Bit_timing_summary_routed.pb -rpx BinAdd4Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : BinAdd4Bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            COut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.118ns  (logic 5.436ns (48.893%)  route 5.682ns (51.107%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.642     3.096    A_IBUF[0]
    SLICE_X65Y45         LUT6 (Prop_lut6_I2_O)        0.124     3.220 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.938     4.158    w3
    SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.152     4.310 r  COut_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.102     7.413    COut_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.705    11.118 r  COut_OBUF_inst/O
                         net (fo=0)                   0.000    11.118    COut
    J3                                                                r  COut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.078ns  (logic 5.207ns (47.007%)  route 5.871ns (52.993%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.642     3.096    A_IBUF[0]
    SLICE_X65Y45         LUT6 (Prop_lut6_I2_O)        0.124     3.220 r  S_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.938     4.158    w3
    SLICE_X65Y47         LUT3 (Prop_lut3_I2_O)        0.124     4.282 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.291     7.573    S_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         3.505    11.078 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.078    S[3]
    J1                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 5.322ns (53.301%)  route 4.663ns (46.699%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.419     2.873    A_IBUF[0]
    SLICE_X65Y45         LUT2 (Prop_lut2_I1_O)        0.150     3.023 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.245     6.268    S_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.718     9.986 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.986    S[0]
    L2                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.808ns  (logic 5.099ns (51.993%)  route 4.708ns (48.007%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.587     3.055    A_IBUF[1]
    SLICE_X65Y45         LUT6 (Prop_lut6_I2_O)        0.124     3.179 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.122     6.301    S_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507     9.808 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.808    S[2]
    K2                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 5.100ns (54.515%)  route 4.255ns (45.485%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.419     2.873    A_IBUF[0]
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.997 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.837     5.834    S_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.355 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.355    S[1]
    L1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.504ns (54.772%)  route 1.242ns (45.228%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.418     0.655    A_IBUF[1]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.045     0.700 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.524    S_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.746 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.746    S[1]
    L1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.473ns (53.228%)  route 1.294ns (46.772%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           0.336     0.556    B_IBUF[2]
    SLICE_X65Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.601 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.959     1.560    S_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         1.208     2.768 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.768    S[2]
    K2                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            COut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.546ns (54.234%)  route 1.305ns (45.766%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.359     0.590    B_IBUF[3]
    SLICE_X65Y47         LUT3 (Prop_lut3_I2_O)        0.048     0.638 r  COut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.946     1.585    COut_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.267     2.851 r  COut_OBUF_inst/O
                         net (fo=0)                   0.000     2.851    COut
    J3                                                                r  COut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.894ns  (logic 1.483ns (51.234%)  route 1.411ns (48.766%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.359     0.590    B_IBUF[3]
    SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.635 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.053     1.688    S_OBUF[3]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.894 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.894    S[3]
    J1                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.546ns (49.950%)  route 1.549ns (50.050%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.529     0.752    B_IBUF[0]
    SLICE_X65Y45         LUT2 (Prop_lut2_I0_O)        0.044     0.796 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.021     1.817    S_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.279     3.096 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.096    S[0]
    L2                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





