// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CvtColor (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_src_data_stream_2_dout,
        img_src_data_stream_2_empty_n,
        img_src_data_stream_2_read,
        img_src_data_stream_1_dout,
        img_src_data_stream_1_empty_n,
        img_src_data_stream_1_read,
        img_src_data_stream_s_dout,
        img_src_data_stream_s_empty_n,
        img_src_data_stream_s_read,
        img_hsv_data_stream_2_din,
        img_hsv_data_stream_2_full_n,
        img_hsv_data_stream_2_write,
        img_hsv_data_stream_1_din,
        img_hsv_data_stream_1_full_n,
        img_hsv_data_stream_1_write,
        img_hsv_data_stream_s_din,
        img_hsv_data_stream_s_full_n,
        img_hsv_data_stream_s_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state48 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_src_data_stream_2_dout;
input   img_src_data_stream_2_empty_n;
output   img_src_data_stream_2_read;
input  [7:0] img_src_data_stream_1_dout;
input   img_src_data_stream_1_empty_n;
output   img_src_data_stream_1_read;
input  [7:0] img_src_data_stream_s_dout;
input   img_src_data_stream_s_empty_n;
output   img_src_data_stream_s_read;
output  [7:0] img_hsv_data_stream_2_din;
input   img_hsv_data_stream_2_full_n;
output   img_hsv_data_stream_2_write;
output  [7:0] img_hsv_data_stream_1_din;
input   img_hsv_data_stream_1_full_n;
output   img_hsv_data_stream_1_write;
output  [7:0] img_hsv_data_stream_s_din;
input   img_hsv_data_stream_s_full_n;
output   img_hsv_data_stream_s_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_src_data_stream_2_read;
reg img_src_data_stream_1_read;
reg img_src_data_stream_s_read;
reg img_hsv_data_stream_2_write;
reg img_hsv_data_stream_1_write;
reg img_hsv_data_stream_s_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_src_data_stream_2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_1002;
reg    img_src_data_stream_1_blk_n;
reg    img_src_data_stream_s_blk_n;
reg    img_hsv_data_stream_2_blk_n;
reg    ap_enable_reg_pp0_iter44;
reg   [0:0] exitcond_i_reg_1002_pp0_iter43_reg;
reg    img_hsv_data_stream_1_blk_n;
reg    img_hsv_data_stream_s_blk_n;
reg   [10:0] j_i_reg_254;
wire   [0:0] exitcond1_i_fu_287_p2;
wire    ap_CS_fsm_state2;
wire   [9:0] i_fu_293_p2;
reg   [9:0] i_reg_997;
wire   [0:0] exitcond_i_fu_299_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
wire    ap_block_state31_pp0_stage0_iter28;
wire    ap_block_state32_pp0_stage0_iter29;
wire    ap_block_state33_pp0_stage0_iter30;
wire    ap_block_state34_pp0_stage0_iter31;
wire    ap_block_state35_pp0_stage0_iter32;
wire    ap_block_state36_pp0_stage0_iter33;
wire    ap_block_state37_pp0_stage0_iter34;
wire    ap_block_state38_pp0_stage0_iter35;
wire    ap_block_state39_pp0_stage0_iter36;
wire    ap_block_state40_pp0_stage0_iter37;
wire    ap_block_state41_pp0_stage0_iter38;
wire    ap_block_state42_pp0_stage0_iter39;
wire    ap_block_state43_pp0_stage0_iter40;
wire    ap_block_state44_pp0_stage0_iter41;
wire    ap_block_state45_pp0_stage0_iter42;
wire    ap_block_state46_pp0_stage0_iter43;
reg    ap_block_state47_pp0_stage0_iter44;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_i_reg_1002_pp0_iter1_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter2_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter3_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter4_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter5_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter6_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter7_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter8_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter9_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter10_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter11_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter12_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter13_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter14_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter15_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter16_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter17_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter18_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter19_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter20_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter21_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter22_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter23_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter24_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter25_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter26_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter27_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter28_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter29_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter30_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter31_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter32_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter33_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter34_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter35_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter36_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter37_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter38_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter39_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter40_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter41_reg;
reg   [0:0] exitcond_i_reg_1002_pp0_iter42_reg;
wire   [10:0] j_fu_305_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_21_reg_1011;
reg   [7:0] tmp_21_reg_1011_pp0_iter2_reg;
reg   [7:0] tmp_21_reg_1011_pp0_iter3_reg;
reg   [7:0] tmp_22_reg_1021;
reg   [7:0] tmp_22_reg_1021_pp0_iter2_reg;
reg   [7:0] tmp_22_reg_1021_pp0_iter3_reg;
reg   [7:0] tmp_23_reg_1033;
reg   [7:0] tmp_23_reg_1033_pp0_iter2_reg;
reg   [7:0] tmp_23_reg_1033_pp0_iter3_reg;
wire   [0:0] tmp_14_i_fu_311_p2;
reg   [0:0] tmp_14_i_reg_1045;
wire   [7:0] G_1_fu_327_p3;
reg   [7:0] G_1_reg_1050;
wire   [7:0] R_tmp_6_load_i_fu_338_p3;
reg   [7:0] R_tmp_6_load_i_reg_1056;
wire   [0:0] tmp_17_1_i_fu_344_p2;
reg   [0:0] tmp_17_1_i_reg_1061;
wire   [7:0] tmp_9_fu_353_p3;
reg   [7:0] tmp_9_reg_1066;
reg   [7:0] tmp_9_reg_1066_pp0_iter4_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter5_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter6_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter7_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter8_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter9_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter10_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter11_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter12_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter13_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter14_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter15_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter16_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter17_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter18_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter19_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter20_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter21_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter22_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter23_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter24_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter25_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter26_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter27_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter28_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter29_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter30_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter31_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter32_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter33_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter34_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter35_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter36_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter37_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter38_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter39_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter40_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter41_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter42_reg;
reg   [7:0] tmp_9_reg_1066_pp0_iter43_reg;
wire   [7:0] tmp_6_load_2_min_1_1_fu_369_p3;
reg   [7:0] tmp_6_load_2_min_1_1_reg_1076;
wire   [0:0] tmp_5_i_fu_376_p2;
reg   [0:0] tmp_5_i_reg_1082;
wire   [0:0] tmp_13_i_fu_381_p2;
reg   [0:0] tmp_13_i_reg_1088;
wire   [7:0] diff_fu_386_p2;
reg   [7:0] diff_reg_1093;
reg   [7:0] diff_reg_1093_pp0_iter5_reg;
reg   [7:0] diff_reg_1093_pp0_iter6_reg;
reg   [7:0] diff_reg_1093_pp0_iter7_reg;
reg   [7:0] diff_reg_1093_pp0_iter8_reg;
reg   [7:0] diff_reg_1093_pp0_iter9_reg;
reg   [7:0] diff_reg_1093_pp0_iter10_reg;
reg   [7:0] diff_reg_1093_pp0_iter11_reg;
reg   [7:0] diff_reg_1093_pp0_iter12_reg;
reg   [7:0] diff_reg_1093_pp0_iter13_reg;
reg   [7:0] diff_reg_1093_pp0_iter14_reg;
reg   [7:0] diff_reg_1093_pp0_iter15_reg;
reg   [7:0] diff_reg_1093_pp0_iter16_reg;
reg   [7:0] diff_reg_1093_pp0_iter17_reg;
reg   [7:0] diff_reg_1093_pp0_iter18_reg;
reg   [7:0] diff_reg_1093_pp0_iter19_reg;
reg   [7:0] diff_reg_1093_pp0_iter20_reg;
reg   [7:0] diff_reg_1093_pp0_iter21_reg;
reg   [7:0] diff_reg_1093_pp0_iter22_reg;
reg   [7:0] diff_reg_1093_pp0_iter23_reg;
reg   [7:0] diff_reg_1093_pp0_iter24_reg;
reg   [7:0] diff_reg_1093_pp0_iter25_reg;
reg   [7:0] diff_reg_1093_pp0_iter26_reg;
reg   [7:0] diff_reg_1093_pp0_iter27_reg;
reg   [7:0] diff_reg_1093_pp0_iter28_reg;
reg   [7:0] diff_reg_1093_pp0_iter29_reg;
reg   [7:0] diff_reg_1093_pp0_iter30_reg;
reg   [7:0] diff_reg_1093_pp0_iter31_reg;
reg   [7:0] diff_reg_1093_pp0_iter32_reg;
reg   [7:0] diff_reg_1093_pp0_iter33_reg;
reg   [7:0] diff_reg_1093_pp0_iter34_reg;
reg   [7:0] diff_reg_1093_pp0_iter35_reg;
reg   [7:0] diff_reg_1093_pp0_iter36_reg;
reg   [7:0] diff_reg_1093_pp0_iter37_reg;
wire   [0:0] tmp_3_i_fu_390_p2;
reg   [0:0] tmp_3_i_reg_1099;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter5_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter6_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter7_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter8_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter9_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter10_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter11_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter12_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter13_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter14_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter15_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter16_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter17_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter18_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter19_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter20_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter21_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter22_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter23_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter24_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter25_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter26_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter27_reg;
reg   [0:0] tmp_3_i_reg_1099_pp0_iter28_reg;
wire   [8:0] sub_V_fu_444_p3;
reg   [8:0] sub_V_reg_1103;
reg   [8:0] sub_V_reg_1103_pp0_iter5_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter6_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter7_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter8_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter9_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter10_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter11_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter12_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter13_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter14_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter15_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter16_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter17_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter18_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter19_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter20_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter21_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter22_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter23_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter24_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter25_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter26_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter27_reg;
reg   [8:0] sub_V_reg_1103_pp0_iter28_reg;
reg  signed [8:0] sub_V_reg_1103_pp0_iter29_reg;
wire   [0:0] tmp_23_i_fu_452_p2;
reg   [0:0] tmp_23_i_reg_1108;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter5_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter6_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter7_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter8_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter9_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter10_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter11_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter12_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter13_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter14_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter15_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter16_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter17_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter18_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter19_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter20_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter21_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter22_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter23_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter24_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter25_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter26_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter27_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter28_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter29_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter30_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter31_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter32_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter33_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter34_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter35_reg;
reg   [0:0] tmp_23_i_reg_1108_pp0_iter36_reg;
wire   [0:0] tmp_24_i_fu_457_p2;
reg   [0:0] tmp_24_i_reg_1114;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter5_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter6_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter7_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter8_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter9_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter10_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter11_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter12_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter13_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter14_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter15_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter16_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter17_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter18_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter19_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter20_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter21_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter22_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter23_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter24_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter25_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter26_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter27_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter28_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter29_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter30_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter31_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter32_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter33_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter34_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter35_reg;
reg   [0:0] tmp_24_i_reg_1114_pp0_iter36_reg;
wire   [0:0] tmp_i_91_fu_471_p2;
reg   [0:0] tmp_i_91_reg_1124;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter14_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter15_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter16_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter17_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter18_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter19_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter20_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter21_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter22_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter23_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter24_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter25_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter26_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter27_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter28_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter29_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter30_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter31_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter32_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter33_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter34_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter35_reg;
reg   [0:0] tmp_i_91_reg_1124_pp0_iter36_reg;
wire   [19:0] grp_fu_465_p2;
reg   [19:0] r_V_7_reg_1133;
wire   [26:0] tmp_29_i_fu_509_p2;
reg  signed [26:0] tmp_29_i_reg_1138;
wire   [19:0] grp_fu_479_p2;
reg   [19:0] r_V_5_reg_1153;
wire   [35:0] grp_fu_521_p2;
reg   [35:0] tmp_30_i_reg_1158;
wire   [35:0] H_V_1_fu_558_p2;
reg   [35:0] H_V_1_reg_1163;
reg   [0:0] tmp_reg_1168;
reg   [0:0] tmp_reg_1168_pp0_iter38_reg;
reg   [34:0] p_lshr_f_i_reg_1173;
reg   [34:0] p_lshr_f_i_reg_1173_pp0_iter38_reg;
reg   [34:0] p_lshr_i_reg_1188;
wire  signed [35:0] tmp_31_i_fu_615_p3;
reg  signed [35:0] tmp_31_i_reg_1193;
reg   [0:0] tmp_13_reg_1198;
reg   [0:0] tmp_13_reg_1198_pp0_iter40_reg;
reg   [0:0] tmp_13_reg_1198_pp0_iter41_reg;
wire   [27:0] grp_fu_987_p2;
reg   [27:0] r_V_6_reg_1203;
wire  signed [36:0] H_V_2_fu_630_p1;
reg  signed [36:0] H_V_2_reg_1209;
wire   [36:0] ret_V_fu_633_p2;
reg   [36:0] ret_V_reg_1214;
wire   [36:0] H_V_3_fu_654_p2;
reg   [36:0] H_V_3_reg_1219;
reg   [0:0] p_Result_s_reg_1224;
reg   [0:0] p_Result_s_reg_1224_pp0_iter42_reg;
reg   [7:0] p_Val2_4_reg_1231;
reg   [9:0] p_Result_7_i_i_i_reg_1236;
wire   [36:0] r_V_8_fu_701_p2;
reg   [36:0] r_V_8_reg_1242;
reg   [0:0] p_Result_2_reg_1247;
reg   [0:0] p_Result_2_reg_1247_pp0_iter42_reg;
reg   [7:0] p_Val2_8_reg_1254;
reg   [0:0] tmp_17_reg_1259;
reg   [9:0] tmp_s_reg_1264;
wire   [7:0] p_Val2_5_fu_753_p2;
reg   [7:0] p_Val2_5_reg_1270;
wire   [0:0] phitmp_demorgan_i_i_fu_796_p2;
reg   [0:0] phitmp_demorgan_i_i_reg_1276;
wire   [0:0] p_110_demorgan_i_i_i_fu_802_p2;
reg   [0:0] p_110_demorgan_i_i_i_reg_1282;
wire   [7:0] p_Val2_9_fu_817_p2;
reg   [7:0] p_Val2_9_reg_1288;
wire   [0:0] phitmp_demorgan_i_i_1_fu_860_p2;
reg   [0:0] phitmp_demorgan_i_i_1_reg_1294;
wire   [0:0] p_110_demorgan_i_i68_s_fu_866_p2;
reg   [0:0] p_110_demorgan_i_i68_s_reg_1300;
wire   [7:0] p_Val2_11_fu_921_p3;
reg   [7:0] p_Val2_11_reg_1306;
wire   [7:0] p_Val2_s_fu_979_p3;
reg   [7:0] p_Val2_s_reg_1311;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg   [9:0] i_i_reg_243;
reg    ap_block_state1;
wire    ap_CS_fsm_state48;
reg   [19:0] ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4;
reg   [19:0] ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265;
reg   [19:0] ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265;
wire   [19:0] ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276;
reg   [19:0] ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] R_tmp_6_load_2_i_fu_317_p3;
wire   [0:0] tmp_14_1_i_fu_322_p2;
wire   [0:0] tmp_17_i_fu_334_p2;
wire   [0:0] tmp_14_2_i_fu_349_p2;
wire   [7:0] G_2_fu_359_p3;
wire   [0:0] tmp_17_2_i_fu_364_p2;
wire   [8:0] tmp_10_i_fu_394_p1;
wire   [8:0] tmp_11_i_fu_397_p1;
wire   [8:0] tmp_16_i_fu_406_p1;
wire   [0:0] sel_tmp1_fu_421_p2;
wire   [0:0] sel_tmp2_fu_426_p2;
wire   [8:0] tmp_12_i_fu_400_p2;
wire   [8:0] tmp_21_i_fu_415_p2;
wire   [8:0] tmp_18_i_fu_409_p2;
wire   [8:0] sel_tmp4_fu_437_p3;
wire   [7:0] tmp_22_i_fu_431_p3;
wire   [7:0] grp_fu_465_p1;
wire   [7:0] grp_fu_479_p1;
wire   [25:0] p_shl1_i_fu_485_p3;
wire   [21:0] p_shl2_i_fu_497_p3;
wire   [26:0] p_shl1_cast_i_fu_493_p1;
wire   [26:0] p_shl2_cast_i_fu_505_p1;
wire   [0:0] tmp_4_fu_527_p2;
wire   [7:0] tmp_15_cast_fu_531_p3;
wire   [7:0] tmp_1_fu_538_p3;
wire   [26:0] H_V_fu_546_p3;
wire   [35:0] H_V_1_cast_i_fu_554_p1;
wire   [35:0] p_neg_i_fu_588_p2;
wire   [35:0] tmp_2_fu_603_p1;
wire   [35:0] p_neg_t_i_fu_606_p2;
wire   [35:0] tmp_3_fu_612_p1;
wire   [0:0] tmp_10_fu_639_p3;
wire   [36:0] tmp_5_cast_cast_fu_646_p3;
wire   [35:0] p_shl_i_fu_690_p3;
wire   [36:0] p_shl_cast_i_fu_697_p1;
wire   [36:0] tmp_34_cast76_i_fu_687_p1;
wire   [7:0] tmp_7_i_i_cast_i_fu_750_p1;
wire   [0:0] tmp_14_fu_758_p3;
wire   [0:0] p_Result_1_fu_743_p3;
wire   [0:0] rev_fu_766_p2;
wire   [0:0] carry_1_fu_772_p2;
wire   [0:0] Range1_all_ones_fu_778_p2;
wire   [0:0] Range1_all_zeros_fu_783_p2;
wire   [0:0] deleted_zeros_fu_788_p3;
wire   [7:0] tmp_3_i_i_cast_i_fu_814_p1;
wire   [0:0] tmp_18_fu_822_p3;
wire   [0:0] p_Result_3_fu_807_p3;
wire   [0:0] rev1_fu_830_p2;
wire   [0:0] carry_3_fu_836_p2;
wire   [0:0] Range1_all_ones_1_fu_842_p2;
wire   [0:0] Range1_all_zeros_1_fu_847_p2;
wire   [0:0] deleted_zeros_1_fu_852_p3;
wire   [0:0] phitmp_i_i_i_fu_871_p2;
wire   [0:0] p_Result_not_fu_886_p2;
wire   [0:0] p_not_i_i_i_fu_891_p2;
wire   [0:0] overflow_fu_881_p2;
wire   [0:0] brmerge_not_i_i_i_fu_896_p2;
wire   [0:0] neg_src_3_fu_876_p2;
wire   [0:0] brmerge_i_i_i_fu_901_p2;
wire   [7:0] p_mux_i_i_i_fu_907_p3;
wire   [7:0] p_i_i_i_fu_914_p3;
wire   [0:0] phitmp_i_i66_i_fu_929_p2;
wire   [0:0] p_Result_2_not_fu_944_p2;
wire   [0:0] p_not_i_i70_i_fu_949_p2;
wire   [0:0] overflow_1_fu_939_p2;
wire   [0:0] brmerge_not_i_i71_i_fu_954_p2;
wire   [0:0] neg_src_fu_934_p2;
wire   [0:0] brmerge_i_i72_i_fu_959_p2;
wire   [7:0] p_mux_i_i73_i_fu_965_p3;
wire   [7:0] p_i_i75_i_fu_972_p3;
wire   [19:0] grp_fu_987_p0;
wire   [7:0] grp_fu_987_p1;
reg    grp_fu_465_ce;
reg    grp_fu_479_ce;
reg    grp_fu_521_ce;
reg    grp_fu_987_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [19:0] grp_fu_465_p10;
wire   [19:0] grp_fu_479_p10;
wire   [27:0] grp_fu_987_p00;
wire   [27:0] grp_fu_987_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
end

color_detect_udivbkb #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
color_detect_udivbkb_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_465_p1),
    .ce(grp_fu_465_ce),
    .dout(grp_fu_465_p2)
);

color_detect_udivbkb #(
    .ID( 1 ),
    .NUM_STAGE( 24 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
color_detect_udivbkb_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(20'd524288),
    .din1(grp_fu_479_p1),
    .ce(grp_fu_479_ce),
    .dout(grp_fu_479_p2)
);

color_detect_mul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 36 ))
color_detect_mul_cud_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_V_reg_1103_pp0_iter29_reg),
    .din1(tmp_29_i_reg_1138),
    .ce(grp_fu_521_ce),
    .dout(grp_fu_521_p2)
);

color_detect_mul_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
color_detect_mul_dEe_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_987_p0),
    .din1(grp_fu_987_p1),
    .ce(grp_fu_987_ce),
    .dout(grp_fu_987_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond1_i_fu_287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_i_fu_287_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end else if (((exitcond1_i_fu_287_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter44 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((exitcond_i_reg_1002_pp0_iter12_reg == 1'd0) & (tmp_i_91_fu_471_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_i_91_reg_1124_pp0_iter36_reg == 1'd0) & (exitcond_i_reg_1002_pp0_iter36_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276 <= r_V_5_reg_1153;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((exitcond_i_reg_1002_pp0_iter3_reg == 1'd0) & (tmp_3_i_fu_390_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265 <= 20'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i_i_reg_243 <= i_reg_997;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_243 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_299_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_i_reg_254 <= j_fu_305_p2;
    end else if (((exitcond1_i_fu_287_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_i_reg_254 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        G_1_reg_1050 <= G_1_fu_327_p3;
        R_tmp_6_load_i_reg_1056 <= R_tmp_6_load_i_fu_338_p3;
        tmp_17_1_i_reg_1061 <= tmp_17_1_i_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter36_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        H_V_1_reg_1163 <= H_V_1_fu_558_p2;
        p_lshr_f_i_reg_1173 <= {{H_V_1_fu_558_p2[35:1]}};
        tmp_reg_1168 <= H_V_1_fu_558_p2[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter39_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        H_V_2_reg_1209 <= H_V_2_fu_630_p1;
        r_V_6_reg_1203 <= grp_fu_987_p2;
        ret_V_reg_1214 <= ret_V_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter40_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        H_V_3_reg_1219 <= H_V_3_fu_654_p2;
        p_Result_2_reg_1247 <= r_V_8_fu_701_p2[32'd36];
        p_Result_7_i_i_i_reg_1236 <= {{H_V_3_fu_654_p2[36:27]}};
        p_Result_s_reg_1224 <= H_V_3_fu_654_p2[32'd36];
        p_Val2_4_reg_1231 <= {{H_V_3_fu_654_p2[26:19]}};
        p_Val2_8_reg_1254 <= {{r_V_8_fu_701_p2[26:19]}};
        r_V_8_reg_1242 <= r_V_8_fu_701_p2;
        tmp_17_reg_1259 <= r_V_8_fu_701_p2[32'd18];
        tmp_s_reg_1264 <= {{r_V_8_fu_701_p2[36:27]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter10_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter10_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter11_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter11_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter12_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter12_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter13_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter14_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter14_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter15_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter15_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter16_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter16_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter17_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter17_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter18_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter18_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter19_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter19_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter20_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter20_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter21_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter21_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter22_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter22_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter23_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter23_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter24_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter24_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter25_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter25_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter26_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter26_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter27_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter27_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter28_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter28_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter1_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter1_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter29_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter30_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter31_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter32_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter33_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter34_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter35_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter36 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter37_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter36_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter2_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter2_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter3_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter4_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter3_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter4_p_0598_0_i_i_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter5_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter5_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter6_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter6_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter7_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter7_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_p_0598_0_i_i_reg_276 <= ap_phi_reg_pp0_iter8_p_0598_0_i_i_reg_276;
        ap_phi_reg_pp0_iter9_p_0608_0_i_i_reg_265 <= ap_phi_reg_pp0_iter8_p_0608_0_i_i_reg_265;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        diff_reg_1093 <= diff_fu_386_p2;
        sub_V_reg_1103 <= sub_V_fu_444_p3;
        tmp_23_i_reg_1108 <= tmp_23_i_fu_452_p2;
        tmp_24_i_reg_1114 <= tmp_24_i_fu_457_p2;
        tmp_3_i_reg_1099 <= tmp_3_i_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        diff_reg_1093_pp0_iter10_reg <= diff_reg_1093_pp0_iter9_reg;
        diff_reg_1093_pp0_iter11_reg <= diff_reg_1093_pp0_iter10_reg;
        diff_reg_1093_pp0_iter12_reg <= diff_reg_1093_pp0_iter11_reg;
        diff_reg_1093_pp0_iter13_reg <= diff_reg_1093_pp0_iter12_reg;
        diff_reg_1093_pp0_iter14_reg <= diff_reg_1093_pp0_iter13_reg;
        diff_reg_1093_pp0_iter15_reg <= diff_reg_1093_pp0_iter14_reg;
        diff_reg_1093_pp0_iter16_reg <= diff_reg_1093_pp0_iter15_reg;
        diff_reg_1093_pp0_iter17_reg <= diff_reg_1093_pp0_iter16_reg;
        diff_reg_1093_pp0_iter18_reg <= diff_reg_1093_pp0_iter17_reg;
        diff_reg_1093_pp0_iter19_reg <= diff_reg_1093_pp0_iter18_reg;
        diff_reg_1093_pp0_iter20_reg <= diff_reg_1093_pp0_iter19_reg;
        diff_reg_1093_pp0_iter21_reg <= diff_reg_1093_pp0_iter20_reg;
        diff_reg_1093_pp0_iter22_reg <= diff_reg_1093_pp0_iter21_reg;
        diff_reg_1093_pp0_iter23_reg <= diff_reg_1093_pp0_iter22_reg;
        diff_reg_1093_pp0_iter24_reg <= diff_reg_1093_pp0_iter23_reg;
        diff_reg_1093_pp0_iter25_reg <= diff_reg_1093_pp0_iter24_reg;
        diff_reg_1093_pp0_iter26_reg <= diff_reg_1093_pp0_iter25_reg;
        diff_reg_1093_pp0_iter27_reg <= diff_reg_1093_pp0_iter26_reg;
        diff_reg_1093_pp0_iter28_reg <= diff_reg_1093_pp0_iter27_reg;
        diff_reg_1093_pp0_iter29_reg <= diff_reg_1093_pp0_iter28_reg;
        diff_reg_1093_pp0_iter30_reg <= diff_reg_1093_pp0_iter29_reg;
        diff_reg_1093_pp0_iter31_reg <= diff_reg_1093_pp0_iter30_reg;
        diff_reg_1093_pp0_iter32_reg <= diff_reg_1093_pp0_iter31_reg;
        diff_reg_1093_pp0_iter33_reg <= diff_reg_1093_pp0_iter32_reg;
        diff_reg_1093_pp0_iter34_reg <= diff_reg_1093_pp0_iter33_reg;
        diff_reg_1093_pp0_iter35_reg <= diff_reg_1093_pp0_iter34_reg;
        diff_reg_1093_pp0_iter36_reg <= diff_reg_1093_pp0_iter35_reg;
        diff_reg_1093_pp0_iter37_reg <= diff_reg_1093_pp0_iter36_reg;
        diff_reg_1093_pp0_iter5_reg <= diff_reg_1093;
        diff_reg_1093_pp0_iter6_reg <= diff_reg_1093_pp0_iter5_reg;
        diff_reg_1093_pp0_iter7_reg <= diff_reg_1093_pp0_iter6_reg;
        diff_reg_1093_pp0_iter8_reg <= diff_reg_1093_pp0_iter7_reg;
        diff_reg_1093_pp0_iter9_reg <= diff_reg_1093_pp0_iter8_reg;
        exitcond_i_reg_1002_pp0_iter10_reg <= exitcond_i_reg_1002_pp0_iter9_reg;
        exitcond_i_reg_1002_pp0_iter11_reg <= exitcond_i_reg_1002_pp0_iter10_reg;
        exitcond_i_reg_1002_pp0_iter12_reg <= exitcond_i_reg_1002_pp0_iter11_reg;
        exitcond_i_reg_1002_pp0_iter13_reg <= exitcond_i_reg_1002_pp0_iter12_reg;
        exitcond_i_reg_1002_pp0_iter14_reg <= exitcond_i_reg_1002_pp0_iter13_reg;
        exitcond_i_reg_1002_pp0_iter15_reg <= exitcond_i_reg_1002_pp0_iter14_reg;
        exitcond_i_reg_1002_pp0_iter16_reg <= exitcond_i_reg_1002_pp0_iter15_reg;
        exitcond_i_reg_1002_pp0_iter17_reg <= exitcond_i_reg_1002_pp0_iter16_reg;
        exitcond_i_reg_1002_pp0_iter18_reg <= exitcond_i_reg_1002_pp0_iter17_reg;
        exitcond_i_reg_1002_pp0_iter19_reg <= exitcond_i_reg_1002_pp0_iter18_reg;
        exitcond_i_reg_1002_pp0_iter20_reg <= exitcond_i_reg_1002_pp0_iter19_reg;
        exitcond_i_reg_1002_pp0_iter21_reg <= exitcond_i_reg_1002_pp0_iter20_reg;
        exitcond_i_reg_1002_pp0_iter22_reg <= exitcond_i_reg_1002_pp0_iter21_reg;
        exitcond_i_reg_1002_pp0_iter23_reg <= exitcond_i_reg_1002_pp0_iter22_reg;
        exitcond_i_reg_1002_pp0_iter24_reg <= exitcond_i_reg_1002_pp0_iter23_reg;
        exitcond_i_reg_1002_pp0_iter25_reg <= exitcond_i_reg_1002_pp0_iter24_reg;
        exitcond_i_reg_1002_pp0_iter26_reg <= exitcond_i_reg_1002_pp0_iter25_reg;
        exitcond_i_reg_1002_pp0_iter27_reg <= exitcond_i_reg_1002_pp0_iter26_reg;
        exitcond_i_reg_1002_pp0_iter28_reg <= exitcond_i_reg_1002_pp0_iter27_reg;
        exitcond_i_reg_1002_pp0_iter29_reg <= exitcond_i_reg_1002_pp0_iter28_reg;
        exitcond_i_reg_1002_pp0_iter2_reg <= exitcond_i_reg_1002_pp0_iter1_reg;
        exitcond_i_reg_1002_pp0_iter30_reg <= exitcond_i_reg_1002_pp0_iter29_reg;
        exitcond_i_reg_1002_pp0_iter31_reg <= exitcond_i_reg_1002_pp0_iter30_reg;
        exitcond_i_reg_1002_pp0_iter32_reg <= exitcond_i_reg_1002_pp0_iter31_reg;
        exitcond_i_reg_1002_pp0_iter33_reg <= exitcond_i_reg_1002_pp0_iter32_reg;
        exitcond_i_reg_1002_pp0_iter34_reg <= exitcond_i_reg_1002_pp0_iter33_reg;
        exitcond_i_reg_1002_pp0_iter35_reg <= exitcond_i_reg_1002_pp0_iter34_reg;
        exitcond_i_reg_1002_pp0_iter36_reg <= exitcond_i_reg_1002_pp0_iter35_reg;
        exitcond_i_reg_1002_pp0_iter37_reg <= exitcond_i_reg_1002_pp0_iter36_reg;
        exitcond_i_reg_1002_pp0_iter38_reg <= exitcond_i_reg_1002_pp0_iter37_reg;
        exitcond_i_reg_1002_pp0_iter39_reg <= exitcond_i_reg_1002_pp0_iter38_reg;
        exitcond_i_reg_1002_pp0_iter3_reg <= exitcond_i_reg_1002_pp0_iter2_reg;
        exitcond_i_reg_1002_pp0_iter40_reg <= exitcond_i_reg_1002_pp0_iter39_reg;
        exitcond_i_reg_1002_pp0_iter41_reg <= exitcond_i_reg_1002_pp0_iter40_reg;
        exitcond_i_reg_1002_pp0_iter42_reg <= exitcond_i_reg_1002_pp0_iter41_reg;
        exitcond_i_reg_1002_pp0_iter43_reg <= exitcond_i_reg_1002_pp0_iter42_reg;
        exitcond_i_reg_1002_pp0_iter4_reg <= exitcond_i_reg_1002_pp0_iter3_reg;
        exitcond_i_reg_1002_pp0_iter5_reg <= exitcond_i_reg_1002_pp0_iter4_reg;
        exitcond_i_reg_1002_pp0_iter6_reg <= exitcond_i_reg_1002_pp0_iter5_reg;
        exitcond_i_reg_1002_pp0_iter7_reg <= exitcond_i_reg_1002_pp0_iter6_reg;
        exitcond_i_reg_1002_pp0_iter8_reg <= exitcond_i_reg_1002_pp0_iter7_reg;
        exitcond_i_reg_1002_pp0_iter9_reg <= exitcond_i_reg_1002_pp0_iter8_reg;
        p_Result_2_reg_1247_pp0_iter42_reg <= p_Result_2_reg_1247;
        p_Result_s_reg_1224_pp0_iter42_reg <= p_Result_s_reg_1224;
        p_lshr_f_i_reg_1173_pp0_iter38_reg <= p_lshr_f_i_reg_1173;
        sub_V_reg_1103_pp0_iter10_reg <= sub_V_reg_1103_pp0_iter9_reg;
        sub_V_reg_1103_pp0_iter11_reg <= sub_V_reg_1103_pp0_iter10_reg;
        sub_V_reg_1103_pp0_iter12_reg <= sub_V_reg_1103_pp0_iter11_reg;
        sub_V_reg_1103_pp0_iter13_reg <= sub_V_reg_1103_pp0_iter12_reg;
        sub_V_reg_1103_pp0_iter14_reg <= sub_V_reg_1103_pp0_iter13_reg;
        sub_V_reg_1103_pp0_iter15_reg <= sub_V_reg_1103_pp0_iter14_reg;
        sub_V_reg_1103_pp0_iter16_reg <= sub_V_reg_1103_pp0_iter15_reg;
        sub_V_reg_1103_pp0_iter17_reg <= sub_V_reg_1103_pp0_iter16_reg;
        sub_V_reg_1103_pp0_iter18_reg <= sub_V_reg_1103_pp0_iter17_reg;
        sub_V_reg_1103_pp0_iter19_reg <= sub_V_reg_1103_pp0_iter18_reg;
        sub_V_reg_1103_pp0_iter20_reg <= sub_V_reg_1103_pp0_iter19_reg;
        sub_V_reg_1103_pp0_iter21_reg <= sub_V_reg_1103_pp0_iter20_reg;
        sub_V_reg_1103_pp0_iter22_reg <= sub_V_reg_1103_pp0_iter21_reg;
        sub_V_reg_1103_pp0_iter23_reg <= sub_V_reg_1103_pp0_iter22_reg;
        sub_V_reg_1103_pp0_iter24_reg <= sub_V_reg_1103_pp0_iter23_reg;
        sub_V_reg_1103_pp0_iter25_reg <= sub_V_reg_1103_pp0_iter24_reg;
        sub_V_reg_1103_pp0_iter26_reg <= sub_V_reg_1103_pp0_iter25_reg;
        sub_V_reg_1103_pp0_iter27_reg <= sub_V_reg_1103_pp0_iter26_reg;
        sub_V_reg_1103_pp0_iter28_reg <= sub_V_reg_1103_pp0_iter27_reg;
        sub_V_reg_1103_pp0_iter29_reg <= sub_V_reg_1103_pp0_iter28_reg;
        sub_V_reg_1103_pp0_iter5_reg <= sub_V_reg_1103;
        sub_V_reg_1103_pp0_iter6_reg <= sub_V_reg_1103_pp0_iter5_reg;
        sub_V_reg_1103_pp0_iter7_reg <= sub_V_reg_1103_pp0_iter6_reg;
        sub_V_reg_1103_pp0_iter8_reg <= sub_V_reg_1103_pp0_iter7_reg;
        sub_V_reg_1103_pp0_iter9_reg <= sub_V_reg_1103_pp0_iter8_reg;
        tmp_13_reg_1198_pp0_iter40_reg <= tmp_13_reg_1198;
        tmp_13_reg_1198_pp0_iter41_reg <= tmp_13_reg_1198_pp0_iter40_reg;
        tmp_21_reg_1011_pp0_iter2_reg <= tmp_21_reg_1011;
        tmp_21_reg_1011_pp0_iter3_reg <= tmp_21_reg_1011_pp0_iter2_reg;
        tmp_22_reg_1021_pp0_iter2_reg <= tmp_22_reg_1021;
        tmp_22_reg_1021_pp0_iter3_reg <= tmp_22_reg_1021_pp0_iter2_reg;
        tmp_23_i_reg_1108_pp0_iter10_reg <= tmp_23_i_reg_1108_pp0_iter9_reg;
        tmp_23_i_reg_1108_pp0_iter11_reg <= tmp_23_i_reg_1108_pp0_iter10_reg;
        tmp_23_i_reg_1108_pp0_iter12_reg <= tmp_23_i_reg_1108_pp0_iter11_reg;
        tmp_23_i_reg_1108_pp0_iter13_reg <= tmp_23_i_reg_1108_pp0_iter12_reg;
        tmp_23_i_reg_1108_pp0_iter14_reg <= tmp_23_i_reg_1108_pp0_iter13_reg;
        tmp_23_i_reg_1108_pp0_iter15_reg <= tmp_23_i_reg_1108_pp0_iter14_reg;
        tmp_23_i_reg_1108_pp0_iter16_reg <= tmp_23_i_reg_1108_pp0_iter15_reg;
        tmp_23_i_reg_1108_pp0_iter17_reg <= tmp_23_i_reg_1108_pp0_iter16_reg;
        tmp_23_i_reg_1108_pp0_iter18_reg <= tmp_23_i_reg_1108_pp0_iter17_reg;
        tmp_23_i_reg_1108_pp0_iter19_reg <= tmp_23_i_reg_1108_pp0_iter18_reg;
        tmp_23_i_reg_1108_pp0_iter20_reg <= tmp_23_i_reg_1108_pp0_iter19_reg;
        tmp_23_i_reg_1108_pp0_iter21_reg <= tmp_23_i_reg_1108_pp0_iter20_reg;
        tmp_23_i_reg_1108_pp0_iter22_reg <= tmp_23_i_reg_1108_pp0_iter21_reg;
        tmp_23_i_reg_1108_pp0_iter23_reg <= tmp_23_i_reg_1108_pp0_iter22_reg;
        tmp_23_i_reg_1108_pp0_iter24_reg <= tmp_23_i_reg_1108_pp0_iter23_reg;
        tmp_23_i_reg_1108_pp0_iter25_reg <= tmp_23_i_reg_1108_pp0_iter24_reg;
        tmp_23_i_reg_1108_pp0_iter26_reg <= tmp_23_i_reg_1108_pp0_iter25_reg;
        tmp_23_i_reg_1108_pp0_iter27_reg <= tmp_23_i_reg_1108_pp0_iter26_reg;
        tmp_23_i_reg_1108_pp0_iter28_reg <= tmp_23_i_reg_1108_pp0_iter27_reg;
        tmp_23_i_reg_1108_pp0_iter29_reg <= tmp_23_i_reg_1108_pp0_iter28_reg;
        tmp_23_i_reg_1108_pp0_iter30_reg <= tmp_23_i_reg_1108_pp0_iter29_reg;
        tmp_23_i_reg_1108_pp0_iter31_reg <= tmp_23_i_reg_1108_pp0_iter30_reg;
        tmp_23_i_reg_1108_pp0_iter32_reg <= tmp_23_i_reg_1108_pp0_iter31_reg;
        tmp_23_i_reg_1108_pp0_iter33_reg <= tmp_23_i_reg_1108_pp0_iter32_reg;
        tmp_23_i_reg_1108_pp0_iter34_reg <= tmp_23_i_reg_1108_pp0_iter33_reg;
        tmp_23_i_reg_1108_pp0_iter35_reg <= tmp_23_i_reg_1108_pp0_iter34_reg;
        tmp_23_i_reg_1108_pp0_iter36_reg <= tmp_23_i_reg_1108_pp0_iter35_reg;
        tmp_23_i_reg_1108_pp0_iter5_reg <= tmp_23_i_reg_1108;
        tmp_23_i_reg_1108_pp0_iter6_reg <= tmp_23_i_reg_1108_pp0_iter5_reg;
        tmp_23_i_reg_1108_pp0_iter7_reg <= tmp_23_i_reg_1108_pp0_iter6_reg;
        tmp_23_i_reg_1108_pp0_iter8_reg <= tmp_23_i_reg_1108_pp0_iter7_reg;
        tmp_23_i_reg_1108_pp0_iter9_reg <= tmp_23_i_reg_1108_pp0_iter8_reg;
        tmp_23_reg_1033_pp0_iter2_reg <= tmp_23_reg_1033;
        tmp_23_reg_1033_pp0_iter3_reg <= tmp_23_reg_1033_pp0_iter2_reg;
        tmp_24_i_reg_1114_pp0_iter10_reg <= tmp_24_i_reg_1114_pp0_iter9_reg;
        tmp_24_i_reg_1114_pp0_iter11_reg <= tmp_24_i_reg_1114_pp0_iter10_reg;
        tmp_24_i_reg_1114_pp0_iter12_reg <= tmp_24_i_reg_1114_pp0_iter11_reg;
        tmp_24_i_reg_1114_pp0_iter13_reg <= tmp_24_i_reg_1114_pp0_iter12_reg;
        tmp_24_i_reg_1114_pp0_iter14_reg <= tmp_24_i_reg_1114_pp0_iter13_reg;
        tmp_24_i_reg_1114_pp0_iter15_reg <= tmp_24_i_reg_1114_pp0_iter14_reg;
        tmp_24_i_reg_1114_pp0_iter16_reg <= tmp_24_i_reg_1114_pp0_iter15_reg;
        tmp_24_i_reg_1114_pp0_iter17_reg <= tmp_24_i_reg_1114_pp0_iter16_reg;
        tmp_24_i_reg_1114_pp0_iter18_reg <= tmp_24_i_reg_1114_pp0_iter17_reg;
        tmp_24_i_reg_1114_pp0_iter19_reg <= tmp_24_i_reg_1114_pp0_iter18_reg;
        tmp_24_i_reg_1114_pp0_iter20_reg <= tmp_24_i_reg_1114_pp0_iter19_reg;
        tmp_24_i_reg_1114_pp0_iter21_reg <= tmp_24_i_reg_1114_pp0_iter20_reg;
        tmp_24_i_reg_1114_pp0_iter22_reg <= tmp_24_i_reg_1114_pp0_iter21_reg;
        tmp_24_i_reg_1114_pp0_iter23_reg <= tmp_24_i_reg_1114_pp0_iter22_reg;
        tmp_24_i_reg_1114_pp0_iter24_reg <= tmp_24_i_reg_1114_pp0_iter23_reg;
        tmp_24_i_reg_1114_pp0_iter25_reg <= tmp_24_i_reg_1114_pp0_iter24_reg;
        tmp_24_i_reg_1114_pp0_iter26_reg <= tmp_24_i_reg_1114_pp0_iter25_reg;
        tmp_24_i_reg_1114_pp0_iter27_reg <= tmp_24_i_reg_1114_pp0_iter26_reg;
        tmp_24_i_reg_1114_pp0_iter28_reg <= tmp_24_i_reg_1114_pp0_iter27_reg;
        tmp_24_i_reg_1114_pp0_iter29_reg <= tmp_24_i_reg_1114_pp0_iter28_reg;
        tmp_24_i_reg_1114_pp0_iter30_reg <= tmp_24_i_reg_1114_pp0_iter29_reg;
        tmp_24_i_reg_1114_pp0_iter31_reg <= tmp_24_i_reg_1114_pp0_iter30_reg;
        tmp_24_i_reg_1114_pp0_iter32_reg <= tmp_24_i_reg_1114_pp0_iter31_reg;
        tmp_24_i_reg_1114_pp0_iter33_reg <= tmp_24_i_reg_1114_pp0_iter32_reg;
        tmp_24_i_reg_1114_pp0_iter34_reg <= tmp_24_i_reg_1114_pp0_iter33_reg;
        tmp_24_i_reg_1114_pp0_iter35_reg <= tmp_24_i_reg_1114_pp0_iter34_reg;
        tmp_24_i_reg_1114_pp0_iter36_reg <= tmp_24_i_reg_1114_pp0_iter35_reg;
        tmp_24_i_reg_1114_pp0_iter5_reg <= tmp_24_i_reg_1114;
        tmp_24_i_reg_1114_pp0_iter6_reg <= tmp_24_i_reg_1114_pp0_iter5_reg;
        tmp_24_i_reg_1114_pp0_iter7_reg <= tmp_24_i_reg_1114_pp0_iter6_reg;
        tmp_24_i_reg_1114_pp0_iter8_reg <= tmp_24_i_reg_1114_pp0_iter7_reg;
        tmp_24_i_reg_1114_pp0_iter9_reg <= tmp_24_i_reg_1114_pp0_iter8_reg;
        tmp_3_i_reg_1099_pp0_iter10_reg <= tmp_3_i_reg_1099_pp0_iter9_reg;
        tmp_3_i_reg_1099_pp0_iter11_reg <= tmp_3_i_reg_1099_pp0_iter10_reg;
        tmp_3_i_reg_1099_pp0_iter12_reg <= tmp_3_i_reg_1099_pp0_iter11_reg;
        tmp_3_i_reg_1099_pp0_iter13_reg <= tmp_3_i_reg_1099_pp0_iter12_reg;
        tmp_3_i_reg_1099_pp0_iter14_reg <= tmp_3_i_reg_1099_pp0_iter13_reg;
        tmp_3_i_reg_1099_pp0_iter15_reg <= tmp_3_i_reg_1099_pp0_iter14_reg;
        tmp_3_i_reg_1099_pp0_iter16_reg <= tmp_3_i_reg_1099_pp0_iter15_reg;
        tmp_3_i_reg_1099_pp0_iter17_reg <= tmp_3_i_reg_1099_pp0_iter16_reg;
        tmp_3_i_reg_1099_pp0_iter18_reg <= tmp_3_i_reg_1099_pp0_iter17_reg;
        tmp_3_i_reg_1099_pp0_iter19_reg <= tmp_3_i_reg_1099_pp0_iter18_reg;
        tmp_3_i_reg_1099_pp0_iter20_reg <= tmp_3_i_reg_1099_pp0_iter19_reg;
        tmp_3_i_reg_1099_pp0_iter21_reg <= tmp_3_i_reg_1099_pp0_iter20_reg;
        tmp_3_i_reg_1099_pp0_iter22_reg <= tmp_3_i_reg_1099_pp0_iter21_reg;
        tmp_3_i_reg_1099_pp0_iter23_reg <= tmp_3_i_reg_1099_pp0_iter22_reg;
        tmp_3_i_reg_1099_pp0_iter24_reg <= tmp_3_i_reg_1099_pp0_iter23_reg;
        tmp_3_i_reg_1099_pp0_iter25_reg <= tmp_3_i_reg_1099_pp0_iter24_reg;
        tmp_3_i_reg_1099_pp0_iter26_reg <= tmp_3_i_reg_1099_pp0_iter25_reg;
        tmp_3_i_reg_1099_pp0_iter27_reg <= tmp_3_i_reg_1099_pp0_iter26_reg;
        tmp_3_i_reg_1099_pp0_iter28_reg <= tmp_3_i_reg_1099_pp0_iter27_reg;
        tmp_3_i_reg_1099_pp0_iter5_reg <= tmp_3_i_reg_1099;
        tmp_3_i_reg_1099_pp0_iter6_reg <= tmp_3_i_reg_1099_pp0_iter5_reg;
        tmp_3_i_reg_1099_pp0_iter7_reg <= tmp_3_i_reg_1099_pp0_iter6_reg;
        tmp_3_i_reg_1099_pp0_iter8_reg <= tmp_3_i_reg_1099_pp0_iter7_reg;
        tmp_3_i_reg_1099_pp0_iter9_reg <= tmp_3_i_reg_1099_pp0_iter8_reg;
        tmp_9_reg_1066_pp0_iter10_reg <= tmp_9_reg_1066_pp0_iter9_reg;
        tmp_9_reg_1066_pp0_iter11_reg <= tmp_9_reg_1066_pp0_iter10_reg;
        tmp_9_reg_1066_pp0_iter12_reg <= tmp_9_reg_1066_pp0_iter11_reg;
        tmp_9_reg_1066_pp0_iter13_reg <= tmp_9_reg_1066_pp0_iter12_reg;
        tmp_9_reg_1066_pp0_iter14_reg <= tmp_9_reg_1066_pp0_iter13_reg;
        tmp_9_reg_1066_pp0_iter15_reg <= tmp_9_reg_1066_pp0_iter14_reg;
        tmp_9_reg_1066_pp0_iter16_reg <= tmp_9_reg_1066_pp0_iter15_reg;
        tmp_9_reg_1066_pp0_iter17_reg <= tmp_9_reg_1066_pp0_iter16_reg;
        tmp_9_reg_1066_pp0_iter18_reg <= tmp_9_reg_1066_pp0_iter17_reg;
        tmp_9_reg_1066_pp0_iter19_reg <= tmp_9_reg_1066_pp0_iter18_reg;
        tmp_9_reg_1066_pp0_iter20_reg <= tmp_9_reg_1066_pp0_iter19_reg;
        tmp_9_reg_1066_pp0_iter21_reg <= tmp_9_reg_1066_pp0_iter20_reg;
        tmp_9_reg_1066_pp0_iter22_reg <= tmp_9_reg_1066_pp0_iter21_reg;
        tmp_9_reg_1066_pp0_iter23_reg <= tmp_9_reg_1066_pp0_iter22_reg;
        tmp_9_reg_1066_pp0_iter24_reg <= tmp_9_reg_1066_pp0_iter23_reg;
        tmp_9_reg_1066_pp0_iter25_reg <= tmp_9_reg_1066_pp0_iter24_reg;
        tmp_9_reg_1066_pp0_iter26_reg <= tmp_9_reg_1066_pp0_iter25_reg;
        tmp_9_reg_1066_pp0_iter27_reg <= tmp_9_reg_1066_pp0_iter26_reg;
        tmp_9_reg_1066_pp0_iter28_reg <= tmp_9_reg_1066_pp0_iter27_reg;
        tmp_9_reg_1066_pp0_iter29_reg <= tmp_9_reg_1066_pp0_iter28_reg;
        tmp_9_reg_1066_pp0_iter30_reg <= tmp_9_reg_1066_pp0_iter29_reg;
        tmp_9_reg_1066_pp0_iter31_reg <= tmp_9_reg_1066_pp0_iter30_reg;
        tmp_9_reg_1066_pp0_iter32_reg <= tmp_9_reg_1066_pp0_iter31_reg;
        tmp_9_reg_1066_pp0_iter33_reg <= tmp_9_reg_1066_pp0_iter32_reg;
        tmp_9_reg_1066_pp0_iter34_reg <= tmp_9_reg_1066_pp0_iter33_reg;
        tmp_9_reg_1066_pp0_iter35_reg <= tmp_9_reg_1066_pp0_iter34_reg;
        tmp_9_reg_1066_pp0_iter36_reg <= tmp_9_reg_1066_pp0_iter35_reg;
        tmp_9_reg_1066_pp0_iter37_reg <= tmp_9_reg_1066_pp0_iter36_reg;
        tmp_9_reg_1066_pp0_iter38_reg <= tmp_9_reg_1066_pp0_iter37_reg;
        tmp_9_reg_1066_pp0_iter39_reg <= tmp_9_reg_1066_pp0_iter38_reg;
        tmp_9_reg_1066_pp0_iter40_reg <= tmp_9_reg_1066_pp0_iter39_reg;
        tmp_9_reg_1066_pp0_iter41_reg <= tmp_9_reg_1066_pp0_iter40_reg;
        tmp_9_reg_1066_pp0_iter42_reg <= tmp_9_reg_1066_pp0_iter41_reg;
        tmp_9_reg_1066_pp0_iter43_reg <= tmp_9_reg_1066_pp0_iter42_reg;
        tmp_9_reg_1066_pp0_iter4_reg <= tmp_9_reg_1066;
        tmp_9_reg_1066_pp0_iter5_reg <= tmp_9_reg_1066_pp0_iter4_reg;
        tmp_9_reg_1066_pp0_iter6_reg <= tmp_9_reg_1066_pp0_iter5_reg;
        tmp_9_reg_1066_pp0_iter7_reg <= tmp_9_reg_1066_pp0_iter6_reg;
        tmp_9_reg_1066_pp0_iter8_reg <= tmp_9_reg_1066_pp0_iter7_reg;
        tmp_9_reg_1066_pp0_iter9_reg <= tmp_9_reg_1066_pp0_iter8_reg;
        tmp_i_91_reg_1124_pp0_iter14_reg <= tmp_i_91_reg_1124;
        tmp_i_91_reg_1124_pp0_iter15_reg <= tmp_i_91_reg_1124_pp0_iter14_reg;
        tmp_i_91_reg_1124_pp0_iter16_reg <= tmp_i_91_reg_1124_pp0_iter15_reg;
        tmp_i_91_reg_1124_pp0_iter17_reg <= tmp_i_91_reg_1124_pp0_iter16_reg;
        tmp_i_91_reg_1124_pp0_iter18_reg <= tmp_i_91_reg_1124_pp0_iter17_reg;
        tmp_i_91_reg_1124_pp0_iter19_reg <= tmp_i_91_reg_1124_pp0_iter18_reg;
        tmp_i_91_reg_1124_pp0_iter20_reg <= tmp_i_91_reg_1124_pp0_iter19_reg;
        tmp_i_91_reg_1124_pp0_iter21_reg <= tmp_i_91_reg_1124_pp0_iter20_reg;
        tmp_i_91_reg_1124_pp0_iter22_reg <= tmp_i_91_reg_1124_pp0_iter21_reg;
        tmp_i_91_reg_1124_pp0_iter23_reg <= tmp_i_91_reg_1124_pp0_iter22_reg;
        tmp_i_91_reg_1124_pp0_iter24_reg <= tmp_i_91_reg_1124_pp0_iter23_reg;
        tmp_i_91_reg_1124_pp0_iter25_reg <= tmp_i_91_reg_1124_pp0_iter24_reg;
        tmp_i_91_reg_1124_pp0_iter26_reg <= tmp_i_91_reg_1124_pp0_iter25_reg;
        tmp_i_91_reg_1124_pp0_iter27_reg <= tmp_i_91_reg_1124_pp0_iter26_reg;
        tmp_i_91_reg_1124_pp0_iter28_reg <= tmp_i_91_reg_1124_pp0_iter27_reg;
        tmp_i_91_reg_1124_pp0_iter29_reg <= tmp_i_91_reg_1124_pp0_iter28_reg;
        tmp_i_91_reg_1124_pp0_iter30_reg <= tmp_i_91_reg_1124_pp0_iter29_reg;
        tmp_i_91_reg_1124_pp0_iter31_reg <= tmp_i_91_reg_1124_pp0_iter30_reg;
        tmp_i_91_reg_1124_pp0_iter32_reg <= tmp_i_91_reg_1124_pp0_iter31_reg;
        tmp_i_91_reg_1124_pp0_iter33_reg <= tmp_i_91_reg_1124_pp0_iter32_reg;
        tmp_i_91_reg_1124_pp0_iter34_reg <= tmp_i_91_reg_1124_pp0_iter33_reg;
        tmp_i_91_reg_1124_pp0_iter35_reg <= tmp_i_91_reg_1124_pp0_iter34_reg;
        tmp_i_91_reg_1124_pp0_iter36_reg <= tmp_i_91_reg_1124_pp0_iter35_reg;
        tmp_reg_1168_pp0_iter38_reg <= tmp_reg_1168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_1002 <= exitcond_i_fu_299_p2;
        exitcond_i_reg_1002_pp0_iter1_reg <= exitcond_i_reg_1002;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_997 <= i_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter41_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_110_demorgan_i_i68_s_reg_1300 <= p_110_demorgan_i_i68_s_fu_866_p2;
        p_110_demorgan_i_i_i_reg_1282 <= p_110_demorgan_i_i_i_fu_802_p2;
        p_Val2_5_reg_1270 <= p_Val2_5_fu_753_p2;
        p_Val2_9_reg_1288 <= p_Val2_9_fu_817_p2;
        phitmp_demorgan_i_i_1_reg_1294 <= phitmp_demorgan_i_i_1_fu_860_p2;
        phitmp_demorgan_i_i_reg_1276 <= phitmp_demorgan_i_i_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_11_reg_1306 <= p_Val2_11_fu_921_p3;
        p_Val2_s_reg_1311 <= p_Val2_s_fu_979_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter37_reg == 1'd0) & (tmp_reg_1168 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_lshr_i_reg_1188 <= {{p_neg_i_fu_588_p2[35:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_91_reg_1124_pp0_iter35_reg == 1'd0) & (exitcond_i_reg_1002_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_5_reg_1153 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_i_reg_1099_pp0_iter27_reg == 1'd0) & (exitcond_i_reg_1002_pp0_iter27_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_reg_1133 <= grp_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_13_i_reg_1088 <= tmp_13_i_fu_381_p2;
        tmp_5_i_reg_1082 <= tmp_5_i_fu_376_p2;
        tmp_6_load_2_min_1_1_reg_1076 <= tmp_6_load_2_min_1_1_fu_369_p3;
        tmp_9_reg_1066 <= tmp_9_fu_353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter38_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_13_reg_1198 <= tmp_31_i_fu_615_p3[32'd18];
        tmp_31_i_reg_1193 <= tmp_31_i_fu_615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_14_i_reg_1045 <= tmp_14_i_fu_311_p2;
        tmp_21_reg_1011 <= img_src_data_stream_2_dout;
        tmp_22_reg_1021 <= img_src_data_stream_1_dout;
        tmp_23_reg_1033 <= img_src_data_stream_s_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_29_i_reg_1138[26 : 2] <= tmp_29_i_fu_509_p2[26 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_30_i_reg_1158 <= grp_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_reg_1002_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_91_reg_1124 <= tmp_i_91_fu_471_p2;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_299_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_i_fu_287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_i_reg_1099_pp0_iter28_reg == 1'd0) & (exitcond_i_reg_1002_pp0_iter28_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 = r_V_7_reg_1133;
    end else begin
        ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4 = ap_phi_reg_pp0_iter29_p_0608_0_i_i_reg_265;
    end
end

always @ (*) begin
    if (((exitcond1_i_fu_287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_465_ce = 1'b1;
    end else begin
        grp_fu_465_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_479_ce = 1'b1;
    end else begin
        grp_fu_479_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_521_ce = 1'b1;
    end else begin
        grp_fu_521_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_987_ce = 1'b1;
    end else begin
        grp_fu_987_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        img_hsv_data_stream_1_blk_n = img_hsv_data_stream_1_full_n;
    end else begin
        img_hsv_data_stream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_hsv_data_stream_1_write = 1'b1;
    end else begin
        img_hsv_data_stream_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        img_hsv_data_stream_2_blk_n = img_hsv_data_stream_2_full_n;
    end else begin
        img_hsv_data_stream_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_hsv_data_stream_2_write = 1'b1;
    end else begin
        img_hsv_data_stream_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        img_hsv_data_stream_s_blk_n = img_hsv_data_stream_s_full_n;
    end else begin
        img_hsv_data_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (ap_enable_reg_pp0_iter44 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_hsv_data_stream_s_write = 1'b1;
    end else begin
        img_hsv_data_stream_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img_src_data_stream_1_blk_n = img_src_data_stream_1_empty_n;
    end else begin
        img_src_data_stream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_src_data_stream_1_read = 1'b1;
    end else begin
        img_src_data_stream_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img_src_data_stream_2_blk_n = img_src_data_stream_2_empty_n;
    end else begin
        img_src_data_stream_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_src_data_stream_2_read = 1'b1;
    end else begin
        img_src_data_stream_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img_src_data_stream_s_blk_n = img_src_data_stream_s_empty_n;
    end else begin
        img_src_data_stream_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_i_reg_1002 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_src_data_stream_s_read = 1'b1;
    end else begin
        img_src_data_stream_s_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_i_fu_287_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_299_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter43 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter44 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter43 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter44 == 1'b1)) | ((exitcond_i_fu_299_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign G_1_fu_327_p3 = ((tmp_14_1_i_fu_322_p2[0:0] === 1'b1) ? tmp_22_reg_1021 : R_tmp_6_load_2_i_fu_317_p3);

assign G_2_fu_359_p3 = ((tmp_17_1_i_reg_1061[0:0] === 1'b1) ? tmp_22_reg_1021_pp0_iter2_reg : R_tmp_6_load_i_reg_1056);

assign H_V_1_cast_i_fu_554_p1 = H_V_fu_546_p3;

assign H_V_1_fu_558_p2 = (H_V_1_cast_i_fu_554_p1 + tmp_30_i_reg_1158);

assign H_V_2_fu_630_p1 = tmp_31_i_reg_1193;

assign H_V_3_fu_654_p2 = ($signed(H_V_2_reg_1209) + $signed(tmp_5_cast_cast_fu_646_p3));

assign H_V_fu_546_p3 = {{tmp_1_fu_538_p3}, {19'd0}};

assign R_tmp_6_load_2_i_fu_317_p3 = ((tmp_14_i_reg_1045[0:0] === 1'b1) ? tmp_21_reg_1011 : tmp_23_reg_1033);

assign R_tmp_6_load_i_fu_338_p3 = ((tmp_17_i_fu_334_p2[0:0] === 1'b1) ? tmp_21_reg_1011 : tmp_23_reg_1033);

assign Range1_all_ones_1_fu_842_p2 = ((tmp_s_reg_1264 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_778_p2 = ((p_Result_7_i_i_i_reg_1236 == 10'd1023) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_847_p2 = ((tmp_s_reg_1264 == 10'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_783_p2 = ((p_Result_7_i_i_i_reg_1236 == 10'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter44 == 1'b1) & (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_s_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_1_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_2_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_1_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_2_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_s_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter44 == 1'b1) & (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_s_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_1_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_2_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_1_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_2_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_s_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter44 == 1'b1) & (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_s_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_1_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_2_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_1_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_2_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_s_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state47_pp0_stage0_iter44 = (((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_s_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_1_full_n == 1'b0)) | ((exitcond_i_reg_1002_pp0_iter43_reg == 1'd0) & (img_hsv_data_stream_2_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_1_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_2_empty_n == 1'b0)) | ((exitcond_i_reg_1002 == 1'd0) & (img_src_data_stream_s_empty_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_0598_0_i_i_reg_276 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0608_0_i_i_reg_265 = 'bx;

assign brmerge_i_i72_i_fu_959_p2 = (p_not_i_i70_i_fu_949_p2 | overflow_1_fu_939_p2);

assign brmerge_i_i_i_fu_901_p2 = (p_not_i_i_i_fu_891_p2 | overflow_fu_881_p2);

assign brmerge_not_i_i71_i_fu_954_p2 = (p_not_i_i70_i_fu_949_p2 & p_110_demorgan_i_i68_s_reg_1300);

assign brmerge_not_i_i_i_fu_896_p2 = (p_not_i_i_i_fu_891_p2 & p_110_demorgan_i_i_i_reg_1282);

assign carry_1_fu_772_p2 = (rev_fu_766_p2 & p_Result_1_fu_743_p3);

assign carry_3_fu_836_p2 = (rev1_fu_830_p2 & p_Result_3_fu_807_p3);

assign deleted_zeros_1_fu_852_p3 = ((carry_3_fu_836_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_842_p2 : Range1_all_zeros_1_fu_847_p2);

assign deleted_zeros_fu_788_p3 = ((carry_1_fu_772_p2[0:0] === 1'b1) ? Range1_all_ones_fu_778_p2 : Range1_all_zeros_fu_783_p2);

assign diff_fu_386_p2 = (tmp_9_reg_1066 - tmp_6_load_2_min_1_1_reg_1076);

assign exitcond1_i_fu_287_p2 = ((i_i_reg_243 == 10'd720) ? 1'b1 : 1'b0);

assign exitcond_i_fu_299_p2 = ((j_i_reg_254 == 11'd1280) ? 1'b1 : 1'b0);

assign grp_fu_465_p1 = grp_fu_465_p10;

assign grp_fu_465_p10 = diff_reg_1093;

assign grp_fu_479_p1 = grp_fu_479_p10;

assign grp_fu_479_p10 = tmp_9_reg_1066_pp0_iter12_reg;

assign grp_fu_987_p0 = grp_fu_987_p00;

assign grp_fu_987_p00 = ap_phi_reg_pp0_iter38_p_0598_0_i_i_reg_276;

assign grp_fu_987_p1 = grp_fu_987_p10;

assign grp_fu_987_p10 = diff_reg_1093_pp0_iter37_reg;

assign i_fu_293_p2 = (i_i_reg_243 + 10'd1);

assign img_hsv_data_stream_1_din = p_Val2_s_reg_1311;

assign img_hsv_data_stream_2_din = p_Val2_11_reg_1306;

assign img_hsv_data_stream_s_din = tmp_9_reg_1066_pp0_iter43_reg;

assign j_fu_305_p2 = (j_i_reg_254 + 11'd1);

assign neg_src_3_fu_876_p2 = (phitmp_i_i_i_fu_871_p2 & p_Result_s_reg_1224_pp0_iter42_reg);

assign neg_src_fu_934_p2 = (phitmp_i_i66_i_fu_929_p2 & p_Result_2_reg_1247_pp0_iter42_reg);

assign overflow_1_fu_939_p2 = (p_110_demorgan_i_i68_s_reg_1300 ^ 1'd1);

assign overflow_fu_881_p2 = (p_110_demorgan_i_i_i_reg_1282 ^ 1'd1);

assign p_110_demorgan_i_i68_s_fu_866_p2 = (p_Result_2_reg_1247 | deleted_zeros_1_fu_852_p3);

assign p_110_demorgan_i_i_i_fu_802_p2 = (p_Result_s_reg_1224 | deleted_zeros_fu_788_p3);

assign p_Result_1_fu_743_p3 = H_V_3_reg_1219[32'd26];

assign p_Result_2_not_fu_944_p2 = (p_Result_2_reg_1247_pp0_iter42_reg ^ 1'd1);

assign p_Result_3_fu_807_p3 = r_V_8_reg_1242[32'd26];

assign p_Result_not_fu_886_p2 = (p_Result_s_reg_1224_pp0_iter42_reg ^ 1'd1);

assign p_Val2_11_fu_921_p3 = ((brmerge_i_i_i_fu_901_p2[0:0] === 1'b1) ? p_mux_i_i_i_fu_907_p3 : p_i_i_i_fu_914_p3);

assign p_Val2_5_fu_753_p2 = (tmp_7_i_i_cast_i_fu_750_p1 + p_Val2_4_reg_1231);

assign p_Val2_9_fu_817_p2 = (tmp_3_i_i_cast_i_fu_814_p1 + p_Val2_8_reg_1254);

assign p_Val2_s_fu_979_p3 = ((brmerge_i_i72_i_fu_959_p2[0:0] === 1'b1) ? p_mux_i_i73_i_fu_965_p3 : p_i_i75_i_fu_972_p3);

assign p_i_i75_i_fu_972_p3 = ((neg_src_fu_934_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_9_reg_1288);

assign p_i_i_i_fu_914_p3 = ((neg_src_3_fu_876_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_5_reg_1270);

assign p_mux_i_i73_i_fu_965_p3 = ((brmerge_not_i_i71_i_fu_954_p2[0:0] === 1'b1) ? p_Val2_9_reg_1288 : 8'd255);

assign p_mux_i_i_i_fu_907_p3 = ((brmerge_not_i_i_i_fu_896_p2[0:0] === 1'b1) ? p_Val2_5_reg_1270 : 8'd255);

assign p_neg_i_fu_588_p2 = (36'd0 - H_V_1_reg_1163);

assign p_neg_t_i_fu_606_p2 = (36'd0 - tmp_2_fu_603_p1);

assign p_not_i_i70_i_fu_949_p2 = (phitmp_demorgan_i_i_1_reg_1294 | p_Result_2_not_fu_944_p2);

assign p_not_i_i_i_fu_891_p2 = (phitmp_demorgan_i_i_reg_1276 | p_Result_not_fu_886_p2);

assign p_shl1_cast_i_fu_493_p1 = p_shl1_i_fu_485_p3;

assign p_shl1_i_fu_485_p3 = {{ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4}, {6'd0}};

assign p_shl2_cast_i_fu_505_p1 = p_shl2_i_fu_497_p3;

assign p_shl2_i_fu_497_p3 = {{ap_phi_mux_p_0608_0_i_i_phi_fu_269_p4}, {2'd0}};

assign p_shl_cast_i_fu_697_p1 = p_shl_i_fu_690_p3;

assign p_shl_i_fu_690_p3 = {{r_V_6_reg_1203}, {8'd0}};

assign phitmp_demorgan_i_i_1_fu_860_p2 = (carry_3_fu_836_p2 & Range1_all_ones_1_fu_842_p2);

assign phitmp_demorgan_i_i_fu_796_p2 = (carry_1_fu_772_p2 & Range1_all_ones_fu_778_p2);

assign phitmp_i_i66_i_fu_929_p2 = (phitmp_demorgan_i_i_1_reg_1294 ^ 1'd1);

assign phitmp_i_i_i_fu_871_p2 = (phitmp_demorgan_i_i_reg_1276 ^ 1'd1);

assign r_V_8_fu_701_p2 = (p_shl_cast_i_fu_697_p1 - tmp_34_cast76_i_fu_687_p1);

assign ret_V_fu_633_p2 = ($signed(37'd262144) + $signed(H_V_2_fu_630_p1));

assign rev1_fu_830_p2 = (tmp_18_fu_822_p3 ^ 1'd1);

assign rev_fu_766_p2 = (tmp_14_fu_758_p3 ^ 1'd1);

assign sel_tmp1_fu_421_p2 = (tmp_5_i_reg_1082 ^ 1'd1);

assign sel_tmp2_fu_426_p2 = (tmp_13_i_reg_1088 & sel_tmp1_fu_421_p2);

assign sel_tmp4_fu_437_p3 = ((tmp_5_i_reg_1082[0:0] === 1'b1) ? tmp_12_i_fu_400_p2 : tmp_21_i_fu_415_p2);

assign sub_V_fu_444_p3 = ((sel_tmp2_fu_426_p2[0:0] === 1'b1) ? tmp_18_i_fu_409_p2 : sel_tmp4_fu_437_p3);

assign tmp_10_fu_639_p3 = ret_V_reg_1214[32'd36];

assign tmp_10_i_fu_394_p1 = tmp_22_reg_1021_pp0_iter3_reg;

assign tmp_11_i_fu_397_p1 = tmp_23_reg_1033_pp0_iter3_reg;

assign tmp_12_i_fu_400_p2 = (tmp_10_i_fu_394_p1 - tmp_11_i_fu_397_p1);

assign tmp_13_i_fu_381_p2 = ((tmp_9_fu_353_p3 == tmp_22_reg_1021_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign tmp_14_1_i_fu_322_p2 = ((tmp_22_reg_1021 > R_tmp_6_load_2_i_fu_317_p3) ? 1'b1 : 1'b0);

assign tmp_14_2_i_fu_349_p2 = ((tmp_23_reg_1033_pp0_iter2_reg > G_1_reg_1050) ? 1'b1 : 1'b0);

assign tmp_14_fu_758_p3 = p_Val2_5_fu_753_p2[32'd7];

assign tmp_14_i_fu_311_p2 = ((img_src_data_stream_2_dout > img_src_data_stream_s_dout) ? 1'b1 : 1'b0);

assign tmp_15_cast_fu_531_p3 = ((tmp_23_i_reg_1108_pp0_iter36_reg[0:0] === 1'b1) ? 8'd0 : 8'd120);

assign tmp_16_i_fu_406_p1 = tmp_21_reg_1011_pp0_iter3_reg;

assign tmp_17_1_i_fu_344_p2 = ((tmp_22_reg_1021 < R_tmp_6_load_i_fu_338_p3) ? 1'b1 : 1'b0);

assign tmp_17_2_i_fu_364_p2 = ((tmp_23_reg_1033_pp0_iter2_reg < G_2_fu_359_p3) ? 1'b1 : 1'b0);

assign tmp_17_i_fu_334_p2 = ((tmp_21_reg_1011 < tmp_23_reg_1033) ? 1'b1 : 1'b0);

assign tmp_18_fu_822_p3 = p_Val2_9_fu_817_p2[32'd7];

assign tmp_18_i_fu_409_p2 = (tmp_11_i_fu_397_p1 - tmp_16_i_fu_406_p1);

assign tmp_1_fu_538_p3 = ((tmp_4_fu_527_p2[0:0] === 1'b1) ? tmp_15_cast_fu_531_p3 : 8'd240);

assign tmp_21_i_fu_415_p2 = (tmp_16_i_fu_406_p1 - tmp_10_i_fu_394_p1);

assign tmp_22_i_fu_431_p3 = ((sel_tmp2_fu_426_p2[0:0] === 1'b1) ? tmp_22_reg_1021_pp0_iter3_reg : tmp_9_reg_1066);

assign tmp_23_i_fu_452_p2 = ((tmp_22_i_fu_431_p3 == tmp_21_reg_1011_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_457_p2 = ((tmp_22_i_fu_431_p3 == tmp_22_reg_1021_pp0_iter3_reg) ? 1'b1 : 1'b0);

assign tmp_29_i_fu_509_p2 = (p_shl1_cast_i_fu_493_p1 - p_shl2_cast_i_fu_505_p1);

assign tmp_2_fu_603_p1 = p_lshr_i_reg_1188;

assign tmp_31_i_fu_615_p3 = ((tmp_reg_1168_pp0_iter38_reg[0:0] === 1'b1) ? p_neg_t_i_fu_606_p2 : tmp_3_fu_612_p1);

assign tmp_34_cast76_i_fu_687_p1 = r_V_6_reg_1203;

assign tmp_3_fu_612_p1 = p_lshr_f_i_reg_1173_pp0_iter38_reg;

assign tmp_3_i_fu_390_p2 = ((tmp_9_reg_1066 == tmp_6_load_2_min_1_1_reg_1076) ? 1'b1 : 1'b0);

assign tmp_3_i_i_cast_i_fu_814_p1 = tmp_17_reg_1259;

assign tmp_4_fu_527_p2 = (tmp_24_i_reg_1114_pp0_iter36_reg | tmp_23_i_reg_1108_pp0_iter36_reg);

assign tmp_5_cast_cast_fu_646_p3 = ((tmp_10_fu_639_p3[0:0] === 1'b1) ? 37'd94371840 : 37'd0);

assign tmp_5_i_fu_376_p2 = ((tmp_9_fu_353_p3 == tmp_21_reg_1011_pp0_iter2_reg) ? 1'b1 : 1'b0);

assign tmp_6_load_2_min_1_1_fu_369_p3 = ((tmp_17_2_i_fu_364_p2[0:0] === 1'b1) ? tmp_23_reg_1033_pp0_iter2_reg : G_2_fu_359_p3);

assign tmp_7_i_i_cast_i_fu_750_p1 = tmp_13_reg_1198_pp0_iter41_reg;

assign tmp_9_fu_353_p3 = ((tmp_14_2_i_fu_349_p2[0:0] === 1'b1) ? tmp_23_reg_1033_pp0_iter2_reg : G_1_reg_1050);

assign tmp_i_91_fu_471_p2 = ((tmp_9_reg_1066_pp0_iter12_reg == 8'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_29_i_reg_1138[1:0] <= 2'b00;
end

endmodule //CvtColor
