INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/ALU_mock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_mock
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/IO_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_controller
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/program_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/hdl/microblaze_v9_5_vh_rfs.vhd" into library microblaze_v9_5
INFO: [VRFC 10-307] analyzing entity MB_SRL16E
INFO: [VRFC 10-307] analyzing entity MB_SRLC16E
INFO: [VRFC 10-307] analyzing entity MB_LUT1
INFO: [VRFC 10-307] analyzing entity MB_LUT2
INFO: [VRFC 10-307] analyzing entity MB_LUT3
INFO: [VRFC 10-307] analyzing entity MB_LUT4
INFO: [VRFC 10-307] analyzing entity MB_LUT5
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_LUT6_2
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_AND2B1L
INFO: [VRFC 10-307] analyzing entity MB_OR2L
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_MUXF9
INFO: [VRFC 10-307] analyzing entity MB_RAM32M
INFO: [VRFC 10-307] analyzing entity MB_RAM16X1D
INFO: [VRFC 10-307] analyzing entity MB_RAM32X1D
INFO: [VRFC 10-307] analyzing entity MB_MULT18X18S
INFO: [VRFC 10-307] analyzing entity MB_FD
INFO: [VRFC 10-307] analyzing entity MB_FDR
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-307] analyzing entity MB_FDE
INFO: [VRFC 10-307] analyzing entity MB_FDSE
INFO: [VRFC 10-307] analyzing entity MB_FDS
INFO: [VRFC 10-307] analyzing entity MB_FDRSE
INFO: [VRFC 10-307] analyzing entity MB_MULT_AND
INFO: [VRFC 10-307] analyzing entity MB_RAMB36
INFO: [VRFC 10-307] analyzing entity MB_MUXCY_XORCY
INFO: [VRFC 10-307] analyzing entity mb_sync_bit
INFO: [VRFC 10-307] analyzing entity mb_sync_vec
INFO: [VRFC 10-307] analyzing entity mux_bus
INFO: [VRFC 10-307] analyzing entity Parity_Recursive_LUT6
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity carry_equal
INFO: [VRFC 10-307] analyzing entity carry_compare
INFO: [VRFC 10-307] analyzing entity carry_compare_mask
INFO: [VRFC 10-307] analyzing entity carry_compare_const
INFO: [VRFC 10-307] analyzing entity Carry_Compare_GE
INFO: [VRFC 10-307] analyzing entity find_first_bit
INFO: [VRFC 10-307] analyzing entity mux4_8
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity vec_mux
INFO: [VRFC 10-307] analyzing entity srl_fifo
INFO: [VRFC 10-307] analyzing entity ALU_Bit
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity MSR_Reg_Bit
INFO: [VRFC 10-307] analyzing entity MSR_Reg
INFO: [VRFC 10-307] analyzing entity msr_reg_gti
INFO: [VRFC 10-307] analyzing entity dsp_module
INFO: [VRFC 10-307] analyzing entity mul_unit
INFO: [VRFC 10-307] analyzing entity Div_unit
INFO: [VRFC 10-307] analyzing entity Div_unit_gti
INFO: [VRFC 10-307] analyzing entity Operand_Select_Bit
INFO: [VRFC 10-307] analyzing entity Operand_Select
INFO: [VRFC 10-307] analyzing entity Operand_Select_gti
INFO: [VRFC 10-307] analyzing entity PC_Bit
INFO: [VRFC 10-307] analyzing entity PC_Module
INFO: [VRFC 10-307] analyzing entity PC_Module_gti
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_gti
INFO: [VRFC 10-307] analyzing entity Register_File_Bit
INFO: [VRFC 10-307] analyzing entity Register_File
INFO: [VRFC 10-307] analyzing entity Register_File_gti
INFO: [VRFC 10-307] analyzing entity count_leading_zeros
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Bit
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module_gti
INFO: [VRFC 10-307] analyzing entity Zero_Detect
INFO: [VRFC 10-307] analyzing entity Zero_Detect_gti
INFO: [VRFC 10-307] analyzing entity barrel_shift
INFO: [VRFC 10-307] analyzing entity Barrel_Shifter_gti
INFO: [VRFC 10-307] analyzing entity WB_Mux_Bit
INFO: [VRFC 10-307] analyzing entity WB_Mux
INFO: [VRFC 10-307] analyzing entity Data_Read_Steering
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_gti
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic
INFO: [VRFC 10-307] analyzing entity Streaming_AXI
INFO: [VRFC 10-307] analyzing entity exception_registers
INFO: [VRFC 10-307] analyzing entity exception_registers_gti
INFO: [VRFC 10-307] analyzing entity FPU_ADDSUB
INFO: [VRFC 10-307] analyzing entity FPU_DIV
INFO: [VRFC 10-307] analyzing entity FPU_MUL
INFO: [VRFC 10-307] analyzing entity fpu_conv
INFO: [VRFC 10-307] analyzing entity fpu_sqrt
INFO: [VRFC 10-307] analyzing entity Fpu
INFO: [VRFC 10-307] analyzing entity PVR
INFO: [VRFC 10-307] analyzing entity Result_Mux_Bit
INFO: [VRFC 10-307] analyzing entity Result_Mux
INFO: [VRFC 10-307] analyzing entity stack_protection
INFO: [VRFC 10-307] analyzing entity Data_Flow
INFO: [VRFC 10-307] analyzing entity Data_Flow_gti
INFO: [VRFC 10-307] analyzing entity jump_logic
INFO: [VRFC 10-307] analyzing entity Decode
INFO: [VRFC 10-307] analyzing entity Decode_gti
INFO: [VRFC 10-307] analyzing entity address_hit
INFO: [VRFC 10-307] analyzing entity address_data_hit
INFO: [VRFC 10-307] analyzing entity Debug
INFO: [VRFC 10-307] analyzing entity Debug_Profile
INFO: [VRFC 10-307] analyzing entity debug_stat_counter
INFO: [VRFC 10-307] analyzing entity Debug_Stat
INFO: [VRFC 10-307] analyzing entity Debug_Trace
INFO: [VRFC 10-307] analyzing entity DAXI_interface
INFO: [VRFC 10-307] analyzing entity IAXI_Interface
INFO: [VRFC 10-307] analyzing entity RAM_Module
INFO: [VRFC 10-307] analyzing entity LRU_Module
INFO: [VRFC 10-307] analyzing entity victim_cache
INFO: [VRFC 10-307] analyzing entity stream_cache
INFO: [VRFC 10-307] analyzing entity Cache_Interface
INFO: [VRFC 10-307] analyzing entity Icache
INFO: [VRFC 10-307] analyzing entity DCache
INFO: [VRFC 10-307] analyzing entity DCache_gti
INFO: [VRFC 10-307] analyzing entity cache_valid_bit_detect
INFO: [VRFC 10-307] analyzing entity cachehit_detect
INFO: [VRFC 10-307] analyzing entity DCache_wb
INFO: [VRFC 10-307] analyzing entity instr_mux
INFO: [VRFC 10-307] analyzing entity read_data_mux
INFO: [VRFC 10-307] analyzing entity interrupt_mode_converter
INFO: [VRFC 10-307] analyzing entity MMU_TLB
INFO: [VRFC 10-307] analyzing entity MMU_UTLB_RAM
INFO: [VRFC 10-307] analyzing entity MMU_UTLB
INFO: [VRFC 10-307] analyzing entity MMU
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Area
INFO: [VRFC 10-307] analyzing entity MicroBlaze_GTi
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Core
INFO: [VRFC 10-307] analyzing entity MicroBlaze
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/sim/programator_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/d6c0f905/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v3_0
INFO: [VRFC 10-307] analyzing entity lmb_v10
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/sim/programator_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/sim/programator_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_primitives.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity ParityEnable
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity pselect
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity pselect_mask
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity axi_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity lmb_mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v4_0
INFO: [VRFC 10-307] analyzing entity lmb_bram_if_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_bram_if_cntlr_0/sim/programator_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_bram_if_cntlr_0/sim/programator_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_2
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_lmb_bram_0/sim/programator_lmb_bram_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_lmb_bram_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/ipif_pkg.vhd" into library axi_lite_ipif_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd" into library axi_lite_ipif_v3_0
INFO: [VRFC 10-307] analyzing entity pselect_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd" into library axi_lite_ipif_v3_0
INFO: [VRFC 10-307] analyzing entity address_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v3_0
INFO: [VRFC 10-307] analyzing entity slave_attachment
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v3_0
INFO: [VRFC 10-307] analyzing entity axi_lite_ipif
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/double_synchronizer.vhd" into library axi_intc_v4_1
INFO: [VRFC 10-307] analyzing entity double_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/shared_ram_ivar.vhd" into library axi_intc_v4_1
INFO: [VRFC 10-307] analyzing entity shared_ram_ivar
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/pulse_synchronizer.vhd" into library axi_intc_v4_1
INFO: [VRFC 10-307] analyzing entity pulse_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/intc_core.vhd" into library axi_intc_v4_1
INFO: [VRFC 10-307] analyzing entity intc_core
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/axi_intc.vhd" into library axi_intc_v4_1
INFO: [VRFC 10-307] analyzing entity axi_intc
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/sim/programator_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_microblaze_0_axi_intc_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xlconcat
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_xlconcat_0/sim/programator_microblaze_0_xlconcat_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_microblaze_0_xlconcat_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm_primitives.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_or_vec
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity select_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/arbiter.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity Arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/srl_fifo.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/bus_master.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/jtag_control.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity JTAG_CONTROL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm_core.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity MDM_Core
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm.vhd" into library mdm_v3_2
INFO: [VRFC 10-307] analyzing entity MDM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/sim/programator_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_clk_wiz_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity sequence
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/sim/programator_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_rst_clk_wiz_1_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_pkg_v1_0/22b9c58c/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity dynshreg_i_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_tx.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity uartlite_tx
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_rx.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity uartlite_rx
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/baudrate.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity baudrate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_core.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity uartlite_core
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd" into library axi_uartlite_v2_0
INFO: [VRFC 10-307] analyzing entity axi_uartlite
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/sim/programator_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_axi_uartlite_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/dist_mem_gen_v8_0/afecfcf1/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/async_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity async_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd" into library lib_fifo_v1_0
INFO: [VRFC 10-307] analyzing entity sync_fifo_fg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/dd9a9dbd/hdl/src/vhdl/interrupt_control.vhd" into library interrupt_control_v3_1
INFO: [VRFC 10-307] analyzing entity interrupt_control
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/comp_defs.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/pselect_f.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity pselect_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/counter_f.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity counter_f
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/soft_reset.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity soft_reset
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_cross_clk_sync.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity xip_cross_clk_sync
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/reset_sync_module.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity reset_sync_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_status_slave_sel_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_startup_block.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_startup_block
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_receive_transmit_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_receive_transmit_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_occupancy_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_occupancy_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_mode_control_logic.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_mode_control_logic
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_mode_0_module.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_mode_0_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_look_up_logic.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_look_up_logic
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_fifo_ifmodule.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_fifo_ifmodule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_cntrl_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_cntrl_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_address_decoder.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_address_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity cross_clk_sync_fifo_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity cross_clk_sync_fifo_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_status_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity xip_status_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_cntrl_reg.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity xip_cntrl_reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_core_interface.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity qspi_core_interface
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_qspi_xip_if.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity axi_qspi_xip_if
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_qspi_enhanced_mode.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity axi_qspi_enhanced_mode
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_quad_spi.vhd" into library axi_quad_spi_v3_2
INFO: [VRFC 10-307] analyzing entity axi_quad_spi
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/sim/programator_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_axi_quad_spi_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd" into library axi_gpio_v2_0
INFO: [VRFC 10-307] analyzing entity GPIO_Core
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd" into library axi_gpio_v2_0
INFO: [VRFC 10-307] analyzing entity axi_gpio
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/sim/programator_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/sim/programator_rst_mig_7series_0_81M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programator_rst_mig_7series_0_81M_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/hdl/programator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_1JC7RRV
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_OLLEX1
INFO: [VRFC 10-307] analyzing entity m02_couplers_imp_9WPVS6
INFO: [VRFC 10-307] analyzing entity m03_couplers_imp_1GA4IWO
INFO: [VRFC 10-307] analyzing entity m04_couplers_imp_1N91880
INFO: [VRFC 10-307] analyzing entity microblaze_0_local_memory_imp_AZ9XMY
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_C21CGB
INFO: [VRFC 10-307] analyzing entity s01_couplers_imp_1E4KUS5
INFO: [VRFC 10-307] analyzing entity s02_couplers_imp_1LMU9ME
INFO: [VRFC 10-307] analyzing entity programator_microblaze_0_axi_periph_0
INFO: [VRFC 10-307] analyzing entity programator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/marker_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity marker_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/DIO_module_mock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIO_module_mock
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/7seg_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ss_driver
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/top_lvl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_lvl
WARNING: [VRFC 10-280] actual for formal port en_cpu is neither a static name nor a globally static expression [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/new/top_lvl.vhd:216]
