// Seed: 3069741468
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output uwire id_2
);
  assign id_2 = id_0;
  assign module_1.id_15 = 0;
endmodule
module module_0 #(
    parameter id_11 = 32'd55,
    parameter id_6  = 32'd90
) (
    output tri1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wire _id_6,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 _id_11,
    output wor id_12,
    input uwire module_1,
    input wor id_14,
    input uwire id_15,
    output wire id_16,
    output uwire id_17
);
  logic [id_6  -  id_11  (  ) : -1 'b0] id_19 = id_15;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_16
  );
endmodule
