

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_LabelSelect_hls_0'
================================================================
* Date:           Wed Mar 26 22:47:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_LabelSelect_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.159 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.300 us|  0.300 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43  |StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3  |       11|       11|  0.220 us|  0.220 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      18|    125|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43  |StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3  |        0|   0|  18|  125|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                               |                                                                          |        0|   0|  18|  125|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |in0_V_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_V_TDATA_blk_n          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  49|         10|    3|         10|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  5|   0|    5|          0|
    |grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43_ap_start_reg  |  1|   0|    1|          0|
    |select_ln509_loc_fu_32                                                                           |  8|   0|    8|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            | 14|   0|   14|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |                  Source Object                 |    C Type    |
+--------------+-----+-----+--------------+------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_LabelSelect_hls_0|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  StreamingDataflowPartition_1_LabelSelect_hls_0|  return value|
|in0_V_TDATA   |   in|    8|          axis|                                           in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|                                           in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|                                           in0_V|       pointer|
|out_V_TDATA   |  out|    8|          axis|                                           out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|                                           out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|                                           out_V|       pointer|
+--------------+-----+-----+--------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln509_loc = alloca i64 1"   --->   Operation 6 'alloca' 'select_ln509_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 7 [2/2] (5.08ns)   --->   "%call_ln0 = call void @StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3, i8 %in0_V, i8 %select_ln509_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 8 [1/2] (4.91ns)   --->   "%call_ln0 = call void @StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3, i8 %in0_V, i8 %select_ln509_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.57>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln509_loc_load = load i8 %select_ln509_loc"   --->   Operation 9 'load' 'select_ln509_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [2/2] (1.57ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %select_ln509_loc_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 10 'write' 'write_ln528' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>

State 5 <SV = 4> <Delay = 1.57>
ST_5 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:12]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:12]   --->   Operation 12 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in0_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (1.57ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %select_ln509_loc_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:528->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 17 'write' 'write_ln528' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:19]   --->   Operation 18 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
select_ln509_loc      (alloca       ) [ 001110]
call_ln0              (call         ) [ 000000]
select_ln509_loc_load (load         ) [ 000001]
spectopmodule_ln12    (spectopmodule) [ 000000]
specinterface_ln12    (specinterface) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000]
specinterface_ln0     (specinterface) [ 000000]
specbitsmap_ln0       (specbitsmap  ) [ 000000]
write_ln528           (write        ) [ 000000]
ret_ln19              (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="select_ln509_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="select_ln509_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln528/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="0"/>
<pin id="46" dir="0" index="2" bw="8" slack="1"/>
<pin id="47" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="select_ln509_loc_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="3"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="select_ln509_loc_load/4 "/>
</bind>
</comp>

<comp id="54" class="1005" name="select_ln509_loc_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="1"/>
<pin id="56" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln509_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="53"><net_src comp="50" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="57"><net_src comp="32" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="59"><net_src comp="54" pin="1"/><net_sink comp="50" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {5 }
 - Input state : 
	Port: StreamingDataflowPartition_1_LabelSelect_hls_0 : in0_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		write_ln528 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|
| Operation|                                   Functional Unit                                  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|
|   call   | grp_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_43 |    16   |    51   |
|----------|------------------------------------------------------------------------------------|---------|---------|
|   write  |                                   grp_write_fu_36                                  |    0    |    0    |
|----------|------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                    |    16   |    51   |
|----------|------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|select_ln509_loc_reg_54|    8   |
+-----------------------+--------+
|         Total         |    8   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   16   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   51   |
+-----------+--------+--------+
