<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_Filters_0_Opcode</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_Filters_0_Opcode</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Packet Probe register Opcode is a 4-bit register that selects candidate packets based on packet opcodes (0 disables the filter):</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp54988b4bdf84c5b572eb2141b5d511f5"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN"></a></p>
<p>Selects RD packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0deb668878f0432cf866a51d3859d20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga0deb668878f0432cf866a51d3859d20f">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0deb668878f0432cf866a51d3859d20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f420535e3ec9d8a2ff61dc1b595d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga40f420535e3ec9d8a2ff61dc1b595d15">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga40f420535e3ec9d8a2ff61dc1b595d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2b3ceffd9816ec4b1509a667f0c41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6d2b3ceffd9816ec4b1509a667f0c41a">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6d2b3ceffd9816ec4b1509a667f0c41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f7a2fe49e26271584edc2679797ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga90f7a2fe49e26271584edc2679797ae0">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga90f7a2fe49e26271584edc2679797ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f612e8eaec1d0ca1f867355b2278a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga3f612e8eaec1d0ca1f867355b2278a65">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga3f612e8eaec1d0ca1f867355b2278a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f565f507bffef79a81fe14b628d34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga02f565f507bffef79a81fe14b628d34e">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga02f565f507bffef79a81fe14b628d34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae84ab78a98b4b6ff22396dd86d0314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaeae84ab78a98b4b6ff22396dd86d0314">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gaeae84ab78a98b4b6ff22396dd86d0314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482eca73bd0524ac8dd9a336e2f40b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga482eca73bd0524ac8dd9a336e2f40b34">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga482eca73bd0524ac8dd9a336e2f40b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WREN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpecaeb43ad11488be663aa87c5a4b5dd5"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN"></a></p>
<p>Selects WR packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga62dcb991d45590fa6238536a94d4fc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga62dcb991d45590fa6238536a94d4fc62">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga62dcb991d45590fa6238536a94d4fc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5c2d6cc996ca793d0d8dbcc9956c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga1a5c2d6cc996ca793d0d8dbcc9956c63">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1a5c2d6cc996ca793d0d8dbcc9956c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e623d883faa9f1eb81f6beb1dc945d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gae5e623d883faa9f1eb81f6beb1dc945d">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae5e623d883faa9f1eb81f6beb1dc945d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6033b5c7a01219e46303efc553b02f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6033b5c7a01219e46303efc553b02f20">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga6033b5c7a01219e46303efc553b02f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a403a1a4fba2a561ed2a9875ebb412f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga1a403a1a4fba2a561ed2a9875ebb412f">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga1a403a1a4fba2a561ed2a9875ebb412f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274f05e06dade1a77f23f72712ce24d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga274f05e06dade1a77f23f72712ce24d7">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga274f05e06dade1a77f23f72712ce24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac508bebda83078944f40640ea132a3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gac508bebda83078944f40640ea132a3ba">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gac508bebda83078944f40640ea132a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa7931311d410690a043388bfb56a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga9aa7931311d410690a043388bfb56a73">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga9aa7931311d410690a043388bfb56a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LOCKEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0e8b4d5ac16901b9770df64db6db40a4"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN"></a></p>
<p>Selects RDX-WR, RDL, WRC and Linked sequence.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9c59e92751758e3c2be36f3b90113a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga9c59e92751758e3c2be36f3b90113a16">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c59e92751758e3c2be36f3b90113a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6ce89415d975d268f9bf1c3ca808ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga5b6ce89415d975d268f9bf1c3ca808ad">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5b6ce89415d975d268f9bf1c3ca808ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581fbd361c1109734d1e169fa9789f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga581fbd361c1109734d1e169fa9789f7e">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga581fbd361c1109734d1e169fa9789f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46004b3693f8ac459954e57c4476fe3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga46004b3693f8ac459954e57c4476fe3b">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga46004b3693f8ac459954e57c4476fe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4eab89fcb4ff90ed31f165b067c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga8c4eab89fcb4ff90ed31f165b067c802">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga8c4eab89fcb4ff90ed31f165b067c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ee6a3996943133d95be88a4b6935c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga4d2ee6a3996943133d95be88a4b6935c">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4d2ee6a3996943133d95be88a4b6935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46de6906cda181d6e72805330355490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gae46de6906cda181d6e72805330355490">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gae46de6906cda181d6e72805330355490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7c09a04a2787437fe20645c79c67d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga2f7c09a04a2787437fe20645c79c67d1">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga2f7c09a04a2787437fe20645c79c67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : URGEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa592e1ccda1277c714a7781b80b59cbb"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN"></a></p>
<p>Selects URG packets (urgency).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga564b4510e3d654a2b4e30834a04af91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga564b4510e3d654a2b4e30834a04af91a">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga564b4510e3d654a2b4e30834a04af91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b58e656312c4d00c716e9c2e7202a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga42b58e656312c4d00c716e9c2e7202a4">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga42b58e656312c4d00c716e9c2e7202a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf799e5732c7750ae013960d6ad521343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaf799e5732c7750ae013960d6ad521343">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf799e5732c7750ae013960d6ad521343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabae1c4b1d488441ef371d838492d790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaabae1c4b1d488441ef371d838492d790">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gaabae1c4b1d488441ef371d838492d790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a195b497b48ef49878fb79491983d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga51a195b497b48ef49878fb79491983d5">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga51a195b497b48ef49878fb79491983d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2662cbe12b2d953f4518176ea5611f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga2662cbe12b2d953f4518176ea5611f63">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2662cbe12b2d953f4518176ea5611f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ebdb8f3d46e8493f0a25b38f876aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga42ebdb8f3d46e8493f0a25b38f876aed">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga42ebdb8f3d46e8493f0a25b38f876aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d919980433d1c944fd3a00f3f61ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga23d919980433d1c944fd3a00f3f61ab8">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga23d919980433d1c944fd3a00f3f61ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab67fb21989056b212924c5f0f1afecfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gab67fb21989056b212924c5f0f1afecfb">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab67fb21989056b212924c5f0f1afecfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacffde1b556d76c5cd85e69b115e327eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gacffde1b556d76c5cd85e69b115e327eb">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_OFST</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:gacffde1b556d76c5cd85e69b115e327eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6d02c525362ca18f0c860849af083040"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6d02c525362ca18f0c860849af083040">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_t</a></td></tr>
<tr class="separator:ga6d02c525362ca18f0c860849af083040"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5e4b97cd0c54ad0b75170ba26e93c67e"></a>uint32_t</td>
<td class="fieldname">
RDEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a796306e138cf60bbcba3080f6dd52bb0"></a>uint32_t</td>
<td class="fieldname">
WREN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2f3950d5fc7d22e000a708b8c3990d92"></a>uint32_t</td>
<td class="fieldname">
LOCKEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5de323cc400c114e93b114b6c9fb07e4"></a>uint32_t</td>
<td class="fieldname">
URGEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a20405a383dbae509a834ef3be65f7c1b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga0deb668878f0432cf866a51d3859d20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40f420535e3ec9d8a2ff61dc1b595d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6d2b3ceffd9816ec4b1509a667f0c41a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga90f7a2fe49e26271584edc2679797ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3f612e8eaec1d0ca1f867355b2278a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02f565f507bffef79a81fe14b628d34e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeae84ab78a98b4b6ff22396dd86d0314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga482eca73bd0524ac8dd9a336e2f40b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga62dcb991d45590fa6238536a94d4fc62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a5c2d6cc996ca793d0d8dbcc9956c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5e623d883faa9f1eb81f6beb1dc945d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6033b5c7a01219e46303efc553b02f20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1a403a1a4fba2a561ed2a9875ebb412f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga274f05e06dade1a77f23f72712ce24d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac508bebda83078944f40640ea132a3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9aa7931311d410690a043388bfb56a73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9c59e92751758e3c2be36f3b90113a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b6ce89415d975d268f9bf1c3ca808ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga581fbd361c1109734d1e169fa9789f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46004b3693f8ac459954e57c4476fe3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8c4eab89fcb4ff90ed31f165b067c802"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4d2ee6a3996943133d95be88a4b6935c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae46de6906cda181d6e72805330355490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2f7c09a04a2787437fe20645c79c67d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga564b4510e3d654a2b4e30834a04af91a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42b58e656312c4d00c716e9c2e7202a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf799e5732c7750ae013960d6ad521343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabae1c4b1d488441ef371d838492d790"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga51a195b497b48ef49878fb79491983d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2662cbe12b2d953f4518176ea5611f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42ebdb8f3d46e8493f0a25b38f876aed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga23d919980433d1c944fd3a00f3f61ab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab67fb21989056b212924c5f0f1afecfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE</a> register. </p>

</div>
</div>
<a class="anchor" id="gacffde1b556d76c5cd85e69b115e327eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_OFST&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6d02c525362ca18f0c860849af083040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6d02c525362ca18f0c860849af083040">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
