

================================================================
== Vitis HLS Report for 'depthwise'
================================================================
* Date:           Mon Jun 27 16:03:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        depthwise
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2229|    11679|  22.290 us|  0.117 ms|  2230|  11680|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- SaveDWKernelNLOOP     |       60|       60|          20|          -|          -|     3|        no|
        | + SaveDWKernelYLOOP    |       18|       18|           6|          -|          -|     3|        no|
        |  ++ SaveDWKernelXLOOP  |        3|        3|           1|          1|          1|     3|       yes|
        |- SaveMapYLOOP          |      156|      156|          52|          -|          -|     3|        no|
        | + SaveMapXLOOP         |       50|       50|          10|          -|          -|     5|        no|
        |  ++ SaveMapNLOOP       |        7|        7|           6|          1|          1|     3|       yes|
        |- DWOutYLOOP            |     2010|    11460|  402 ~ 2292|          -|          -|     5|        no|
        | + DWOutXLOOP           |      400|     2290|    80 ~ 458|          -|          -|     5|        no|
        |  ++ DWChannelLOOP      |       78|      456|    26 ~ 152|          -|          -|     3|        no|
        |   +++ DWKernelYLOOP    |       24|      150|      8 ~ 50|          -|          -|     3|        no|
        |    ++++ DWKernelXLOOP  |        6|       48|      2 ~ 16|          -|          -|     3|        no|
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|   1102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     330|    100|    -|
|Memory           |       68|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    681|    -|
|Register         |        -|    -|    1724|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       68|    6|    2054|   2043|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       24|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U2  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  330| 100|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +-------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                 |                 Module                 |      Expression     |
    +-------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_14s_14ns_14s_14ns_14_4_1_U6  |ama_addmuladd_14s_14ns_14s_14ns_14_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1_U3  |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1_U8  |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_2ns_18ns_18s_18ns_18_4_1_U5  |ama_addmuladd_2ns_18ns_18s_18ns_18_4_1  |  i0 + (i1 + i2) * i3|
    |mac_muladd_4s_4s_8ns_8_4_1_U7              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mul_mul_14s_14s_14_4_1_U4                  |mul_mul_14s_14s_14_4_1                  |              i0 * i1|
    +-------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |featureMap_V_U  |featureMap_V  |       64|  0|   0|    0|  258048|    4|     1|      1032192|
    |filter_V_U      |filter_V      |        4|  0|   0|    0|   13824|    4|     1|        55296|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |              |       68|  0|   0|    0|  271872|    8|     2|      1087488|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_2_fu_1178_p2            |         +|   0|  0|  25|          18|          18|
    |add_ln109_fu_1152_p2              |         +|   0|  0|  10|           2|           2|
    |add_ln116_fu_1256_p2              |         +|   0|  0|  10|           2|           2|
    |count_1_fu_869_p2                 |         +|   0|  0|  39|          32|           1|
    |kn_3_fu_1083_p2                   |         +|   0|  0|  39|          32|           1|
    |kx_2_fu_1303_p2                   |         +|   0|  0|  39|          32|           1|
    |ky_2_fu_1130_p2                   |         +|   0|  0|  39|          32|           1|
    |n_4_fu_834_p2                     |         +|   0|  0|  39|          32|           1|
    |n_7_fu_1003_p2                    |         +|   0|  0|  39|          32|           1|
    |outMapXSize_fu_930_p2             |         +|   0|  0|  16|          16|           1|
    |outMapYSize_fu_920_p2             |         +|   0|  0|  16|          16|           1|
    |sub81_fu_952_p2                   |         +|   0|  0|  24|          17|           2|
    |x_5_fu_1021_p2                    |         +|   0|  0|  39|          32|           1|
    |x_6_fu_885_p2                     |         +|   0|  0|  39|          32|           1|
    |x_8_fu_1071_p2                    |         +|   0|  0|  39|          32|           1|
    |y_5_fu_891_p2                     |         +|   0|  0|  39|          32|           1|
    |y_6_fu_897_p2                     |         +|   0|  0|  10|           2|           1|
    |y_8_fu_1059_p2                    |         +|   0|  0|  39|          32|           1|
    |sub_ln84_fu_916_p2                |         -|   0|  0|  16|          16|          16|
    |sub_ln85_fu_926_p2                |         -|   0|  0|  16|          16|          16|
    |and_ln107_fu_1215_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_1245_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln120_fu_1281_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state33_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state34                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_read_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op158_read_state8    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op328_write_state34  |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_1095_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln102_fu_1100_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln103_fu_1105_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln104_fu_1110_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln105_fu_1115_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln107_1_fu_1120_p2           |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln107_fu_1209_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln112_1_fu_1239_p2           |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln112_fu_1233_p2             |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln113_fu_1251_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln47_fu_819_p2               |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln49_fu_828_p2               |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln51_fu_840_p2               |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln54_fu_846_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln55_fu_851_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln56_fu_856_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln67_fu_903_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln68_fu_972_p2               |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln70_fu_978_p2               |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln73_fu_984_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln74_fu_989_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln87_fu_1037_p2              |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln89_fu_1053_p2              |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln91_fu_1065_p2              |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln94_fu_1077_p2              |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln97_fu_1089_p2              |      icmp|   0|  0|  18|          32|           2|
    |ap_block_state33                  |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_1203_p2               |        or|   0|  0|  32|          32|          32|
    |accum_V_4_fu_1227_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_7_fu_1286_p3              |    select|   0|  0|   8|           1|           1|
    |grp_fu_1339_p2                    |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1102|        1279|         569|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |accum_V_fu_144                  |   14|          3|    8|         24|
    |ap_NS_fsm                       |  134|         30|    1|         30|
    |ap_enable_reg_pp1_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5         |    9|          2|    1|          2|
    |ap_phi_mux_kn_4_phi_fu_699_p16  |    9|          2|   32|         64|
    |ap_phi_mux_kx_1_phi_fu_764_p16  |    9|          2|   32|         64|
    |ap_phi_mux_ky_3_phi_fu_732_p16  |    9|          2|   32|         64|
    |ap_phi_mux_n_3_phi_fu_363_p8    |   14|          3|   32|         96|
    |ap_phi_mux_n_5_phi_fu_416_p4    |    9|          2|   32|         64|
    |ap_phi_mux_n_6_phi_fu_443_p6    |   14|          3|   32|         96|
    |ap_phi_mux_x_12_phi_fu_667_p16  |    9|          2|   32|         64|
    |ap_phi_mux_x_3_phi_fu_326_p8    |   14|          3|   32|         96|
    |ap_phi_mux_x_4_phi_fu_404_p4    |    9|          2|   32|         64|
    |ap_phi_mux_y_12_phi_fu_635_p16  |    9|          2|   32|         64|
    |ap_phi_mux_y_3_phi_fu_344_p8    |   14|          3|   32|         96|
    |count_fu_132                    |    9|          2|   32|         64|
    |featureMap_V_address0           |   20|          4|   18|         72|
    |featureMap_V_d0                 |   14|          3|    4|         12|
    |filter_V_address0               |   14|          3|   14|         42|
    |kn_1_reg_548                    |    9|          2|   32|         64|
    |kn_2_reg_595                    |    9|          2|   32|         64|
    |kn_4_reg_694                    |   14|          3|   32|         96|
    |kn_reg_512                      |    9|          2|   32|         64|
    |kx_1_reg_759                    |   20|          4|   32|        128|
    |kx_reg_618                      |    9|          2|   32|         64|
    |ky_1_reg_607                    |    9|          2|   32|         64|
    |ky_3_reg_726                    |   20|          4|   32|        128|
    |ky_reg_559                      |    9|          2|   32|         64|
    |n_1_reg_278                     |    9|          2|   32|         64|
    |n_2_reg_311                     |    9|          2|   32|         64|
    |n_5_reg_412                     |    9|          2|   32|         64|
    |n_reg_254                       |    9|          2|   32|         64|
    |strm_in_TDATA_blk_n             |    9|          2|    1|          2|
    |strm_out_TDATA_blk_n            |    9|          2|    1|          2|
    |x_10_reg_536                    |    9|          2|   32|         64|
    |x_11_reg_583                    |    9|          2|   32|         64|
    |x_12_reg_662                    |   14|          3|   32|         96|
    |x_1_reg_389                     |    9|          2|   32|         64|
    |x_2_reg_477                     |    9|          2|   32|         64|
    |x_4_reg_401                     |    9|          2|   32|         64|
    |x_7_reg_501                     |    9|          2|   32|         64|
    |x_9_reg_424                     |   14|          3|   32|         96|
    |x_reg_289                       |    9|          2|   32|         64|
    |y_10_reg_524                    |    9|          2|   32|         64|
    |y_11_reg_571                    |    9|          2|   32|         64|
    |y_12_reg_630                    |   14|          3|   32|         96|
    |y_1_reg_300                     |    9|          2|   32|         64|
    |y_2_reg_378                     |    9|          2|    2|          4|
    |y_4_reg_454                     |    9|          2|   32|         64|
    |y_7_reg_466                     |    9|          2|   32|         64|
    |y_9_reg_489                     |    9|          2|   32|         64|
    |y_reg_266                       |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  681|        149| 1395|       3264|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |accum_V_4_reg_1666       |   8|   0|    8|          0|
    |accum_V_5_reg_1494       |   8|   0|    8|          0|
    |accum_V_fu_144           |   8|   0|    8|          0|
    |add_ln109_1_reg_1628     |  18|   0|   18|          0|
    |and_ln112_reg_1673       |   1|   0|    1|          0|
    |ap_CS_fsm                |  29|   0|   29|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5  |   1|   0|    1|          0|
    |conv48_reg_1484          |  32|   0|   32|          0|
    |conv59_reg_1489          |  32|   0|   32|          0|
    |count_fu_132             |  32|   0|   32|          0|
    |empty_21_reg_1402        |  16|   0|   16|          0|
    |empty_22_reg_1407        |  16|   0|   16|          0|
    |empty_23_reg_1413        |  16|   0|   16|          0|
    |empty_25_reg_1426        |  18|   0|   18|          0|
    |empty_28_reg_1535        |  18|   0|   18|          0|
    |empty_reg_1396           |  14|   0|   14|          0|
    |icmp_ln101_reg_1575      |   1|   0|    1|          0|
    |icmp_ln102_reg_1579      |   1|   0|    1|          0|
    |icmp_ln103_reg_1583      |   1|   0|    1|          0|
    |icmp_ln104_reg_1587      |   1|   0|    1|          0|
    |icmp_ln105_reg_1591      |   1|   0|    1|          0|
    |icmp_ln107_1_reg_1595    |   1|   0|    1|          0|
    |icmp_ln113_reg_1677      |   1|   0|    1|          0|
    |icmp_ln70_reg_1508       |   1|   0|    1|          0|
    |icmp_ln73_reg_1512       |   1|   0|    1|          0|
    |icmp_ln74_reg_1516       |   1|   0|    1|          0|
    |kn_1_reg_548             |  32|   0|   32|          0|
    |kn_2_reg_595             |  32|   0|   32|          0|
    |kn_4_reg_694             |  32|   0|   32|          0|
    |kn_reg_512               |  32|   0|   32|          0|
    |kx_1_reg_759             |  32|   0|   32|          0|
    |kx_reg_618               |  32|   0|   32|          0|
    |ky_1_reg_607             |  32|   0|   32|          0|
    |ky_3_reg_726             |  32|   0|   32|          0|
    |ky_reg_559               |  32|   0|   32|          0|
    |n_1_reg_278              |  32|   0|   32|          0|
    |n_2_reg_311              |  32|   0|   32|          0|
    |n_5_reg_412              |  32|   0|   32|          0|
    |n_7_reg_1525             |  32|   0|   32|          0|
    |n_reg_254                |  32|   0|   32|          0|
    |sext_ln87_reg_1499       |  32|   0|   32|          0|
    |tmp_data_V_reg_1418      |  32|   0|   32|          0|
    |trunc_ln109_reg_1606     |  18|   0|   18|          0|
    |trunc_ln36_2_reg_1622    |  18|   0|   18|          0|
    |trunc_ln36_reg_1617      |   2|   0|    2|          0|
    |trunc_ln69_2_reg_1520    |   4|   0|    4|          0|
    |trunc_ln70_reg_1530      |  18|   0|   18|          0|
    |x_10_reg_536             |  32|   0|   32|          0|
    |x_11_reg_583             |  32|   0|   32|          0|
    |x_12_reg_662             |  32|   0|   32|          0|
    |x_1_reg_389              |  32|   0|   32|          0|
    |x_2_reg_477              |  32|   0|   32|          0|
    |x_4_reg_401              |  32|   0|   32|          0|
    |x_7_reg_501              |  32|   0|   32|          0|
    |x_9_reg_424              |  32|   0|   32|          0|
    |x_reg_289                |  32|   0|   32|          0|
    |y_10_reg_524             |  32|   0|   32|          0|
    |y_11_reg_571             |  32|   0|   32|          0|
    |y_12_reg_630             |  32|   0|   32|          0|
    |y_1_reg_300              |  32|   0|   32|          0|
    |y_2_reg_378              |   2|   0|    2|          0|
    |y_4_reg_454              |  32|   0|   32|          0|
    |y_6_reg_1464             |   2|   0|    2|          0|
    |y_7_reg_466              |  32|   0|   32|          0|
    |y_9_reg_489              |  32|   0|   32|          0|
    |y_reg_266                |  32|   0|   32|          0|
    |zext_ln67_reg_1472       |   2|   0|   18|         16|
    |icmp_ln70_reg_1508       |  64|  32|    1|          0|
    |icmp_ln73_reg_1512       |  64|  32|    1|          0|
    |icmp_ln74_reg_1516       |  64|  32|    1|          0|
    |trunc_ln69_2_reg_1520    |  64|  32|    4|          0|
    |trunc_ln70_reg_1530      |  64|  32|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1724| 160| 1445|         16|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|          depthwise|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|          depthwise|  return value|
|strm_in_TDATA    |   in|   32|          axis|   strm_in_V_data_V|       pointer|
|strm_in_TVALID   |   in|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TREADY   |  out|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TLAST    |   in|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TKEEP    |   in|    4|          axis|   strm_in_V_keep_V|       pointer|
|strm_in_TSTRB    |   in|    4|          axis|   strm_in_V_strb_V|       pointer|
|strm_out_TDATA   |  out|   32|          axis|  strm_out_V_data_V|       pointer|
|strm_out_TVALID  |  out|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TREADY  |   in|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TLAST   |  out|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TKEEP   |  out|    4|          axis|  strm_out_V_keep_V|       pointer|
|strm_out_TSTRB   |  out|    4|          axis|  strm_out_V_strb_V|       pointer|
|kernelN          |   in|   32|       ap_none|            kernelN|        scalar|
|kernelSize       |   in|   32|       ap_none|         kernelSize|        scalar|
|mapSizeX         |   in|   32|       ap_none|           mapSizeX|        scalar|
|mapSizeY         |   in|   32|       ap_none|           mapSizeY|        scalar|
|relu             |   in|    1|       ap_none|               relu|        scalar|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 6, States = { 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 4 
5 --> 3 
6 --> 7 15 
7 --> 8 6 
8 --> 14 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 7 
15 --> 16 
16 --> 17 15 
17 --> 18 16 
18 --> 19 17 
19 --> 34 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 34 31 33 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 35 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu"   --->   Operation 36 'read' 'relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY"   --->   Operation 37 'read' 'mapSizeY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX"   --->   Operation 38 'read' 'mapSizeX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize"   --->   Operation 39 'read' 'kernelSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN"   --->   Operation 40 'read' 'kernelN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i32 %kernelSize_read"   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %mapSizeX_read"   --->   Operation 42 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %kernelSize_read"   --->   Operation 43 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %mapSizeY_read"   --->   Operation 44 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 45 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty_5, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty_5, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%filter_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:32]   --->   Operation 67 'alloca' 'filter_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_1 : Operation 68 [1/1] (3.25ns)   --->   "%featureMap_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:34]   --->   Operation 68 'alloca' 'featureMap_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_24 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 69 'read' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_24"   --->   Operation 70 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 0, i32 %count" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 71 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%n = phi i32 0, void, i32 %n_4, void"   --->   Operation 73 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp_slt  i32 %n, i32 1536" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 74 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.preheader.preheader, void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 75 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 77 'specloopname' 'specloopname_ln49' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 78 'br' 'br_ln49' <Predicate = (icmp_ln47)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%empty_25 = trunc i32 %mapSizeX_read"   --->   Operation 79 'trunc' 'empty_25' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln67 = br void %.preheader" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 80 'br' 'br_ln67' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%y = phi i32 0, void, i32 %y_5, void"   --->   Operation 81 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%n_1 = phi i32 %n, void, i32 %n_2, void"   --->   Operation 82 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp_slt  i32 %y, i32 3" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 83 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void, void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 86 'specloopname' 'specloopname_ln51' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln51 = br void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 87 'br' 'br_ln51' <Predicate = (icmp_ln49)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%n_4 = add i32 %n_1, i32 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 88 'add' 'n_4' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 89 'br' 'br_ln47' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.72>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%x = phi i32 0, void, i32 %x_6, void %._crit_edge"   --->   Operation 90 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%y_1 = phi i32 %y, void, i32 %y_3, void %._crit_edge"   --->   Operation 91 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%n_2 = phi i32 %n_1, void, i32 %n_3, void %._crit_edge"   --->   Operation 92 'phi' 'n_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (2.47ns)   --->   "%icmp_ln51 = icmp_slt  i32 %x, i32 3" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 93 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void, void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 94 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 95 'specpipeline' 'specpipeline_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 97 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_slt  i32 %n_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 98 'icmp' 'icmp_ln54' <Predicate = (icmp_ln51)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.58ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 99 'br' 'br_ln54' <Predicate = (icmp_ln51)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_slt  i32 %y_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 100 'icmp' 'icmp_ln55' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 101 'br' 'br_ln55' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 1.58>
ST_4 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_slt  i32 %x, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:56]   --->   Operation 102 'icmp' 'icmp_ln56' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %._crit_edge, void" [../Sources/depthwise/depthwise.cpp:56]   --->   Operation 103 'br' 'br_ln56' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55)> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 104 'load' 'count_load' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_26 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 105 'read' 'empty_26' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i41 %empty_26"   --->   Operation 106 'extractvalue' 'tmp_data_V_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %tmp_data_V_1"   --->   Operation 107 'trunc' 'trunc_ln69_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.55ns)   --->   "%count_1 = add i32 %count_load, i32 1" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 108 'add' 'count_1' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %count_load" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 109 'zext' 'zext_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i4 %filter_V, i64 0, i64 %zext_ln59" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 110 'getelementptr' 'filter_V_addr' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln59 = store i4 %trunc_ln69_1, i14 %filter_V_addr" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 111 'store' 'store_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_4 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %count_1, i32 %count" [../Sources/depthwise/depthwise.cpp:59]   --->   Operation 112 'store' 'store_ln59' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 1.58>
ST_4 : Operation 113 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln51 & icmp_ln54 & icmp_ln55 & icmp_ln56)> <Delay = 1.58>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%x_3 = phi i32 %x, void, i32 %x, void, i32 %x, void, i32 3, void"   --->   Operation 114 'phi' 'x_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%y_3 = phi i32 %y_1, void, i32 %y_1, void, i32 3, void, i32 %y_1, void"   --->   Operation 115 'phi' 'y_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%n_3 = phi i32 %n_2, void, i32 1536, void, i32 %n_2, void, i32 %n_2, void"   --->   Operation 116 'phi' 'n_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.55ns)   --->   "%x_6 = add i32 %x_3, i32 1" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 117 'add' 'x_6' <Predicate = (icmp_ln51)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln51 = br void" [../Sources/depthwise/depthwise.cpp:51]   --->   Operation 118 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 119 [1/1] (2.55ns)   --->   "%y_5 = add i32 %y_1, i32 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 119 'add' 'y_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 120 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 5.98>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%y_2 = phi i2 %y_6, void, i2 0, void %.preheader.preheader"   --->   Operation 121 'phi' 'y_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.56ns)   --->   "%y_6 = add i2 %y_2, i2 1" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 122 'add' 'y_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.95ns)   --->   "%icmp_ln67 = icmp_eq  i2 %y_2, i2 3" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 123 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split, void" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 125 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %y_2" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 126 'zext' 'zext_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 127 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 128 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.58>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%accum_V = alloca i32 1"   --->   Operation 129 'alloca' 'accum_V' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%bias_V = trunc i32 %tmp_data_V"   --->   Operation 130 'trunc' 'bias_V' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84 = sub i16 %empty_23, i16 %empty_22" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 131 'sub' 'sub_ln84' <Predicate = (icmp_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 132 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapYSize = add i16 %sub_ln84, i16 1" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 132 'add' 'outMapYSize' <Predicate = (icmp_ln67)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln85 = sub i16 %empty_21, i16 %empty_22" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 133 'sub' 'sub_ln85' <Predicate = (icmp_ln67)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 134 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapXSize = add i16 %sub_ln85, i16 1" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 134 'add' 'outMapXSize' <Predicate = (icmp_ln67)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%conv48 = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 135 'sext' 'conv48' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%outMapYSize_cast = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 136 'sext' 'outMapYSize_cast' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%conv59 = sext i16 %outMapXSize" [../Sources/depthwise/depthwise.cpp:85]   --->   Operation 137 'sext' 'conv59' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%accum_V_5 = sext i4 %bias_V"   --->   Operation 138 'sext' 'accum_V_5' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (2.07ns)   --->   "%sub81 = add i17 %outMapYSize_cast, i17 131071" [../Sources/depthwise/depthwise.cpp:84]   --->   Operation 139 'add' 'sub81' <Predicate = (icmp_ln67)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i17 %sub81" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 140 'sext' 'sext_ln87' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln87 = br void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 141 'br' 'br_ln87' <Predicate = (icmp_ln67)> <Delay = 1.58>

State 7 <SV = 3> <Delay = 2.44>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%x_1 = phi i32 0, void %.split, i32 %x_5, void"   --->   Operation 142 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_1, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 143 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (2.44ns)   --->   "%icmp_ln68 = icmp_slt  i22 %tmp_2, i22 1" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 144 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void, void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 145 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 147 'specloopname' 'specloopname_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 148 'br' 'br_ln70' <Predicate = (icmp_ln68)> <Delay = 1.58>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.91>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%x_4 = phi i32 %x_1, void, i32 %x_9, void %._crit_edge11"   --->   Operation 150 'phi' 'x_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%n_5 = phi i32 0, void, i32 %n_7, void %._crit_edge11"   --->   Operation 151 'phi' 'n_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln70 = icmp_slt  i32 %n_5, i32 1536" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 152 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void, void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_slt  i32 %x_4, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 154 'icmp' 'icmp_ln73' <Predicate = (icmp_ln70)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %._crit_edge11, void" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 155 'br' 'br_ln73' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_8 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln74 = icmp_slt  i32 %n_5, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:74]   --->   Operation 156 'icmp' 'icmp_ln74' <Predicate = (icmp_ln70 & icmp_ln73)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %._crit_edge11, void" [../Sources/depthwise/depthwise.cpp:74]   --->   Operation 157 'br' 'br_ln74' <Predicate = (icmp_ln70 & icmp_ln73)> <Delay = 1.58>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%empty_27 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 158 'read' 'empty_27' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i41 %empty_27"   --->   Operation 159 'extractvalue' 'tmp_data_V_2' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i32 %tmp_data_V_2"   --->   Operation 160 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln77 = mul i32 %n_5, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 161 'mul' 'mul_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge11"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.58>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%x_9 = phi i32 %x_4, void, i32 1024, void, i32 %x_4, void"   --->   Operation 163 'phi' 'x_9' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node n_7)   --->   "%n_6 = phi i32 %n_5, void, i32 %n_5, void, i32 1536, void"   --->   Operation 164 'phi' 'n_6' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.55ns) (out node of the LUT)   --->   "%n_7 = add i32 %n_6, i32 1" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 165 'add' 'n_7' <Predicate = (icmp_ln70)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 166 'br' 'br_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 6.91>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %x_4" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 167 'trunc' 'trunc_ln70' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 168 'specpipeline' 'specpipeline_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../Sources/depthwise/depthwise.cpp:73]   --->   Operation 170 'specloopname' 'specloopname_ln73' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (6.91ns)   --->   "%mul_ln77 = mul i32 %n_5, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 171 'mul' 'mul_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %mul_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 172 'trunc' 'empty_28' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 2.70>
ST_10 : Operation 173 [1/1] (1.65ns) (grouped into DSP with root node add_ln77)   --->   "%tmp = add i18 %empty_28, i18 %zext_ln67" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 173 'add' 'tmp' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 174 [3/3] (1.05ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 174 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 1.05>
ST_11 : Operation 175 [2/3] (1.05ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 175 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 2.10>
ST_12 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln77)   --->   "%tmp4_cast = mul i18 %tmp, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 176 'mul' 'tmp4_cast' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln77 = add i18 %tmp4_cast, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 177 'add' 'add_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 9> <Delay = 5.35>
ST_13 : Operation 178 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln77 = add i18 %tmp4_cast, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 178 'add' 'add_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i18 %add_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 179 'zext' 'zext_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%featureMap_V_addr = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln77" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 180 'getelementptr' 'featureMap_V_addr' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln77 = store i4 %trunc_ln69_2, i18 %featureMap_V_addr" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 181 'store' 'store_ln77' <Predicate = (icmp_ln70 & icmp_ln73 & icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>

State 14 <SV = 5> <Delay = 2.55>
ST_14 : Operation 182 [1/1] (2.55ns)   --->   "%x_5 = add i32 %x_4, i32 1" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 182 'add' 'x_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln68 = br void" [../Sources/depthwise/depthwise.cpp:68]   --->   Operation 183 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.44>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%y_4 = phi i32 0, void, i32 %y_8, void"   --->   Operation 184 'phi' 'y_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %y_4, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 185 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln87 = icmp_slt  i22 %tmp_1, i22 1" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 186 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void, void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 187 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 189 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln89 = br void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 190 'br' 'br_ln89' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [../Sources/depthwise/depthwise.cpp:134]   --->   Operation 191 'ret' 'ret_ln134' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.55>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%y_7 = phi i32 %y_4, void, i32 %y_9, void"   --->   Operation 192 'phi' 'y_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%x_2 = phi i32 0, void, i32 %x_8, void"   --->   Operation 193 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 194 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln89 = icmp_slt  i22 %tmp_3, i22 1" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 195 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 196 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 198 'specloopname' 'specloopname_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 199 'br' 'br_ln91' <Predicate = (icmp_ln89)> <Delay = 1.58>
ST_16 : Operation 200 [1/1] (2.55ns)   --->   "%y_8 = add i32 %y_7, i32 1" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 200 'add' 'y_8' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [../Sources/depthwise/depthwise.cpp:87]   --->   Operation 201 'br' 'br_ln87' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.55>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%y_9 = phi i32 %y_7, void, i32 %y_10, void"   --->   Operation 202 'phi' 'y_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%x_7 = phi i32 %x_2, void, i32 %x_10, void"   --->   Operation 203 'phi' 'x_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%kn = phi i32 0, void, i32 %kn_3, void"   --->   Operation 204 'phi' 'kn' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln91 = icmp_slt  i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 205 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void, void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 206 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 207 'specpipeline' 'specpipeline_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 208 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 209 'specloopname' 'specloopname_ln94' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln94 = br void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 210 'br' 'br_ln94' <Predicate = (icmp_ln91)> <Delay = 1.58>
ST_17 : Operation 211 [1/1] (2.55ns)   --->   "%x_8 = add i32 %x_7, i32 1" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 211 'add' 'x_8' <Predicate = (!icmp_ln91)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 212 'br' 'br_ln89' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.55>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%y_10 = phi i32 %y_9, void, i32 %y_11, void"   --->   Operation 213 'phi' 'y_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%x_10 = phi i32 %x_7, void, i32 %x_11, void"   --->   Operation 214 'phi' 'x_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%kn_1 = phi i32 %kn, void, i32 %kn_2, void"   --->   Operation 215 'phi' 'kn_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%ky = phi i32 0, void, i32 %ky_2, void"   --->   Operation 216 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (2.47ns)   --->   "%icmp_ln94 = icmp_slt  i32 %ky, i32 3" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 217 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void, void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 218 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 220 'specloopname' 'specloopname_ln97' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.58ns)   --->   "%br_ln97 = br void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 221 'br' 'br_ln97' <Predicate = (icmp_ln94)> <Delay = 1.58>
ST_18 : Operation 222 [1/1] (2.55ns)   --->   "%kn_3 = add i32 %kn_1, i32 1" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 222 'add' 'kn_3' <Predicate = (!icmp_ln94)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [../Sources/depthwise/depthwise.cpp:91]   --->   Operation 223 'br' 'br_ln91' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 6.91>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%y_11 = phi i32 %y_10, void, i32 %y_12, void %._crit_edge13"   --->   Operation 224 'phi' 'y_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%x_11 = phi i32 %x_10, void, i32 %x_12, void %._crit_edge13"   --->   Operation 225 'phi' 'x_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%kn_2 = phi i32 %kn_1, void, i32 %kn_4, void %._crit_edge13"   --->   Operation 226 'phi' 'kn_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%ky_1 = phi i32 %ky, void, i32 %ky_3, void %._crit_edge13"   --->   Operation 227 'phi' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%kx = phi i32 0, void, i32 %kx_2, void %._crit_edge13"   --->   Operation 228 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_slt  i32 %kx, i32 3" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 229 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void, void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 230 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 232 'specloopname' 'specloopname_ln101' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_slt  i32 %y_11, i32 %conv48" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 233 'icmp' 'icmp_ln101' <Predicate = (icmp_ln97)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (1.70ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 234 'br' 'br_ln101' <Predicate = (icmp_ln97)> <Delay = 1.70>
ST_19 : Operation 235 [1/1] (2.47ns)   --->   "%icmp_ln102 = icmp_slt  i32 %x_11, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 235 'icmp' 'icmp_ln102' <Predicate = (icmp_ln97 & icmp_ln101)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/1] (1.70ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 236 'br' 'br_ln102' <Predicate = (icmp_ln97 & icmp_ln101)> <Delay = 1.70>
ST_19 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln103 = icmp_slt  i32 %kn_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:103]   --->   Operation 237 'icmp' 'icmp_ln103' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.70ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:103]   --->   Operation 238 'br' 'br_ln103' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102)> <Delay = 1.70>
ST_19 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln104 = icmp_slt  i32 %ky_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:104]   --->   Operation 239 'icmp' 'icmp_ln104' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (1.70ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %._crit_edge13, void" [../Sources/depthwise/depthwise.cpp:104]   --->   Operation 240 'br' 'br_ln104' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103)> <Delay = 1.70>
ST_19 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_slt  i32 %kx, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 241 'icmp' 'icmp_ln105' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (1.70ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %._crit_edge13, void %_ifconv" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 242 'br' 'br_ln105' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104)> <Delay = 1.70>
ST_19 : Operation 243 [1/1] (2.47ns)   --->   "%icmp_ln107_1 = icmp_slt  i32 %x_11, i32 %conv59" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 243 'icmp' 'icmp_ln107_1' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [2/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_2, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 244 'mul' 'mul_ln109' <Predicate = (icmp_ln97 & icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (2.55ns)   --->   "%ky_2 = add i32 %ky_1, i32 1" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 245 'add' 'ky_2' <Predicate = (!icmp_ln97)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln94 = br void" [../Sources/depthwise/depthwise.cpp:94]   --->   Operation 246 'br' 'br_ln94' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 20 <SV = 8> <Delay = 6.91>
ST_20 : Operation 247 [1/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_2, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 247 'mul' 'mul_ln109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i32 %mul_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 248 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = trunc i32 %kn_2" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 249 'trunc' 'trunc_ln36_4' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_20 : Operation 250 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 250 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 9> <Delay = 2.15>
ST_21 : Operation 251 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 251 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 10> <Delay = 4.26>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %y_11" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 252 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i32 %ky_1" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 253 'trunc' 'trunc_ln36_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (1.56ns)   --->   "%add_ln109 = add i2 %trunc_ln36_1, i2 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 254 'add' 'add_ln109' <Predicate = (icmp_ln107_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%and_ln109_cast = zext i2 %add_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 255 'zext' 'and_ln109_cast' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (1.65ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp5 = add i18 %and_ln109_cast, i18 %trunc_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 256 'add' 'tmp5' <Predicate = (icmp_ln107_1)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 257 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 257 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 258 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 258 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 11> <Delay = 2.70>
ST_23 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 259 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 260 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109_1 = mul i14 %trunc_ln36_4, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 260 'mul' 'mul_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = trunc i32 %ky_1" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 261 'trunc' 'trunc_ln36_5' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (1.65ns) (grouped into DSP with root node add_ln109_4)   --->   "%add_ln109_3 = add i14 %mul_ln109_1, i14 %trunc_ln36_5" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 262 'add' 'add_ln109_3' <Predicate = (icmp_ln107_1)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 263 [3/3] (1.05ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 263 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 12> <Delay = 2.10>
ST_24 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_1)   --->   "%tmp6_cast = mul i18 %tmp5, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 264 'mul' 'tmp6_cast' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i32 %x_11" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 265 'trunc' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_1 = add i18 %trunc_ln36_2, i18 %tmp6_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 266 'add' 'add_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 267 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 13> <Delay = 2.10>
ST_25 : Operation 268 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_1 = add i18 %trunc_ln36_2, i18 %tmp6_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 268 'add' 'add_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln109_4)   --->   "%mul_ln109_2 = mul i14 %add_ln109_3, i14 %empty" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 269 'mul' 'mul_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = trunc i32 %kx" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 270 'trunc' 'trunc_ln36_6' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_25 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_4 = add i14 %mul_ln109_2, i14 %trunc_ln36_6" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 271 'add' 'add_ln109_4' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 14> <Delay = 5.39>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i32 %kx" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 272 'trunc' 'trunc_ln36_3' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (2.13ns)   --->   "%add_ln109_2 = add i18 %add_ln109_1, i18 %trunc_ln36_3" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 273 'add' 'add_ln109_2' <Predicate = (icmp_ln107_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i18 %add_ln109_2" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 274 'zext' 'zext_ln109' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109_4 = add i14 %mul_ln109_2, i14 %trunc_ln36_6" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 275 'add' 'add_ln109_4' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i14 %add_ln109_4" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 276 'zext' 'zext_ln109_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%featureMap_V_addr_1 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln109"   --->   Operation 277 'getelementptr' 'featureMap_V_addr_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 278 [2/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 278 'load' 'lhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln109_1"   --->   Operation 279 'getelementptr' 'filter_V_addr_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_26 : Operation 280 [2/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 280 'load' 'rhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>

State 27 <SV = 15> <Delay = 4.30>
ST_27 : Operation 281 [1/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 281 'load' 'lhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i4 %lhs"   --->   Operation 282 'sext' 'sext_ln215' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_27 : Operation 283 [1/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 283 'load' 'rhs' <Predicate = (icmp_ln107_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 13824> <RAM>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %rhs"   --->   Operation 284 'sext' 'sext_ln215_1' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_27 : Operation 285 [3/3] (1.05ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 285 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 16> <Delay = 1.05>
ST_28 : Operation 286 [2/3] (1.05ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 286 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 17> <Delay = 5.82>
ST_29 : Operation 287 [1/1] (0.00ns)   --->   "%accum_V_load = load i8 %accum_V" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 287 'load' 'accum_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln107)   --->   "%or_ln107 = or i32 %kx, i32 %ky_1" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 288 'or' 'or_ln107' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln107 = icmp_eq  i32 %or_ln107, i32 0" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 289 'icmp' 'icmp_ln107' <Predicate = (icmp_ln107_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node accum_V_2)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 290 'and' 'and_ln107' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 291 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_2 = select i1 %and_ln107, i8 %accum_V_5, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 291 'select' 'accum_V_2' <Predicate = (icmp_ln107_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 292 [1/3] (0.00ns) (grouped into DSP with root node accum_V_3)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 292 'mul' 'ret' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 293 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_3 = add i8 %ret, i8 %accum_V_2"   --->   Operation 293 'add' 'accum_V_3' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 18> <Delay = 5.03>
ST_30 : Operation 294 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_3 = add i8 %ret, i8 %accum_V_2"   --->   Operation 294 'add' 'accum_V_3' <Predicate = (icmp_ln107_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 295 [1/1] (1.24ns)   --->   "%accum_V_4 = select i1 %icmp_ln107_1, i8 %accum_V_3, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:107]   --->   Operation 295 'select' 'accum_V_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 296 [1/1] (2.47ns)   --->   "%icmp_ln112 = icmp_eq  i32 %ky_1, i32 2" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 296 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (2.47ns)   --->   "%icmp_ln112_1 = icmp_eq  i32 %kx, i32 2" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 297 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (0.97ns)   --->   "%and_ln112 = and i1 %icmp_ln112, i1 %icmp_ln112_1" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 298 'and' 'and_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112, void %_ifconv.._crit_edge13_crit_edge, void" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 299 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 300 [1/1] (1.58ns)   --->   "%store_ln112 = store i8 %accum_V_4, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 300 'store' 'store_ln112' <Predicate = (!and_ln112)> <Delay = 1.58>
ST_30 : Operation 301 [1/1] (1.70ns)   --->   "%br_ln112 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 301 'br' 'br_ln112' <Predicate = (!and_ln112)> <Delay = 1.70>
ST_30 : Operation 302 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp_slt  i32 %y_11, i32 %sext_ln87" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 302 'icmp' 'icmp_ln113' <Predicate = (and_ln112)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %._crit_edge20, void" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 303 'br' 'br_ln113' <Predicate = (and_ln112)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (1.56ns)   --->   "%add_ln116 = add i2 %trunc_ln36, i2 3" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 304 'add' 'add_ln116' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%and_ln116_cast = zext i2 %add_ln116" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 305 'zext' 'and_ln116_cast' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (1.65ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp7 = add i18 %trunc_ln109, i18 %and_ln116_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 306 'add' 'tmp7' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 307 [3/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 307 'mul' 'tmp8_cast' <Predicate = (and_ln112 & icmp_ln113)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 19> <Delay = 1.05>
ST_31 : Operation 308 [2/3] (1.05ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 308 'mul' 'tmp8_cast' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 20> <Delay = 2.10>
ST_32 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node add_ln116_1)   --->   "%tmp8_cast = mul i18 %tmp7, i18 %empty_25" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 309 'mul' 'tmp8_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i18 %tmp8_cast, i18 %trunc_ln36_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 310 'add' 'add_ln116_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 21> <Delay = 5.35>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%empty_29 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 311 'read' 'empty_29' <Predicate = (icmp_ln113)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i41 %empty_29"   --->   Operation 312 'extractvalue' 'tmp_data_V_3' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %tmp_data_V_3"   --->   Operation 313 'trunc' 'trunc_ln69' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 314 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln116_1 = add i18 %tmp8_cast, i18 %trunc_ln36_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 314 'add' 'add_ln116_1' <Predicate = (icmp_ln113)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i18 %add_ln116_1" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 315 'zext' 'zext_ln116' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%featureMap_V_addr_2 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln116" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 316 'getelementptr' 'featureMap_V_addr_2' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln116 = store i4 %trunc_ln69, i18 %featureMap_V_addr_2" [../Sources/depthwise/depthwise.cpp:116]   --->   Operation 317 'store' 'store_ln116' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 258048> <RAM>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge20" [../Sources/depthwise/depthwise.cpp:117]   --->   Operation 318 'br' 'br_ln117' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln107_1, void %._crit_edge20.._crit_edge13_crit_edge, void" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 319 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (1.58ns)   --->   "%store_ln119 = store i8 %accum_V_4, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 320 'store' 'store_ln119' <Predicate = (!icmp_ln107_1)> <Delay = 1.58>
ST_33 : Operation 321 [1/1] (1.70ns)   --->   "%br_ln119 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 321 'br' 'br_ln119' <Predicate = (!icmp_ln107_1)> <Delay = 1.70>
ST_33 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %accum_V_4, i32 7"   --->   Operation 322 'bitselect' 'tmp_4' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%and_ln120 = and i1 %tmp_4, i1 %relu_read" [../Sources/depthwise/depthwise.cpp:120]   --->   Operation 323 'and' 'and_ln120' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 324 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_7 = select i1 %and_ln120, i8 0, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:120]   --->   Operation 324 'select' 'accum_V_7' <Predicate = (icmp_ln107_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i8 %accum_V_7"   --->   Operation 325 'sext' 'sext_ln69' <Predicate = (icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 326 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 326 'write' 'write_ln304' <Predicate = (icmp_ln107_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln126 = store i8 %accum_V_7, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 327 'store' 'store_ln126' <Predicate = (icmp_ln107_1)> <Delay = 1.58>

State 34 <SV = 22> <Delay = 4.25>
ST_34 : Operation 328 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 328 'write' 'write_ln304' <Predicate = (icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105 & and_ln112 & icmp_ln107_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 329 [1/1] (1.70ns)   --->   "%br_ln126 = br void %._crit_edge13" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 329 'br' 'br_ln126' <Predicate = (icmp_ln101 & icmp_ln102 & icmp_ln103 & icmp_ln104 & icmp_ln105 & and_ln112 & icmp_ln107_1)> <Delay = 1.70>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%y_12 = phi i32 %y_11, void, i32 1024, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void, i32 %y_11, void %_ifconv.._crit_edge13_crit_edge, i32 %y_11, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 330 'phi' 'y_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%x_12 = phi i32 %x_11, void, i32 %x_11, void, i32 1024, void, i32 %x_11, void, i32 %x_11, void, i32 %x_11, void, i32 %x_11, void %_ifconv.._crit_edge13_crit_edge, i32 %x_11, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 331 'phi' 'x_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%kn_4 = phi i32 %kn_2, void, i32 %kn_2, void, i32 %kn_2, void, i32 1536, void, i32 %kn_2, void, i32 %kn_2, void, i32 %kn_2, void %_ifconv.._crit_edge13_crit_edge, i32 %kn_2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 332 'phi' 'kn_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%ky_3 = phi i32 2, void, i32 %ky_1, void, i32 %ky_1, void, i32 %ky_1, void, i32 3, void, i32 %ky_1, void, i32 %ky_1, void %_ifconv.._crit_edge13_crit_edge, i32 2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 333 'phi' 'ky_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%kx_1 = phi i32 2, void, i32 %kx, void, i32 %kx, void, i32 %kx, void, i32 %kx, void, i32 3, void, i32 %kx, void %_ifconv.._crit_edge13_crit_edge, i32 2, void %._crit_edge20.._crit_edge13_crit_edge"   --->   Operation 334 'phi' 'kx_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (2.55ns)   --->   "%kx_2 = add i32 %kx_1, i32 1" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 335 'add' 'kx_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln97 = br void" [../Sources/depthwise/depthwise.cpp:97]   --->   Operation 336 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernelN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapSizeX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapSizeY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                   (alloca           ) [ 01111100000000000000000000000000000]
relu_read               (read             ) [ 00111111111111111111111111111111111]
mapSizeY_read           (read             ) [ 00111111111111111111111111111111111]
mapSizeX_read           (read             ) [ 00111111111111111111111111111111111]
kernelSize_read         (read             ) [ 00111111111111111111111111111111111]
kernelN_read            (read             ) [ 00111111111111111111111111111111111]
empty                   (trunc            ) [ 00111111111111111111111111111111111]
empty_21                (trunc            ) [ 00111111111111100000000000000000000]
empty_22                (trunc            ) [ 00111111111111100000000000000000000]
empty_23                (trunc            ) [ 00111111111111100000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000]
filter_V                (alloca           ) [ 00111111111111111111111111111111111]
featureMap_V            (alloca           ) [ 00111111111111111111111111111111111]
empty_24                (read             ) [ 00000000000000000000000000000000000]
tmp_data_V              (extractvalue     ) [ 00111111111111100000000000000000000]
store_ln47              (store            ) [ 00000000000000000000000000000000000]
br_ln47                 (br               ) [ 01111100000000000000000000000000000]
n                       (phi              ) [ 00111100000000000000000000000000000]
icmp_ln47               (icmp             ) [ 00111100000000000000000000000000000]
br_ln47                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln49  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln49       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln49                 (br               ) [ 00111100000000000000000000000000000]
empty_25                (trunc            ) [ 00000011111111111111111111111111111]
br_ln67                 (br               ) [ 00111111111111100000000000000000000]
y                       (phi              ) [ 00011000000000000000000000000000000]
n_1                     (phi              ) [ 00011000000000000000000000000000000]
icmp_ln49               (icmp             ) [ 00111100000000000000000000000000000]
br_ln49                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln51  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln51       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln51                 (br               ) [ 00111100000000000000000000000000000]
n_4                     (add              ) [ 01111100000000000000000000000000000]
br_ln47                 (br               ) [ 01111100000000000000000000000000000]
x                       (phi              ) [ 00001000000000000000000000000000000]
y_1                     (phi              ) [ 00001100000000000000000000000000000]
n_2                     (phi              ) [ 00111100000000000000000000000000000]
icmp_ln51               (icmp             ) [ 00111100000000000000000000000000000]
br_ln51                 (br               ) [ 00000000000000000000000000000000000]
specpipeline_ln54       (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln54  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln54       (specloopname     ) [ 00000000000000000000000000000000000]
icmp_ln54               (icmp             ) [ 00111100000000000000000000000000000]
br_ln54                 (br               ) [ 00000000000000000000000000000000000]
icmp_ln55               (icmp             ) [ 00111100000000000000000000000000000]
br_ln55                 (br               ) [ 00000000000000000000000000000000000]
icmp_ln56               (icmp             ) [ 00111100000000000000000000000000000]
br_ln56                 (br               ) [ 00000000000000000000000000000000000]
count_load              (load             ) [ 00000000000000000000000000000000000]
empty_26                (read             ) [ 00000000000000000000000000000000000]
tmp_data_V_1            (extractvalue     ) [ 00000000000000000000000000000000000]
trunc_ln69_1            (trunc            ) [ 00000000000000000000000000000000000]
count_1                 (add              ) [ 00000000000000000000000000000000000]
zext_ln59               (zext             ) [ 00000000000000000000000000000000000]
filter_V_addr           (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln59              (store            ) [ 00000000000000000000000000000000000]
store_ln59              (store            ) [ 00000000000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000]
x_3                     (phi              ) [ 00000000000000000000000000000000000]
y_3                     (phi              ) [ 00111100000000000000000000000000000]
n_3                     (phi              ) [ 00111100000000000000000000000000000]
x_6                     (add              ) [ 00111100000000000000000000000000000]
br_ln51                 (br               ) [ 00111100000000000000000000000000000]
y_5                     (add              ) [ 00111100000000000000000000000000000]
br_ln49                 (br               ) [ 00111100000000000000000000000000000]
y_2                     (phi              ) [ 00000010000000000000000000000000000]
y_6                     (add              ) [ 00100011111111100000000000000000000]
icmp_ln67               (icmp             ) [ 00000011111111100000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln67                 (br               ) [ 00000000000000000000000000000000000]
zext_ln67               (zext             ) [ 00000001111111100000000000000000000]
specloopname_ln67       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln68                 (br               ) [ 00000011111111100000000000000000000]
accum_V                 (alloca           ) [ 00000000000000011111111111111111111]
bias_V                  (trunc            ) [ 00000000000000000000000000000000000]
sub_ln84                (sub              ) [ 00000000000000000000000000000000000]
outMapYSize             (add              ) [ 00000000000000000000000000000000000]
sub_ln85                (sub              ) [ 00000000000000000000000000000000000]
outMapXSize             (add              ) [ 00000000000000000000000000000000000]
conv48                  (sext             ) [ 00000000000000011111111111111111111]
outMapYSize_cast        (sext             ) [ 00000000000000000000000000000000000]
conv59                  (sext             ) [ 00000000000000011111111111111111111]
accum_V_5               (sext             ) [ 00000000000000011111111111111111111]
sub81                   (add              ) [ 00000000000000000000000000000000000]
sext_ln87               (sext             ) [ 00000000000000011111111111111111111]
br_ln87                 (br               ) [ 00000011111111111111111111111111111]
x_1                     (phi              ) [ 00000001111111000000000000000000000]
tmp_2                   (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln68               (icmp             ) [ 00000011111111100000000000000000000]
br_ln68                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln70  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln70       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln70                 (br               ) [ 00000011111111100000000000000000000]
br_ln0                  (br               ) [ 00100011111111100000000000000000000]
x_4                     (phi              ) [ 00000000111111100000000000000000000]
n_5                     (phi              ) [ 00000000111111000000000000000000000]
icmp_ln70               (icmp             ) [ 00000011111111100000000000000000000]
br_ln70                 (br               ) [ 00000000000000000000000000000000000]
icmp_ln73               (icmp             ) [ 00000011111111100000000000000000000]
br_ln73                 (br               ) [ 00000000000000000000000000000000000]
icmp_ln74               (icmp             ) [ 00000011111111100000000000000000000]
br_ln74                 (br               ) [ 00000000000000000000000000000000000]
empty_27                (read             ) [ 00000000000000000000000000000000000]
tmp_data_V_2            (extractvalue     ) [ 00000000000000000000000000000000000]
trunc_ln69_2            (trunc            ) [ 00000000111111000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000]
x_9                     (phi              ) [ 00000011111111100000000000000000000]
n_6                     (phi              ) [ 00000000000000000000000000000000000]
n_7                     (add              ) [ 00000011111111100000000000000000000]
br_ln70                 (br               ) [ 00000011111111100000000000000000000]
trunc_ln70              (trunc            ) [ 00000000101111000000000000000000000]
specpipeline_ln73       (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln73  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln73       (specloopname     ) [ 00000000000000000000000000000000000]
mul_ln77                (mul              ) [ 00000000000000000000000000000000000]
empty_28                (trunc            ) [ 00000000101000000000000000000000000]
tmp                     (add              ) [ 00000000100110000000000000000000000]
tmp4_cast               (mul              ) [ 00000000100001000000000000000000000]
add_ln77                (add              ) [ 00000000000000000000000000000000000]
zext_ln77               (zext             ) [ 00000000000000000000000000000000000]
featureMap_V_addr       (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln77              (store            ) [ 00000000000000000000000000000000000]
x_5                     (add              ) [ 00000011111111100000000000000000000]
br_ln68                 (br               ) [ 00000011111111100000000000000000000]
y_4                     (phi              ) [ 00000000000000011111111111111111111]
tmp_1                   (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln87               (icmp             ) [ 00000000000000011111111111111111111]
br_ln87                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln89  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln89       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln89                 (br               ) [ 00000000000000011111111111111111111]
ret_ln134               (ret              ) [ 00000000000000000000000000000000000]
y_7                     (phi              ) [ 00000000000000001111111111111111111]
x_2                     (phi              ) [ 00000000000000001111111111111111111]
tmp_3                   (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln89               (icmp             ) [ 00000000000000011111111111111111111]
br_ln89                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln91  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln91       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln91                 (br               ) [ 00000000000000011111111111111111111]
y_8                     (add              ) [ 00000010000000011111111111111111111]
br_ln87                 (br               ) [ 00000010000000011111111111111111111]
y_9                     (phi              ) [ 00000000000000011111111111111111111]
x_7                     (phi              ) [ 00000000000000000111111111111111111]
kn                      (phi              ) [ 00000000000000000111111111111111111]
icmp_ln91               (icmp             ) [ 00000000000000011111111111111111111]
br_ln91                 (br               ) [ 00000000000000000000000000000000000]
specpipeline_ln94       (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln94  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln94       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln94                 (br               ) [ 00000000000000011111111111111111111]
x_8                     (add              ) [ 00000000000000011111111111111111111]
br_ln89                 (br               ) [ 00000000000000011111111111111111111]
y_10                    (phi              ) [ 00000000000000011111111111111111111]
x_10                    (phi              ) [ 00000000000000011111111111111111111]
kn_1                    (phi              ) [ 00000000000000000011111111111111111]
ky                      (phi              ) [ 00000000000000000011111111111111111]
icmp_ln94               (icmp             ) [ 00000000000000011111111111111111111]
br_ln94                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln97  (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln97       (specloopname     ) [ 00000000000000000000000000000000000]
br_ln97                 (br               ) [ 00000000000000011111111111111111111]
kn_3                    (add              ) [ 00000000000000011111111111111111111]
br_ln91                 (br               ) [ 00000000000000011111111111111111111]
y_11                    (phi              ) [ 00000000000000011111111111111111111]
x_11                    (phi              ) [ 00000000000000011111111111111111111]
kn_2                    (phi              ) [ 00000000000000011111111111111111111]
ky_1                    (phi              ) [ 00000000000000000001111111111111111]
kx                      (phi              ) [ 00000000000000000001111111111111111]
icmp_ln97               (icmp             ) [ 00000000000000011111111111111111111]
br_ln97                 (br               ) [ 00000000000000000000000000000000000]
speclooptripcount_ln101 (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln101      (specloopname     ) [ 00000000000000000000000000000000000]
icmp_ln101              (icmp             ) [ 00000000000000011111111111111111111]
br_ln101                (br               ) [ 00000000000000011111111111111111111]
icmp_ln102              (icmp             ) [ 00000000000000011111111111111111111]
br_ln102                (br               ) [ 00000000000000011111111111111111111]
icmp_ln103              (icmp             ) [ 00000000000000011111111111111111111]
br_ln103                (br               ) [ 00000000000000011111111111111111111]
icmp_ln104              (icmp             ) [ 00000000000000011111111111111111111]
br_ln104                (br               ) [ 00000000000000011111111111111111111]
icmp_ln105              (icmp             ) [ 00000000000000011111111111111111111]
br_ln105                (br               ) [ 00000000000000011111111111111111111]
icmp_ln107_1            (icmp             ) [ 00000000000000000000111111111111111]
ky_2                    (add              ) [ 00000000000000011111111111111111111]
br_ln94                 (br               ) [ 00000000000000011111111111111111111]
mul_ln109               (mul              ) [ 00000000000000000000000000000000000]
trunc_ln109             (trunc            ) [ 00000000000000000000011111111110000]
trunc_ln36_4            (trunc            ) [ 00000000000000000000011100000000000]
trunc_ln36              (trunc            ) [ 00000000000000000000000111111110000]
trunc_ln36_1            (trunc            ) [ 00000000000000000000000000000000000]
add_ln109               (add              ) [ 00000000000000000000000000000000000]
and_ln109_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp5                    (add              ) [ 00000000000000000000000110000000000]
mul_ln109_1             (mul              ) [ 00000000000000000000000000000000000]
trunc_ln36_5            (trunc            ) [ 00000000000000000000000000000000000]
add_ln109_3             (add              ) [ 00000000000000000000000011000000000]
tmp6_cast               (mul              ) [ 00000000000000000000000001000000000]
trunc_ln36_2            (trunc            ) [ 00000000000000000000000001111111110]
add_ln109_1             (add              ) [ 00000000000000000000000000100000000]
mul_ln109_2             (mul              ) [ 00000000000000000000000000100000000]
trunc_ln36_6            (trunc            ) [ 00000000000000000000000000100000000]
trunc_ln36_3            (trunc            ) [ 00000000000000000000000000000000000]
add_ln109_2             (add              ) [ 00000000000000000000000000000000000]
zext_ln109              (zext             ) [ 00000000000000000000000000000000000]
add_ln109_4             (add              ) [ 00000000000000000000000000000000000]
zext_ln109_1            (zext             ) [ 00000000000000000000000000000000000]
featureMap_V_addr_1     (getelementptr    ) [ 00000000000000000000000000010000000]
filter_V_addr_1         (getelementptr    ) [ 00000000000000000000000000010000000]
lhs                     (load             ) [ 00000000000000000000000000000000000]
sext_ln215              (sext             ) [ 00000000000000000000000000001100000]
rhs                     (load             ) [ 00000000000000000000000000000000000]
sext_ln215_1            (sext             ) [ 00000000000000000000000000001100000]
accum_V_load            (load             ) [ 00000000000000000000000000000010000]
or_ln107                (or               ) [ 00000000000000000000000000000000000]
icmp_ln107              (icmp             ) [ 00000000000000000000000000000000000]
and_ln107               (and              ) [ 00000000000000000000000000000000000]
accum_V_2               (select           ) [ 00000000000000000000000000000010000]
ret                     (mul              ) [ 00000000000000000000000000000010000]
accum_V_3               (add              ) [ 00000000000000000000000000000000000]
accum_V_4               (select           ) [ 00000000000000000000000000000001110]
icmp_ln112              (icmp             ) [ 00000000000000000000000000000000000]
icmp_ln112_1            (icmp             ) [ 00000000000000000000000000000000000]
and_ln112               (and              ) [ 00000000000000011111111111111111111]
br_ln112                (br               ) [ 00000000000000000000000000000000000]
store_ln112             (store            ) [ 00000000000000000000000000000000000]
br_ln112                (br               ) [ 00000000000000011111111111111111111]
icmp_ln113              (icmp             ) [ 00000000000000011111111111111111111]
br_ln113                (br               ) [ 00000000000000000000000000000000000]
add_ln116               (add              ) [ 00000000000000000000000000000000000]
and_ln116_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp7                    (add              ) [ 00000000000000000000000000000001100]
tmp8_cast               (mul              ) [ 00000000000000011111111111111110011]
empty_29                (read             ) [ 00000000000000000000000000000000000]
tmp_data_V_3            (extractvalue     ) [ 00000000000000000000000000000000000]
trunc_ln69              (trunc            ) [ 00000000000000000000000000000000000]
add_ln116_1             (add              ) [ 00000000000000000000000000000000000]
zext_ln116              (zext             ) [ 00000000000000000000000000000000000]
featureMap_V_addr_2     (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln116             (store            ) [ 00000000000000000000000000000000000]
br_ln117                (br               ) [ 00000000000000000000000000000000000]
br_ln119                (br               ) [ 00000000000000000000000000000000000]
store_ln119             (store            ) [ 00000000000000000000000000000000000]
br_ln119                (br               ) [ 00000000000000011111111111111111111]
tmp_4                   (bitselect        ) [ 00000000000000000000000000000000000]
and_ln120               (and              ) [ 00000000000000000000000000000000000]
accum_V_7               (select           ) [ 00000000000000000000000000000000000]
sext_ln69               (sext             ) [ 00000000000000011111111111111110001]
store_ln126             (store            ) [ 00000000000000000000000000000000000]
write_ln304             (write            ) [ 00000000000000000000000000000000000]
br_ln126                (br               ) [ 00000000000000000000000000000000000]
y_12                    (phi              ) [ 00000000000000011111000000000000001]
x_12                    (phi              ) [ 00000000000000011111000000000000001]
kn_4                    (phi              ) [ 00000000000000011111000000000000001]
ky_3                    (phi              ) [ 00000000000000011111000000000000001]
kx_1                    (phi              ) [ 00000000000000000000000000000000001]
kx_2                    (add              ) [ 00000000000000011111111111111111111]
br_ln97                 (br               ) [ 00000000000000011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="strm_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernelN">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelN"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernelSize">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelSize"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mapSizeX">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapSizeX"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mapSizeY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapSizeY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="relu">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="count_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="filter_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="featureMap_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="featureMap_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="accum_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_V/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="relu_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mapSizeY_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapSizeY_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mapSizeX_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapSizeX_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="kernelSize_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelSize_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="kernelN_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelN_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="41" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_24/1 empty_26/4 empty_27/8 empty_29/33 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="4" slack="0"/>
<pin id="195" dir="0" index="4" bw="1" slack="0"/>
<pin id="196" dir="0" index="5" bw="8" slack="0"/>
<pin id="197" dir="0" index="6" bw="1" slack="0"/>
<pin id="198" dir="0" index="7" bw="1" slack="0"/>
<pin id="199" dir="0" index="8" bw="1" slack="0"/>
<pin id="200" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/33 "/>
</bind>
</comp>

<comp id="209" class="1004" name="filter_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln59/4 rhs/26 "/>
</bind>
</comp>

<comp id="221" class="1004" name="featureMap_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="18" slack="0"/>
<pin id="225" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln77/13 lhs/26 store_ln116/33 "/>
</bind>
</comp>

<comp id="233" class="1004" name="featureMap_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="18" slack="0"/>
<pin id="237" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_1/26 "/>
</bind>
</comp>

<comp id="240" class="1004" name="filter_V_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="14" slack="0"/>
<pin id="244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_1/26 "/>
</bind>
</comp>

<comp id="247" class="1004" name="featureMap_V_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="18" slack="0"/>
<pin id="251" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_2/33 "/>
</bind>
</comp>

<comp id="254" class="1005" name="n_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="n_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="y_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="y_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="n_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_1 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="n_1_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="x_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="y_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="y_1_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="311" class="1005" name="n_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_2 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="n_2_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_2/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="x_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="x_3 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="x_3_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="3" slack="0"/>
<pin id="334" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_3/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="y_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_3 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="y_3_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="3" slack="0"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="32" slack="0"/>
<pin id="352" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="n_3_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_3 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="n_3_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="12" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="32" slack="0"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="32" slack="0"/>
<pin id="371" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_3/4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="y_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="1"/>
<pin id="380" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_2 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="y_2_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_2/6 "/>
</bind>
</comp>

<comp id="389" class="1005" name="x_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="x_1_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="32" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="401" class="1005" name="x_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_4 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="x_4_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_4/8 "/>
</bind>
</comp>

<comp id="412" class="1005" name="n_5_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_5 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="n_5_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_5/8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="x_9_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_9 (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="x_9_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="12" slack="0"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="4" bw="32" slack="0"/>
<pin id="434" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_9/8 "/>
</bind>
</comp>

<comp id="440" class="1005" name="n_6_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="442" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="n_6 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="n_6_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="4" bw="12" slack="0"/>
<pin id="449" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_6/8 "/>
</bind>
</comp>

<comp id="454" class="1005" name="y_4_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_4 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="y_4_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_4/15 "/>
</bind>
</comp>

<comp id="466" class="1005" name="y_7_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_7 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="y_7_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="32" slack="1"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_7/16 "/>
</bind>
</comp>

<comp id="477" class="1005" name="x_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="x_2_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="32" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/16 "/>
</bind>
</comp>

<comp id="489" class="1005" name="y_9_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_9 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="y_9_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="32" slack="1"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_9/17 "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_7_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_7 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="x_7_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="32" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_7/17 "/>
</bind>
</comp>

<comp id="512" class="1005" name="kn_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="kn_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="32" slack="1"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn/17 "/>
</bind>
</comp>

<comp id="524" class="1005" name="y_10_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_10 (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="y_10_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="32" slack="1"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_10/18 "/>
</bind>
</comp>

<comp id="536" class="1005" name="x_10_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_10 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="x_10_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="32" slack="1"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_10/18 "/>
</bind>
</comp>

<comp id="548" class="1005" name="kn_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_1 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="kn_1_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="32" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn_1/18 "/>
</bind>
</comp>

<comp id="559" class="1005" name="ky_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="ky_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="1"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/18 "/>
</bind>
</comp>

<comp id="571" class="1005" name="y_11_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_11 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="y_11_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="32" slack="1"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_11/19 "/>
</bind>
</comp>

<comp id="583" class="1005" name="x_11_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_11 (phireg) "/>
</bind>
</comp>

<comp id="587" class="1004" name="x_11_phi_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="32" slack="1"/>
<pin id="591" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_11/19 "/>
</bind>
</comp>

<comp id="595" class="1005" name="kn_2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_2 (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="kn_2_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="32" slack="1"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn_2/19 "/>
</bind>
</comp>

<comp id="607" class="1005" name="ky_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="3"/>
<pin id="609" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ky_1 (phireg) "/>
</bind>
</comp>

<comp id="610" class="1004" name="ky_1_phi_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="32" slack="1"/>
<pin id="614" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky_1/19 "/>
</bind>
</comp>

<comp id="618" class="1005" name="kx_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="kx_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="32" slack="1"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/19 "/>
</bind>
</comp>

<comp id="630" class="1005" name="y_12_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_12 (phireg) "/>
</bind>
</comp>

<comp id="635" class="1004" name="y_12_phi_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="15"/>
<pin id="637" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="638" dir="0" index="2" bw="12" slack="15"/>
<pin id="639" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="4" bw="32" slack="15"/>
<pin id="641" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="6" bw="32" slack="15"/>
<pin id="643" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="8" bw="32" slack="15"/>
<pin id="645" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="10" bw="32" slack="15"/>
<pin id="647" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="12" bw="32" slack="15"/>
<pin id="649" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="14" bw="32" slack="15"/>
<pin id="651" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="16" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_12/34 "/>
</bind>
</comp>

<comp id="662" class="1005" name="x_12_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_12 (phireg) "/>
</bind>
</comp>

<comp id="667" class="1004" name="x_12_phi_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="15"/>
<pin id="669" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="670" dir="0" index="2" bw="32" slack="15"/>
<pin id="671" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="672" dir="0" index="4" bw="12" slack="15"/>
<pin id="673" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="674" dir="0" index="6" bw="32" slack="15"/>
<pin id="675" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="676" dir="0" index="8" bw="32" slack="15"/>
<pin id="677" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="10" bw="32" slack="15"/>
<pin id="679" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="12" bw="32" slack="15"/>
<pin id="681" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="14" bw="32" slack="15"/>
<pin id="683" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="16" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_12/34 "/>
</bind>
</comp>

<comp id="694" class="1005" name="kn_4_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_4 (phireg) "/>
</bind>
</comp>

<comp id="699" class="1004" name="kn_4_phi_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="15"/>
<pin id="701" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="2" bw="32" slack="15"/>
<pin id="703" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="704" dir="0" index="4" bw="32" slack="15"/>
<pin id="705" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="6" bw="12" slack="15"/>
<pin id="707" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="708" dir="0" index="8" bw="32" slack="15"/>
<pin id="709" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="10" bw="32" slack="15"/>
<pin id="711" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="12" bw="32" slack="15"/>
<pin id="713" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="14" bw="32" slack="15"/>
<pin id="715" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="716" dir="1" index="16" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn_4/34 "/>
</bind>
</comp>

<comp id="726" class="1005" name="ky_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ky_3 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="ky_3_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="32" slack="15"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="4" bw="32" slack="15"/>
<pin id="738" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="6" bw="32" slack="15"/>
<pin id="740" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="8" bw="3" slack="15"/>
<pin id="742" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="10" bw="32" slack="15"/>
<pin id="744" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="745" dir="0" index="12" bw="32" slack="15"/>
<pin id="746" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="14" bw="3" slack="1"/>
<pin id="748" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="749" dir="1" index="16" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky_3/34 "/>
</bind>
</comp>

<comp id="759" class="1005" name="kx_1_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kx_1 (phireg) "/>
</bind>
</comp>

<comp id="764" class="1004" name="kx_1_phi_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="0"/>
<pin id="766" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="767" dir="0" index="2" bw="32" slack="15"/>
<pin id="768" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="4" bw="32" slack="15"/>
<pin id="770" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="771" dir="0" index="6" bw="32" slack="15"/>
<pin id="772" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="773" dir="0" index="8" bw="32" slack="15"/>
<pin id="774" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="10" bw="3" slack="15"/>
<pin id="776" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="12" bw="32" slack="15"/>
<pin id="778" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="779" dir="0" index="14" bw="3" slack="1"/>
<pin id="780" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="781" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx_1/34 "/>
</bind>
</comp>

<comp id="790" class="1004" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="41" slack="0"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_1/4 tmp_data_V_2/8 tmp_data_V_3/33 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="8" slack="16"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/30 store_ln119/33 "/>
</bind>
</comp>

<comp id="798" class="1004" name="empty_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="empty_21_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="empty_22_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="empty_23_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="store_ln47_store_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln47_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="empty_25_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="icmp_ln49_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="n_4_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln51_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln54_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="3"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln55_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="3"/>
<pin id="854" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="icmp_ln56_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="3"/>
<pin id="859" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="count_load_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="3"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln69_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_1/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="count_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln59_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="store_ln59_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="3"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="x_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="y_5_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_5/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="y_6_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_6/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="icmp_ln67_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="2" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/6 "/>
</bind>
</comp>

<comp id="909" class="1004" name="zext_ln67_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="2" slack="0"/>
<pin id="911" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="bias_V_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="2"/>
<pin id="915" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bias_V/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sub_ln84_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="2"/>
<pin id="918" dir="0" index="1" bw="16" slack="2"/>
<pin id="919" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/6 "/>
</bind>
</comp>

<comp id="920" class="1004" name="outMapYSize_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outMapYSize/6 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sub_ln85_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="2"/>
<pin id="928" dir="0" index="1" bw="16" slack="2"/>
<pin id="929" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="outMapXSize_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outMapXSize/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="conv48_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv48/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="outMapYSize_cast_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="outMapYSize_cast/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="conv59_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv59/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="accum_V_5_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="0"/>
<pin id="950" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accum_V_5/6 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sub81_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub81/6 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln87_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="17" slack="0"/>
<pin id="960" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/6 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="22" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="0" index="2" bw="5" slack="0"/>
<pin id="966" dir="0" index="3" bw="6" slack="0"/>
<pin id="967" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="icmp_ln68_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="22" slack="0"/>
<pin id="974" dir="0" index="1" bw="22" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/7 "/>
</bind>
</comp>

<comp id="978" class="1004" name="icmp_ln70_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="32" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln73_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="4"/>
<pin id="987" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="icmp_ln74_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="4"/>
<pin id="992" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln69_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_2/8 "/>
</bind>
</comp>

<comp id="998" class="1004" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="4"/>
<pin id="1001" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77/8 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="n_7_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_7/8 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="trunc_ln70_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/9 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="empty_28_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln77_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="18" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/13 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="x_5_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/14 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="22" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="5" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln87_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="22" slack="0"/>
<pin id="1039" dir="0" index="1" bw="22" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/15 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_3_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="22" slack="0"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="0" index="2" bw="5" slack="0"/>
<pin id="1047" dir="0" index="3" bw="6" slack="0"/>
<pin id="1048" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="icmp_ln89_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="22" slack="0"/>
<pin id="1055" dir="0" index="1" bw="22" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/16 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="y_8_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_8/16 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="icmp_ln91_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="0"/>
<pin id="1067" dir="0" index="1" bw="32" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/17 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="x_8_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_8/17 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="icmp_ln94_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/18 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="kn_3_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kn_3/18 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="icmp_ln97_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="0" index="1" bw="32" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/19 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="icmp_ln101_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="5"/>
<pin id="1098" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/19 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="icmp_ln102_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="7"/>
<pin id="1103" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/19 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="icmp_ln103_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="0" index="1" bw="32" slack="7"/>
<pin id="1108" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/19 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="icmp_ln104_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="7"/>
<pin id="1113" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="icmp_ln105_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="7"/>
<pin id="1118" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/19 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln107_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="5"/>
<pin id="1123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107_1/19 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="grp_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="7"/>
<pin id="1128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/19 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="ky_2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ky_2/19 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="trunc_ln109_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/20 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="trunc_ln36_4_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="1"/>
<pin id="1142" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_4/20 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln36_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="3"/>
<pin id="1146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/22 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="trunc_ln36_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="3"/>
<pin id="1150" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_1/22 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="add_ln109_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="2" slack="0"/>
<pin id="1154" dir="0" index="1" bw="2" slack="0"/>
<pin id="1155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/22 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="and_ln109_cast_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="2" slack="0"/>
<pin id="1160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and_ln109_cast/22 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="trunc_ln36_5_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="4"/>
<pin id="1164" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_5/23 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="trunc_ln36_2_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="5"/>
<pin id="1168" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_2/24 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="trunc_ln36_6_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="6"/>
<pin id="1172" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_6/25 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="trunc_ln36_3_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="7"/>
<pin id="1176" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36_3/26 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="add_ln109_2_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="18" slack="1"/>
<pin id="1180" dir="0" index="1" bw="18" slack="0"/>
<pin id="1181" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/26 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln109_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="18" slack="0"/>
<pin id="1185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/26 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln109_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="14" slack="0"/>
<pin id="1190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/26 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sext_ln215_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="0"/>
<pin id="1194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/27 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="sext_ln215_1_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="4" slack="0"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/27 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="accum_V_load_load_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="8" slack="15"/>
<pin id="1202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_load/29 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="or_ln107_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="10"/>
<pin id="1205" dir="0" index="1" bw="32" slack="10"/>
<pin id="1206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/29 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="icmp_ln107_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="0" index="1" bw="32" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/29 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="and_ln107_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="10"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln107/29 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="accum_V_2_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="8" slack="15"/>
<pin id="1223" dir="0" index="2" bw="8" slack="0"/>
<pin id="1224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_2/29 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="accum_V_4_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="11"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="1231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_4/30 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="icmp_ln112_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="11"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/30 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="icmp_ln112_1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="11"/>
<pin id="1241" dir="0" index="1" bw="32" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/30 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="and_ln112_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/30 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="icmp_ln113_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="11"/>
<pin id="1253" dir="0" index="1" bw="32" slack="16"/>
<pin id="1254" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/30 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln116_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="2" slack="8"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/30 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="and_ln116_cast_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="2" slack="0"/>
<pin id="1263" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and_ln116_cast/30 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="trunc_ln69_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/33 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln116_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="18" slack="0"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/33 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_4_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="3"/>
<pin id="1277" dir="0" index="2" bw="4" slack="0"/>
<pin id="1278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/33 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="and_ln120_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="21"/>
<pin id="1284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln120/33 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="accum_V_7_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="8" slack="3"/>
<pin id="1290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_7/33 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sext_ln69_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="0"/>
<pin id="1295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/33 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="store_ln126_store_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="19"/>
<pin id="1301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/33 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="kx_2_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kx_2/34 "/>
</bind>
</comp>

<comp id="1309" class="1007" name="grp_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="18" slack="1"/>
<pin id="1311" dir="0" index="1" bw="2" slack="3"/>
<pin id="1312" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1313" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="1314" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp/10 tmp4_cast/10 add_ln77/12 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="grp_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="14" slack="0"/>
<pin id="1318" dir="0" index="1" bw="14" slack="8"/>
<pin id="1319" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109_1/20 "/>
</bind>
</comp>

<comp id="1321" class="1007" name="grp_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="2" slack="0"/>
<pin id="1323" dir="0" index="1" bw="18" slack="2"/>
<pin id="1324" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1325" dir="0" index="3" bw="18" slack="0"/>
<pin id="1326" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp5/22 tmp6_cast/22 add_ln109_1/24 "/>
</bind>
</comp>

<comp id="1329" class="1007" name="grp_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="14" slack="0"/>
<pin id="1331" dir="0" index="1" bw="14" slack="0"/>
<pin id="1332" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="1333" dir="0" index="3" bw="14" slack="0"/>
<pin id="1334" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln109_3/23 mul_ln109_2/23 add_ln109_4/25 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="grp_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="4" slack="0"/>
<pin id="1341" dir="0" index="1" bw="4" slack="0"/>
<pin id="1342" dir="0" index="2" bw="8" slack="0"/>
<pin id="1343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret/27 accum_V_3/29 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="18" slack="10"/>
<pin id="1350" dir="0" index="1" bw="2" slack="0"/>
<pin id="1351" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1352" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="1353" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp7/30 tmp8_cast/30 add_ln116_1/32 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="count_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="1363" class="1005" name="relu_read_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="21"/>
<pin id="1365" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="relu_read "/>
</bind>
</comp>

<comp id="1368" class="1005" name="mapSizeY_read_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="4"/>
<pin id="1370" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mapSizeY_read "/>
</bind>
</comp>

<comp id="1374" class="1005" name="mapSizeX_read_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapSizeX_read "/>
</bind>
</comp>

<comp id="1381" class="1005" name="kernelSize_read_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="3"/>
<pin id="1383" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernelSize_read "/>
</bind>
</comp>

<comp id="1389" class="1005" name="kernelN_read_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="3"/>
<pin id="1391" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernelN_read "/>
</bind>
</comp>

<comp id="1396" class="1005" name="empty_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="8"/>
<pin id="1398" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1402" class="1005" name="empty_21_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="16" slack="2"/>
<pin id="1404" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="empty_22_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="16" slack="2"/>
<pin id="1409" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="empty_23_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="2"/>
<pin id="1415" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_data_V_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="2"/>
<pin id="1420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="1426" class="1005" name="empty_25_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="18" slack="5"/>
<pin id="1428" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln49_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="n_4_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="1"/>
<pin id="1439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="x_6_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="y_5_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_5 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="y_6_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="2" slack="0"/>
<pin id="1466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y_6 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="zext_ln67_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="18" slack="4"/>
<pin id="1474" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln67 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="accum_V_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="15"/>
<pin id="1479" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="accum_V "/>
</bind>
</comp>

<comp id="1484" class="1005" name="conv48_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="5"/>
<pin id="1486" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv48 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="conv59_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="5"/>
<pin id="1491" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv59 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="accum_V_5_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="15"/>
<pin id="1496" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="accum_V_5 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="sext_ln87_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="16"/>
<pin id="1501" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln87 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="icmp_ln68_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="1"/>
<pin id="1506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="icmp_ln70_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="icmp_ln73_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="1"/>
<pin id="1514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="icmp_ln74_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="1"/>
<pin id="1518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="trunc_ln69_2_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="4" slack="5"/>
<pin id="1522" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln69_2 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="n_7_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="0"/>
<pin id="1527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_7 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="trunc_ln70_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="18" slack="3"/>
<pin id="1532" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="empty_28_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="18" slack="1"/>
<pin id="1537" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="x_5_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_5 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="y_8_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_8 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="x_8_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="1"/>
<pin id="1561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_8 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="kn_3_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_3 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="icmp_ln101_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="15"/>
<pin id="1577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="icmp_ln102_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="15"/>
<pin id="1581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="icmp_ln103_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="15"/>
<pin id="1585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="icmp_ln104_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="1" slack="15"/>
<pin id="1589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="icmp_ln105_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="15"/>
<pin id="1593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="icmp_ln107_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="1"/>
<pin id="1597" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln107_1 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="ky_2_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ky_2 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="trunc_ln109_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="18" slack="2"/>
<pin id="1608" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln109 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="trunc_ln36_4_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="14" slack="1"/>
<pin id="1614" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_4 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="trunc_ln36_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="2" slack="8"/>
<pin id="1619" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="trunc_ln36_2_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="18" slack="1"/>
<pin id="1624" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="add_ln109_1_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="18" slack="1"/>
<pin id="1630" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_1 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="trunc_ln36_6_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="14" slack="1"/>
<pin id="1635" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36_6 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="featureMap_V_addr_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="18" slack="1"/>
<pin id="1640" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="filter_V_addr_1_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="14" slack="1"/>
<pin id="1645" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="sext_ln215_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="8" slack="1"/>
<pin id="1650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="sext_ln215_1_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="8" slack="1"/>
<pin id="1655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_1 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="accum_V_2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="1"/>
<pin id="1663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="accum_V_4_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="8" slack="3"/>
<pin id="1668" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="accum_V_4 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="and_ln112_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="4"/>
<pin id="1675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln112 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="icmp_ln113_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="3"/>
<pin id="1679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="sext_ln69_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="32" slack="1"/>
<pin id="1683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="kx_2_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="32" slack="1"/>
<pin id="1688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kx_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="201"><net_src comp="126" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="206"><net_src comp="128" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="207"><net_src comp="128" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="208"><net_src comp="130" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="287"><net_src comp="254" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="309"><net_src comp="266" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="321"><net_src comp="278" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="336"><net_src comp="293" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="293" pin="4"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="293" pin="4"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="354"><net_src comp="303" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="303" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="66" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="357"><net_src comp="303" pin="4"/><net_sink comp="344" pin=6"/></net>

<net id="358"><net_src comp="344" pin="8"/><net_sink comp="340" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="373"><net_src comp="315" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="315" pin="4"/><net_sink comp="363" pin=4"/></net>

<net id="376"><net_src comp="315" pin="4"/><net_sink comp="363" pin=6"/></net>

<net id="377"><net_src comp="363" pin="8"/><net_sink comp="359" pin=0"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="393" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="410"><net_src comp="389" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="436"><net_src comp="404" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="102" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="404" pin="4"/><net_sink comp="428" pin=4"/></net>

<net id="439"><net_src comp="428" pin="6"/><net_sink comp="424" pin=0"/></net>

<net id="451"><net_src comp="416" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="416" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="56" pin="0"/><net_sink comp="443" pin=4"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="475"><net_src comp="454" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="480"><net_src comp="38" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="499"><net_src comp="466" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="493" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="510"><net_src comp="477" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="504" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="516" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="534"><net_src comp="489" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="528" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="546"><net_src comp="501" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="540" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="557"><net_src comp="512" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="551" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="562"><net_src comp="38" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="563" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="581"><net_src comp="524" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="586"><net_src comp="583" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="593"><net_src comp="536" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="587" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="605"><net_src comp="548" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="599" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="616"><net_src comp="559" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="610" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="621"><net_src comp="38" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="622" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="653"><net_src comp="571" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="654"><net_src comp="630" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="655"><net_src comp="571" pin="1"/><net_sink comp="635" pin=4"/></net>

<net id="656"><net_src comp="571" pin="1"/><net_sink comp="635" pin=6"/></net>

<net id="657"><net_src comp="571" pin="1"/><net_sink comp="635" pin=8"/></net>

<net id="658"><net_src comp="571" pin="1"/><net_sink comp="635" pin=10"/></net>

<net id="659"><net_src comp="571" pin="1"/><net_sink comp="635" pin=12"/></net>

<net id="660"><net_src comp="571" pin="1"/><net_sink comp="635" pin=14"/></net>

<net id="661"><net_src comp="635" pin="16"/><net_sink comp="630" pin=0"/></net>

<net id="665"><net_src comp="102" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="685"><net_src comp="583" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="686"><net_src comp="583" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="687"><net_src comp="662" pin="1"/><net_sink comp="667" pin=4"/></net>

<net id="688"><net_src comp="583" pin="1"/><net_sink comp="667" pin=6"/></net>

<net id="689"><net_src comp="583" pin="1"/><net_sink comp="667" pin=8"/></net>

<net id="690"><net_src comp="583" pin="1"/><net_sink comp="667" pin=10"/></net>

<net id="691"><net_src comp="583" pin="1"/><net_sink comp="667" pin=12"/></net>

<net id="692"><net_src comp="583" pin="1"/><net_sink comp="667" pin=14"/></net>

<net id="693"><net_src comp="667" pin="16"/><net_sink comp="662" pin=0"/></net>

<net id="697"><net_src comp="56" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="717"><net_src comp="595" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="718"><net_src comp="595" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="719"><net_src comp="595" pin="1"/><net_sink comp="699" pin=4"/></net>

<net id="720"><net_src comp="694" pin="1"/><net_sink comp="699" pin=6"/></net>

<net id="721"><net_src comp="595" pin="1"/><net_sink comp="699" pin=8"/></net>

<net id="722"><net_src comp="595" pin="1"/><net_sink comp="699" pin=10"/></net>

<net id="723"><net_src comp="595" pin="1"/><net_sink comp="699" pin=12"/></net>

<net id="724"><net_src comp="595" pin="1"/><net_sink comp="699" pin=14"/></net>

<net id="725"><net_src comp="699" pin="16"/><net_sink comp="694" pin=0"/></net>

<net id="729"><net_src comp="66" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="118" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="750"><net_src comp="118" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="751"><net_src comp="607" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="752"><net_src comp="607" pin="1"/><net_sink comp="732" pin=4"/></net>

<net id="753"><net_src comp="607" pin="1"/><net_sink comp="732" pin=6"/></net>

<net id="754"><net_src comp="726" pin="1"/><net_sink comp="732" pin=8"/></net>

<net id="755"><net_src comp="607" pin="1"/><net_sink comp="732" pin=10"/></net>

<net id="756"><net_src comp="607" pin="1"/><net_sink comp="732" pin=12"/></net>

<net id="757"><net_src comp="726" pin="1"/><net_sink comp="732" pin=14"/></net>

<net id="758"><net_src comp="732" pin="16"/><net_sink comp="726" pin=0"/></net>

<net id="762"><net_src comp="66" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="118" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="782"><net_src comp="118" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="783"><net_src comp="618" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="784"><net_src comp="618" pin="1"/><net_sink comp="764" pin=4"/></net>

<net id="785"><net_src comp="618" pin="1"/><net_sink comp="764" pin=6"/></net>

<net id="786"><net_src comp="618" pin="1"/><net_sink comp="764" pin=8"/></net>

<net id="787"><net_src comp="759" pin="1"/><net_sink comp="764" pin=10"/></net>

<net id="788"><net_src comp="618" pin="1"/><net_sink comp="764" pin=12"/></net>

<net id="789"><net_src comp="759" pin="1"/><net_sink comp="764" pin=14"/></net>

<net id="793"><net_src comp="178" pin="5"/><net_sink comp="790" pin=0"/></net>

<net id="801"><net_src comp="166" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="160" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="166" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="154" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="38" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="258" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="56" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="832"><net_src comp="270" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="66" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="281" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="26" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="293" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="66" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="315" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="303" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="293" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="867"><net_src comp="790" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="873"><net_src comp="861" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="26" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="884"><net_src comp="869" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="326" pin="8"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="26" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="300" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="26" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="382" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="80" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="382" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="82" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="382" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="924"><net_src comp="916" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="86" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="934"><net_src comp="926" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="86" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="920" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="920" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="930" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="913" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="940" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="88" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="90" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="393" pin="4"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="92" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="94" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="976"><net_src comp="962" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="96" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="416" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="56" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="404" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="416" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="790" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="416" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="443" pin="6"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="26" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="401" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="998" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="1017" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1025"><net_src comp="401" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="26" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1033"><net_src comp="90" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="458" pin="4"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="92" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="94" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1041"><net_src comp="1027" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="96" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1049"><net_src comp="90" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="481" pin="4"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="92" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="94" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1057"><net_src comp="1043" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="96" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="469" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="26" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="516" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="56" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="504" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="26" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="563" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="66" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="551" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="26" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="622" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="66" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="575" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="587" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1109"><net_src comp="599" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1114"><net_src comp="610" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1119"><net_src comp="622" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1124"><net_src comp="587" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1129"><net_src comp="599" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1134"><net_src comp="610" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="26" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="1125" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="595" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1147"><net_src comp="571" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="607" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1156"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1144" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1161"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="607" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="583" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="618" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="618" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1182"><net_src comp="1174" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1186"><net_src comp="1178" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1191"><net_src comp="1188" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1195"><net_src comp="227" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="215" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1207"><net_src comp="618" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="607" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="38" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1225"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="1200" pin="1"/><net_sink comp="1220" pin=2"/></net>

<net id="1232"><net_src comp="1227" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="1237"><net_src comp="607" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="118" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="618" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="118" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="1233" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="571" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1260"><net_src comp="82" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1264"><net_src comp="1256" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="790" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1273"><net_src comp="1270" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1279"><net_src comp="120" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="122" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1285"><net_src comp="1274" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1291"><net_src comp="1281" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="124" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1296"><net_src comp="1286" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="1302"><net_src comp="1286" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1307"><net_src comp="764" pin="16"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="26" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1315"><net_src comp="1309" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1320"><net_src comp="1140" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1327"><net_src comp="1158" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="1166" pin="1"/><net_sink comp="1321" pin=3"/></net>

<net id="1335"><net_src comp="1316" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="1162" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1337"><net_src comp="1170" pin="1"/><net_sink comp="1329" pin=3"/></net>

<net id="1338"><net_src comp="1329" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1344"><net_src comp="1196" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="1192" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="1220" pin="3"/><net_sink comp="1339" pin=2"/></net>

<net id="1347"><net_src comp="1339" pin="3"/><net_sink comp="1227" pin=1"/></net>

<net id="1354"><net_src comp="1261" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="1348" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1359"><net_src comp="132" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1362"><net_src comp="1356" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1366"><net_src comp="148" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1371"><net_src comp="154" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1377"><net_src comp="160" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1380"><net_src comp="1374" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1384"><net_src comp="166" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1387"><net_src comp="1381" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1388"><net_src comp="1381" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1392"><net_src comp="172" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1395"><net_src comp="1389" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1399"><net_src comp="798" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1405"><net_src comp="802" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1410"><net_src comp="806" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1416"><net_src comp="810" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1421"><net_src comp="790" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1429"><net_src comp="825" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1436"><net_src comp="828" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="834" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1457"><net_src comp="885" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1462"><net_src comp="891" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1467"><net_src comp="897" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1475"><net_src comp="909" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1480"><net_src comp="144" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1487"><net_src comp="936" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1492"><net_src comp="944" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1497"><net_src comp="948" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1502"><net_src comp="958" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1507"><net_src comp="972" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1511"><net_src comp="978" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1515"><net_src comp="984" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1519"><net_src comp="989" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1523"><net_src comp="994" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1528"><net_src comp="1003" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1533"><net_src comp="1009" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1538"><net_src comp="1013" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1543"><net_src comp="1021" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1554"><net_src comp="1059" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1562"><net_src comp="1071" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1570"><net_src comp="1083" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1578"><net_src comp="1095" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1582"><net_src comp="1100" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1586"><net_src comp="1105" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="1110" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1594"><net_src comp="1115" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1598"><net_src comp="1120" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1604"><net_src comp="1130" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1609"><net_src comp="1136" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1615"><net_src comp="1140" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1620"><net_src comp="1144" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1625"><net_src comp="1166" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1631"><net_src comp="1321" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1636"><net_src comp="1170" pin="1"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1641"><net_src comp="233" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1646"><net_src comp="240" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1651"><net_src comp="1192" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1656"><net_src comp="1196" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1664"><net_src comp="1220" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1669"><net_src comp="1227" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1672"><net_src comp="1666" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="1676"><net_src comp="1245" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1680"><net_src comp="1251" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1684"><net_src comp="1293" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="1689"><net_src comp="1303" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="622" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_data_V | {34 }
	Port: strm_out_V_keep_V | {34 }
	Port: strm_out_V_strb_V | {34 }
	Port: strm_out_V_last_V | {34 }
 - Input state : 
	Port: depthwise : strm_in_V_data_V | {1 4 8 33 }
	Port: depthwise : strm_in_V_keep_V | {1 4 8 33 }
	Port: depthwise : strm_in_V_strb_V | {1 4 8 33 }
	Port: depthwise : strm_in_V_last_V | {1 4 8 33 }
	Port: depthwise : kernelN | {1 }
	Port: depthwise : kernelSize | {1 }
	Port: depthwise : mapSizeX | {1 }
	Port: depthwise : mapSizeY | {1 }
	Port: depthwise : relu | {1 }
  - Chain level:
	State 1
		store_ln47 : 1
	State 2
		icmp_ln47 : 1
		br_ln47 : 2
	State 3
		icmp_ln49 : 1
		br_ln49 : 2
		n_4 : 1
	State 4
		icmp_ln51 : 1
		br_ln51 : 2
		icmp_ln54 : 1
		br_ln54 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln56 : 1
		br_ln56 : 2
		trunc_ln69_1 : 1
		count_1 : 1
		zext_ln59 : 1
		filter_V_addr : 2
		store_ln59 : 2
		store_ln59 : 2
		x_3 : 3
		y_3 : 3
		n_3 : 3
		x_6 : 4
	State 5
	State 6
		y_6 : 1
		icmp_ln67 : 1
		br_ln67 : 2
		zext_ln67 : 1
		outMapYSize : 1
		outMapXSize : 1
		conv48 : 2
		outMapYSize_cast : 2
		conv59 : 2
		accum_V_5 : 1
		sub81 : 3
		sext_ln87 : 4
	State 7
		tmp_2 : 1
		icmp_ln68 : 2
		br_ln68 : 3
	State 8
		icmp_ln70 : 1
		br_ln70 : 2
		icmp_ln73 : 1
		br_ln73 : 2
		icmp_ln74 : 1
		br_ln74 : 2
		trunc_ln69_2 : 1
		mul_ln77 : 1
		x_9 : 3
		n_6 : 3
		n_7 : 4
	State 9
		empty_28 : 1
	State 10
		tmp4_cast : 1
	State 11
	State 12
		add_ln77 : 1
	State 13
		zext_ln77 : 1
		featureMap_V_addr : 2
		store_ln77 : 3
	State 14
	State 15
		tmp_1 : 1
		icmp_ln87 : 2
		br_ln87 : 3
	State 16
		tmp_3 : 1
		icmp_ln89 : 2
		br_ln89 : 3
		y_8 : 1
	State 17
		icmp_ln91 : 1
		br_ln91 : 2
		x_8 : 1
	State 18
		icmp_ln94 : 1
		br_ln94 : 2
		kn_3 : 1
	State 19
		icmp_ln97 : 1
		br_ln97 : 2
		icmp_ln101 : 1
		br_ln101 : 2
		icmp_ln102 : 1
		br_ln102 : 2
		icmp_ln103 : 1
		br_ln103 : 2
		icmp_ln104 : 1
		br_ln104 : 2
		icmp_ln105 : 1
		br_ln105 : 2
		icmp_ln107_1 : 1
		mul_ln109 : 1
		ky_2 : 1
	State 20
		trunc_ln109 : 1
		mul_ln109_1 : 1
	State 21
	State 22
		add_ln109 : 1
		and_ln109_cast : 2
		tmp5 : 3
		tmp6_cast : 4
	State 23
		add_ln109_3 : 1
		mul_ln109_2 : 2
	State 24
		add_ln109_1 : 1
	State 25
		add_ln109_4 : 1
	State 26
		add_ln109_2 : 1
		zext_ln109 : 2
		zext_ln109_1 : 1
		featureMap_V_addr_1 : 3
		lhs : 4
		filter_V_addr_1 : 2
		rhs : 3
	State 27
		sext_ln215 : 1
		sext_ln215_1 : 1
		ret : 2
	State 28
	State 29
		and_ln107 : 1
		accum_V_2 : 1
		accum_V_3 : 2
	State 30
		accum_V_4 : 1
		and_ln112 : 1
		br_ln112 : 1
		store_ln112 : 2
		br_ln113 : 1
		and_ln116_cast : 1
		tmp7 : 2
		tmp8_cast : 3
	State 31
	State 32
		add_ln116_1 : 1
	State 33
		trunc_ln69 : 1
		zext_ln116 : 1
		featureMap_V_addr_2 : 2
		store_ln116 : 3
		and_ln120 : 1
		accum_V_7 : 1
		sext_ln69 : 2
		write_ln304 : 3
		store_ln126 : 2
	State 34
		y_12 : 1
		x_12 : 1
		kn_4 : 1
		ky_3 : 1
		kx_1 : 1
		kx_2 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          n_4_fu_834         |    0    |    0    |    39   |
|          |        count_1_fu_869       |    0    |    0    |    39   |
|          |          x_6_fu_885         |    0    |    0    |    39   |
|          |          y_5_fu_891         |    0    |    0    |    39   |
|          |          y_6_fu_897         |    0    |    0    |    10   |
|          |      outMapYSize_fu_920     |    0    |    0    |    16   |
|          |      outMapXSize_fu_930     |    0    |    0    |    16   |
|          |         sub81_fu_952        |    0    |    0    |    23   |
|    add   |         n_7_fu_1003         |    0    |    0    |    39   |
|          |         x_5_fu_1021         |    0    |    0    |    39   |
|          |         y_8_fu_1059         |    0    |    0    |    39   |
|          |         x_8_fu_1071         |    0    |    0    |    39   |
|          |         kn_3_fu_1083        |    0    |    0    |    39   |
|          |         ky_2_fu_1130        |    0    |    0    |    39   |
|          |      add_ln109_fu_1152      |    0    |    0    |    10   |
|          |     add_ln109_2_fu_1178     |    0    |    0    |    25   |
|          |      add_ln116_fu_1256      |    0    |    0    |    10   |
|          |         kx_2_fu_1303        |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln47_fu_819      |    0    |    0    |    18   |
|          |       icmp_ln49_fu_828      |    0    |    0    |    18   |
|          |       icmp_ln51_fu_840      |    0    |    0    |    18   |
|          |       icmp_ln54_fu_846      |    0    |    0    |    18   |
|          |       icmp_ln55_fu_851      |    0    |    0    |    18   |
|          |       icmp_ln56_fu_856      |    0    |    0    |    18   |
|          |       icmp_ln67_fu_903      |    0    |    0    |    8    |
|          |       icmp_ln68_fu_972      |    0    |    0    |    14   |
|          |       icmp_ln70_fu_978      |    0    |    0    |    18   |
|          |       icmp_ln73_fu_984      |    0    |    0    |    18   |
|          |       icmp_ln74_fu_989      |    0    |    0    |    18   |
|          |      icmp_ln87_fu_1037      |    0    |    0    |    14   |
|   icmp   |      icmp_ln89_fu_1053      |    0    |    0    |    14   |
|          |      icmp_ln91_fu_1065      |    0    |    0    |    18   |
|          |      icmp_ln94_fu_1077      |    0    |    0    |    18   |
|          |      icmp_ln97_fu_1089      |    0    |    0    |    18   |
|          |      icmp_ln101_fu_1095     |    0    |    0    |    18   |
|          |      icmp_ln102_fu_1100     |    0    |    0    |    18   |
|          |      icmp_ln103_fu_1105     |    0    |    0    |    18   |
|          |      icmp_ln104_fu_1110     |    0    |    0    |    18   |
|          |      icmp_ln105_fu_1115     |    0    |    0    |    18   |
|          |     icmp_ln107_1_fu_1120    |    0    |    0    |    18   |
|          |      icmp_ln107_fu_1209     |    0    |    0    |    18   |
|          |      icmp_ln112_fu_1233     |    0    |    0    |    18   |
|          |     icmp_ln112_1_fu_1239    |    0    |    0    |    18   |
|          |      icmp_ln113_fu_1251     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_998         |    0    |   165   |    50   |
|    mul   |         grp_fu_1125         |    0    |   165   |    50   |
|          |         grp_fu_1316         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln84_fu_916       |    0    |    0    |    16   |
|          |       sub_ln85_fu_926       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    or    |       or_ln107_fu_1203      |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |      accum_V_2_fu_1220      |    0    |    0    |    8    |
|  select  |      accum_V_4_fu_1227      |    0    |    0    |    8    |
|          |      accum_V_7_fu_1286      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |      and_ln107_fu_1215      |    0    |    0    |    2    |
|    and   |      and_ln112_fu_1245      |    0    |    0    |    2    |
|          |      and_ln120_fu_1281      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_1309         |    1    |    0    |    0    |
| addmuladd|         grp_fu_1321         |    1    |    0    |    0    |
|          |         grp_fu_1329         |    1    |    0    |    0    |
|          |         grp_fu_1348         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1339         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    relu_read_read_fu_148    |    0    |    0    |    0    |
|          |  mapSizeY_read_read_fu_154  |    0    |    0    |    0    |
|   read   |  mapSizeX_read_read_fu_160  |    0    |    0    |    0    |
|          | kernelSize_read_read_fu_166 |    0    |    0    |    0    |
|          |   kernelN_read_read_fu_172  |    0    |    0    |    0    |
|          |       grp_read_fu_178       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_190      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue|          grp_fu_790         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         empty_fu_798        |    0    |    0    |    0    |
|          |       empty_21_fu_802       |    0    |    0    |    0    |
|          |       empty_22_fu_806       |    0    |    0    |    0    |
|          |       empty_23_fu_810       |    0    |    0    |    0    |
|          |       empty_25_fu_825       |    0    |    0    |    0    |
|          |     trunc_ln69_1_fu_864     |    0    |    0    |    0    |
|          |        bias_V_fu_913        |    0    |    0    |    0    |
|          |     trunc_ln69_2_fu_994     |    0    |    0    |    0    |
|          |      trunc_ln70_fu_1009     |    0    |    0    |    0    |
|   trunc  |       empty_28_fu_1013      |    0    |    0    |    0    |
|          |     trunc_ln109_fu_1136     |    0    |    0    |    0    |
|          |     trunc_ln36_4_fu_1140    |    0    |    0    |    0    |
|          |      trunc_ln36_fu_1144     |    0    |    0    |    0    |
|          |     trunc_ln36_1_fu_1148    |    0    |    0    |    0    |
|          |     trunc_ln36_5_fu_1162    |    0    |    0    |    0    |
|          |     trunc_ln36_2_fu_1166    |    0    |    0    |    0    |
|          |     trunc_ln36_6_fu_1170    |    0    |    0    |    0    |
|          |     trunc_ln36_3_fu_1174    |    0    |    0    |    0    |
|          |      trunc_ln69_fu_1265     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln59_fu_875      |    0    |    0    |    0    |
|          |       zext_ln67_fu_909      |    0    |    0    |    0    |
|          |      zext_ln77_fu_1017      |    0    |    0    |    0    |
|   zext   |    and_ln109_cast_fu_1158   |    0    |    0    |    0    |
|          |      zext_ln109_fu_1183     |    0    |    0    |    0    |
|          |     zext_ln109_1_fu_1188    |    0    |    0    |    0    |
|          |    and_ln116_cast_fu_1261   |    0    |    0    |    0    |
|          |      zext_ln116_fu_1270     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        conv48_fu_936        |    0    |    0    |    0    |
|          |   outMapYSize_cast_fu_940   |    0    |    0    |    0    |
|          |        conv59_fu_944        |    0    |    0    |    0    |
|   sext   |       accum_V_5_fu_948      |    0    |    0    |    0    |
|          |       sext_ln87_fu_958      |    0    |    0    |    0    |
|          |      sext_ln215_fu_1192     |    0    |    0    |    0    |
|          |     sext_ln215_1_fu_1196    |    0    |    0    |    0    |
|          |      sext_ln69_fu_1293      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_962        |    0    |    0    |    0    |
|partselect|        tmp_1_fu_1027        |    0    |    0    |    0    |
|          |        tmp_3_fu_1043        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_1274        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |   330   |   1179  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|featureMap_V|   64   |    0   |    0   |
|  filter_V  |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   68   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     accum_V_2_reg_1661     |    8   |
|     accum_V_4_reg_1666     |    8   |
|     accum_V_5_reg_1494     |    8   |
|      accum_V_reg_1477      |    8   |
|    add_ln109_1_reg_1628    |   18   |
|     and_ln112_reg_1673     |    1   |
|       conv48_reg_1484      |   32   |
|       conv59_reg_1489      |   32   |
|       count_reg_1356       |   32   |
|      empty_21_reg_1402     |   16   |
|      empty_22_reg_1407     |   16   |
|      empty_23_reg_1413     |   16   |
|      empty_25_reg_1426     |   18   |
|      empty_28_reg_1535     |   18   |
|       empty_reg_1396       |   14   |
|featureMap_V_addr_1_reg_1638|   18   |
|  filter_V_addr_1_reg_1643  |   14   |
|     icmp_ln101_reg_1575    |    1   |
|     icmp_ln102_reg_1579    |    1   |
|     icmp_ln103_reg_1583    |    1   |
|     icmp_ln104_reg_1587    |    1   |
|     icmp_ln105_reg_1591    |    1   |
|    icmp_ln107_1_reg_1595   |    1   |
|     icmp_ln113_reg_1677    |    1   |
|     icmp_ln49_reg_1433     |    1   |
|     icmp_ln68_reg_1504     |    1   |
|     icmp_ln70_reg_1508     |    1   |
|     icmp_ln73_reg_1512     |    1   |
|     icmp_ln74_reg_1516     |    1   |
|    kernelN_read_reg_1389   |   32   |
|  kernelSize_read_reg_1381  |   32   |
|        kn_1_reg_548        |   32   |
|        kn_2_reg_595        |   32   |
|        kn_3_reg_1567       |   32   |
|        kn_4_reg_694        |   32   |
|         kn_reg_512         |   32   |
|        kx_1_reg_759        |   32   |
|        kx_2_reg_1686       |   32   |
|         kx_reg_618         |   32   |
|        ky_1_reg_607        |   32   |
|        ky_2_reg_1601       |   32   |
|        ky_3_reg_726        |   32   |
|         ky_reg_559         |   32   |
|   mapSizeX_read_reg_1374   |   32   |
|   mapSizeY_read_reg_1368   |   32   |
|         n_1_reg_278        |   32   |
|         n_2_reg_311        |   32   |
|         n_3_reg_359        |   32   |
|        n_4_reg_1437        |   32   |
|         n_5_reg_412        |   32   |
|         n_6_reg_440        |   32   |
|        n_7_reg_1525        |   32   |
|          n_reg_254         |   32   |
|     relu_read_reg_1363     |    1   |
|    sext_ln215_1_reg_1653   |    8   |
|     sext_ln215_reg_1648    |    8   |
|     sext_ln69_reg_1681     |   32   |
|     sext_ln87_reg_1499     |   32   |
|     tmp_data_V_reg_1418    |   32   |
|    trunc_ln109_reg_1606    |   18   |
|    trunc_ln36_2_reg_1622   |   18   |
|    trunc_ln36_4_reg_1612   |   14   |
|    trunc_ln36_6_reg_1633   |   14   |
|     trunc_ln36_reg_1617    |    2   |
|    trunc_ln69_2_reg_1520   |    4   |
|     trunc_ln70_reg_1530    |   18   |
|        x_10_reg_536        |   32   |
|        x_11_reg_583        |   32   |
|        x_12_reg_662        |   32   |
|         x_1_reg_389        |   32   |
|         x_2_reg_477        |   32   |
|         x_3_reg_323        |   32   |
|         x_4_reg_401        |   32   |
|        x_5_reg_1540        |   32   |
|        x_6_reg_1454        |   32   |
|         x_7_reg_501        |   32   |
|        x_8_reg_1559        |   32   |
|         x_9_reg_424        |   32   |
|          x_reg_289         |   32   |
|        y_10_reg_524        |   32   |
|        y_11_reg_571        |   32   |
|        y_12_reg_630        |   32   |
|         y_1_reg_300        |   32   |
|         y_2_reg_378        |    2   |
|         y_3_reg_340        |   32   |
|         y_4_reg_454        |   32   |
|        y_5_reg_1459        |   32   |
|        y_6_reg_1464        |    2   |
|         y_7_reg_466        |   32   |
|        y_8_reg_1551        |   32   |
|         y_9_reg_489        |   32   |
|          y_reg_266         |   32   |
|     zext_ln67_reg_1472     |   18   |
+----------------------------+--------+
|            Total           |  2048  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_190 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_215 |  p0  |   3  |  14  |   42   ||    14   |
| grp_access_fu_227 |  p0  |   4  |  18  |   72   ||    20   |
| grp_access_fu_227 |  p1  |   2  |   4  |    8   ||    9    |
|     n_reg_254     |  p0  |   2  |  32  |   64   ||    9    |
|     y_reg_266     |  p0  |   2  |  32  |   64   ||    9    |
|    x_1_reg_389    |  p0  |   2  |  32  |   64   ||    9    |
|    n_5_reg_412    |  p0  |   2  |  32  |   64   ||    9    |
|    y_4_reg_454    |  p0  |   2  |  32  |   64   ||    9    |
|    x_2_reg_477    |  p0  |   2  |  32  |   64   ||    9    |
|     kn_reg_512    |  p0  |   2  |  32  |   64   ||    9    |
|     ky_reg_559    |  p0  |   2  |  32  |   64   ||    9    |
|     kx_reg_618    |  p0  |   2  |  32  |   64   ||    9    |
|    y_12_reg_630   |  p0  |   2  |  32  |   64   ||    9    |
|    x_12_reg_662   |  p0  |   2  |  32  |   64   ||    9    |
|    kn_4_reg_694   |  p0  |   2  |  32  |   64   ||    9    |
|    ky_3_reg_726   |  p0  |   3  |  32  |   96   ||    9    |
|    kx_1_reg_759   |  p0  |   2  |  32  |   64   |
|  grp_store_fu_794 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1309    |  p1  |   3  |   2  |    6   ||    14   |
|    grp_fu_1316    |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_1321    |  p0  |   2  |   2  |    4   ||    9    |
|    grp_fu_1321    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1329    |  p1  |   3  |  14  |   42   ||    14   |
|    grp_fu_1339    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_1339    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_1348    |  p1  |   3  |   2  |    6   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1224  || 43.8304 ||   270   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   330  |  1179  |
|   Memory  |   68   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   43   |    -   |   270  |
|  Register |    -   |    -   |    -   |  2048  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |    6   |   43   |  2378  |  1449  |
+-----------+--------+--------+--------+--------+--------+
