{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 02 16:17:33 2018 " "Info: Processing started: Tue Oct 02 16:17:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab01 -c Lab01 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab01 -c Lab01 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~latch " "Warning: Node \"inst2~latch\" is a latch" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst0~latch " "Warning: Node \"inst0~latch\" is a latch" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1~latch " "Warning: Node \"inst1~latch\" is a latch" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } } { "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/serveforktmt/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register inst2~_emulated inst2~_emulated 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"inst2~_emulated\" and destination register \"inst2~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.218 ns + Longest register register " "Info: + Longest register to register delay is 1.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~_emulated 1 REG LCFF_X61_Y3_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.150 ns) 0.446 ns inst2~head_lut 2 COMB LCCOMB_X61_Y3_N0 11 " "Info: 2: + IC(0.296 ns) + CELL(0.150 ns) = 0.446 ns; Loc. = LCCOMB_X61_Y3_N0; Fanout = 11; COMB Node = 'inst2~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.446 ns" { inst2~_emulated inst2~head_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 1.134 ns inst2~data_lut 3 COMB LCCOMB_X61_Y3_N6 1 " "Info: 3: + IC(0.269 ns) + CELL(0.419 ns) = 1.134 ns; Loc. = LCCOMB_X61_Y3_N6; Fanout = 1; COMB Node = 'inst2~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { inst2~head_lut inst2~data_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.218 ns inst2~_emulated 4 REG LCFF_X61_Y3_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.218 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 53.61 % ) " "Info: Total cell delay = 0.653 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 46.39 % ) " "Info: Total interconnect delay = 0.565 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "1.218 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.296ns 0.269ns 0.000ns } { 0.000ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.662 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.537 ns) 3.662 ns inst2~_emulated 2 REG LCFF_X61_Y3_N7 1 " "Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.20 % ) " "Info: Total cell delay = 1.399 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.263 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.662 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.537 ns) 3.662 ns inst2~_emulated 2 REG LCFF_X61_Y3_N7 1 " "Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N7; Fanout = 1; REG Node = 'inst2~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.20 % ) " "Info: Total cell delay = 1.399 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.263 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { inst2~_emulated inst2~head_lut inst2~data_lut inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "1.218 ns" { inst2~_emulated {} inst2~head_lut {} inst2~data_lut {} inst2~_emulated {} } { 0.000ns 0.296ns 0.269ns 0.000ns } { 0.000ns 0.150ns 0.419ns 0.084ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst2~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { inst2~_emulated {} } {  } {  } "" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 56 376 440 136 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst0~_emulated KEY\[1\] KEY\[0\] 4.206 ns register " "Info: tsu for register \"inst0~_emulated\" (data pin = \"KEY\[1\]\", clock pin = \"KEY\[0\]\") is 4.206 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.904 ns + Longest pin register " "Info: + Longest pin to register delay is 7.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 4; CLK Node = 'KEY\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.863 ns) + CELL(0.437 ns) 7.142 ns inst1~head_lut 2 COMB LCCOMB_X61_Y3_N4 11 " "Info: 2: + IC(5.863 ns) + CELL(0.437 ns) = 7.142 ns; Loc. = LCCOMB_X61_Y3_N4; Fanout = 11; COMB Node = 'inst1~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { KEY[1] inst1~head_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.419 ns) 7.820 ns inst0~data_lut 3 COMB LCCOMB_X61_Y3_N30 1 " "Info: 3: + IC(0.259 ns) + CELL(0.419 ns) = 7.820 ns; Loc. = LCCOMB_X61_Y3_N30; Fanout = 1; COMB Node = 'inst0~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { inst1~head_lut inst0~data_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.904 ns inst0~_emulated 4 REG LCFF_X61_Y3_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.904 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst0~data_lut inst0~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 22.55 % ) " "Info: Total cell delay = 1.782 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.122 ns ( 77.45 % ) " "Info: Total interconnect delay = 6.122 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.904 ns" { KEY[1] inst1~head_lut inst0~data_lut inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.904 ns" { KEY[1] {} KEY[1]~combout {} inst1~head_lut {} inst0~data_lut {} inst0~_emulated {} } { 0.000ns 0.000ns 5.863ns 0.259ns 0.000ns } { 0.000ns 0.842ns 0.437ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.662 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.537 ns) 3.662 ns inst0~_emulated 2 REG LCFF_X61_Y3_N31 1 " "Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.20 % ) " "Info: Total cell delay = 1.399 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.263 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst0~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.904 ns" { KEY[1] inst1~head_lut inst0~data_lut inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.904 ns" { KEY[1] {} KEY[1]~combout {} inst1~head_lut {} inst0~data_lut {} inst0~_emulated {} } { 0.000ns 0.000ns 5.863ns 0.259ns 0.000ns } { 0.000ns 0.842ns 0.437ns 0.419ns 0.084ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst0~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[6\] inst0~_emulated 11.200 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[6\]\" through register \"inst0~_emulated\" is 11.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.662 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.537 ns) 3.662 ns inst0~_emulated 2 REG LCFF_X61_Y3_N31 1 " "Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.20 % ) " "Info: Total cell delay = 1.399 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.263 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst0~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.288 ns + Longest register pin " "Info: + Longest register to pin delay is 7.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst0~_emulated 1 REG LCFF_X61_Y3_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y3_N31; Fanout = 1; REG Node = 'inst0~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst0~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 0.453 ns inst0~head_lut 2 COMB LCCOMB_X61_Y3_N16 11 " "Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X61_Y3_N16; Fanout = 11; COMB Node = 'inst0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { inst0~_emulated inst0~head_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.416 ns) 1.401 ns bcd_to_led7:inst22\|WideOr0~0 3 COMB LCCOMB_X61_Y3_N8 1 " "Info: 3: + IC(0.532 ns) + CELL(0.416 ns) = 1.401 ns; Loc. = LCCOMB_X61_Y3_N8; Fanout = 1; COMB Node = 'bcd_to_led7:inst22\|WideOr0~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst0~head_lut bcd_to_led7:inst22|WideOr0~0 } "NODE_NAME" } } { "bcd_to_led7.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/Lab1/bcd_to_led7.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(2.788 ns) 7.288 ns HEX0\[6\] 4 PIN PIN_V13 0 " "Info: 4: + IC(3.099 ns) + CELL(2.788 ns) = 7.288 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0\[6\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { bcd_to_led7:inst22|WideOr0~0 HEX0[6] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 472 904 1080 488 "HEX0\[3\]" "" } { 424 904 1080 440 "HEX0\[6\]" "" } { 440 904 1080 456 "HEX0\[5\]" "" } { 456 904 1080 472 "HEX0\[4\]" "" } { 488 904 1080 504 "HEX0\[2\]" "" } { 504 904 1080 520 "HEX0\[1\]" "" } { 520 904 1080 536 "HEX0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.354 ns ( 46.02 % ) " "Info: Total cell delay = 3.354 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 53.98 % ) " "Info: Total interconnect delay = 3.934 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { inst0~_emulated inst0~head_lut bcd_to_led7:inst22|WideOr0~0 HEX0[6] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { inst0~_emulated {} inst0~head_lut {} bcd_to_led7:inst22|WideOr0~0 {} HEX0[6] {} } { 0.000ns 0.303ns 0.532ns 3.099ns } { 0.000ns 0.150ns 0.416ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst0~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst0~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { inst0~_emulated inst0~head_lut bcd_to_led7:inst22|WideOr0~0 HEX0[6] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { inst0~_emulated {} inst0~head_lut {} bcd_to_led7:inst22|WideOr0~0 {} HEX0[6] {} } { 0.000ns 0.303ns 0.532ns 3.099ns } { 0.000ns 0.150ns 0.416ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] HEX0\[6\] 13.800 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"HEX0\[6\]\" is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 4; CLK Node = 'KEY\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.848 ns) + CELL(0.275 ns) 6.965 ns inst0~head_lut 2 COMB LCCOMB_X61_Y3_N16 11 " "Info: 2: + IC(5.848 ns) + CELL(0.275 ns) = 6.965 ns; Loc. = LCCOMB_X61_Y3_N16; Fanout = 11; COMB Node = 'inst0~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.123 ns" { KEY[1] inst0~head_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 280 376 440 360 "inst0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.416 ns) 7.913 ns bcd_to_led7:inst22\|WideOr0~0 3 COMB LCCOMB_X61_Y3_N8 1 " "Info: 3: + IC(0.532 ns) + CELL(0.416 ns) = 7.913 ns; Loc. = LCCOMB_X61_Y3_N8; Fanout = 1; COMB Node = 'bcd_to_led7:inst22\|WideOr0~0'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst0~head_lut bcd_to_led7:inst22|WideOr0~0 } "NODE_NAME" } } { "bcd_to_led7.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/Lab1/bcd_to_led7.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.099 ns) + CELL(2.788 ns) 13.800 ns HEX0\[6\] 4 PIN PIN_V13 0 " "Info: 4: + IC(3.099 ns) + CELL(2.788 ns) = 13.800 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0\[6\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { bcd_to_led7:inst22|WideOr0~0 HEX0[6] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 472 904 1080 488 "HEX0\[3\]" "" } { 424 904 1080 440 "HEX0\[6\]" "" } { 440 904 1080 456 "HEX0\[5\]" "" } { 456 904 1080 472 "HEX0\[4\]" "" } { 488 904 1080 504 "HEX0\[2\]" "" } { 504 904 1080 520 "HEX0\[1\]" "" } { 520 904 1080 536 "HEX0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.321 ns ( 31.31 % ) " "Info: Total cell delay = 4.321 ns ( 31.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.479 ns ( 68.69 % ) " "Info: Total interconnect delay = 9.479 ns ( 68.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { KEY[1] inst0~head_lut bcd_to_led7:inst22|WideOr0~0 HEX0[6] } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { KEY[1] {} KEY[1]~combout {} inst0~head_lut {} bcd_to_led7:inst22|WideOr0~0 {} HEX0[6] {} } { 0.000ns 0.000ns 5.848ns 0.532ns 3.099ns } { 0.000ns 0.842ns 0.275ns 0.416ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1~_emulated SW\[1\] KEY\[0\] 0.177 ns register " "Info: th for register \"inst1~_emulated\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 0.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.662 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; CLK Node = 'KEY\[0\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 104 112 280 120 "KEY\[0\]" "" } { 400 -168 0 416 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.537 ns) 3.662 ns inst1~_emulated 2 REG LCFF_X61_Y3_N3 1 " "Info: 2: + IC(2.263 ns) + CELL(0.537 ns) = 3.662 ns; Loc. = LCFF_X61_Y3_N3; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { KEY[0] inst1~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 38.20 % ) " "Info: Total cell delay = 1.399 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.263 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst1~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'SW\[1\]'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 352 -168 0 368 "SW\[0\]" "" } { 128 -168 0 144 "SW\[2\]" "" } { 240 -168 0 256 "SW\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.275 ns) 2.999 ns inst1~head_lut 2 COMB LCCOMB_X61_Y3_N4 11 " "Info: 2: + IC(1.725 ns) + CELL(0.275 ns) = 2.999 ns; Loc. = LCCOMB_X61_Y3_N4; Fanout = 11; COMB Node = 'inst1~head_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { SW[1] inst1~head_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.150 ns) 3.667 ns inst1~data_lut 3 COMB LCCOMB_X61_Y3_N2 1 " "Info: 3: + IC(0.518 ns) + CELL(0.150 ns) = 3.667 ns; Loc. = LCCOMB_X61_Y3_N2; Fanout = 1; COMB Node = 'inst1~data_lut'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { inst1~head_lut inst1~data_lut } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.751 ns inst1~_emulated 4 REG LCFF_X61_Y3_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.751 ns; Loc. = LCFF_X61_Y3_N3; Fanout = 1; REG Node = 'inst1~_emulated'" {  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "Lab01.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/Lab1/Lab01.bdf" { { 168 376 440 248 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 40.20 % ) " "Info: Total cell delay = 1.508 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 59.80 % ) " "Info: Total interconnect delay = 2.243 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { SW[1] inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { SW[1] {} SW[1]~combout {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.725ns 0.518ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.662 ns" { KEY[0] inst1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.662 ns" { KEY[0] {} KEY[0]~combout {} inst1~_emulated {} } { 0.000ns 0.000ns 2.263ns } { 0.000ns 0.862ns 0.537ns } "" } } { "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/serveforktmt/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { SW[1] inst1~head_lut inst1~data_lut inst1~_emulated } "NODE_NAME" } } { "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/serveforktmt/quartus9/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { SW[1] {} SW[1]~combout {} inst1~head_lut {} inst1~data_lut {} inst1~_emulated {} } { 0.000ns 0.000ns 1.725ns 0.518ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 02 16:17:34 2018 " "Info: Processing ended: Tue Oct 02 16:17:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
