# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11673
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-213.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$34
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$36
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$38
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$8_CHECK[0:0]$44
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$8_EN[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:168$9_CHECK[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:203$10_CHECK[0:0]$48
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$78
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$86
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  wire width 32 $add$cva6_lsu_formal.v:181$85_Y
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  wire width 32 $add$cva6_lsu_formal.v:198$93_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11046
  wire $auto$opt_dff.cc:242:make_patterns_logic$11050
  wire $auto$rtlil.cc:2817:Anyseq$10717
  wire $auto$rtlil.cc:2817:Anyseq$10719
  wire $auto$rtlil.cc:2817:Anyseq$10721
  wire $auto$rtlil.cc:2817:Anyseq$10723
  wire $auto$rtlil.cc:2817:Anyseq$10725
  wire $auto$rtlil.cc:2817:Anyseq$10727
  wire $auto$rtlil.cc:2817:Anyseq$10729
  wire $auto$rtlil.cc:2817:Anyseq$10731
  wire $auto$rtlil.cc:2817:Anyseq$10733
  wire $auto$rtlil.cc:2817:Anyseq$10735
  wire $auto$rtlil.cc:2817:Anyseq$10737
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10739
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10741
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10743
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10745
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10747
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10749
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$56_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$57_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$59_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$60_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$62_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$63_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$65_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$66_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.58"
  wire $eq$cva6_lsu_formal.v:164$68_Y
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  wire $eq$cva6_lsu_formal.v:168$76_Y
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  wire $eq$cva6_lsu_formal.v:169$77_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  wire $eq$cva6_lsu_formal.v:174$82_Y
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  wire $eq$cva6_lsu_formal.v:174$83_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  wire $eq$cva6_lsu_formal.v:191$90_Y
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  wire $eq$cva6_lsu_formal.v:191$91_Y
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  wire $eq$cva6_lsu_formal.v:205$94_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$14_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$16_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$18_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:166$8_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:203$10_CHECK
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  wire $gt$cva6_lsu_formal.v:166$70_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$50_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$51_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$58_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$61_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$64_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$67_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  wire $logic_and$cva6_lsu_formal.v:173$79_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  wire $logic_and$cva6_lsu_formal.v:173$81_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  wire $logic_and$cva6_lsu_formal.v:190$87_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  wire $logic_and$cva6_lsu_formal.v:190$89_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$15_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$17_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$19_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  wire $logic_not$cva6_lsu_formal.v:166$69_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  wire $logic_or$cva6_lsu_formal.v:166$71_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  wire $logic_or$cva6_lsu_formal.v:174$84_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  wire $logic_or$cva6_lsu_formal.v:191$92_Y
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  wire $lt$cva6_lsu_formal.v:173$80_Y
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  wire $lt$cva6_lsu_formal.v:190$88_Y
  wire $procmux$10135_Y
  wire $procmux$10141_Y
  wire $procmux$10153_Y
  wire $procmux$10165_Y
  wire width 32 $procmux$9936_Y
  wire $procmux$9937_CMP
  wire $procmux$9938_CMP
  wire $procmux$9939_CMP
  wire $procmux$9940_CMP
  wire width 32 $procmux$9941_Y
  wire width 32 $procmux$9986_Y
  wire $procmux$9987_CMP
  wire $procmux$9988_CMP
  wire $procmux$9989_CMP
  wire $procmux$9990_CMP
  wire width 32 $procmux$9991_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  cell $add $add$cva6_lsu_formal.v:181$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:181$85_Y
  end
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  cell $add $add$cva6_lsu_formal.v:198$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:198$93_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$25
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$26
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$27
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$28
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$20
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$21
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$22
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$23
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:203.16-205.68"
  cell $assert $assert$cva6_lsu_formal.v:203$103
    connect \A $formal$cva6_lsu_formal.v:203$10_CHECK
    connect \EN $formal$cva6_lsu_formal.v:166$8_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$96
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$34
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$97
    connect \A $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$36
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$98
    connect \A $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$38
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$99
    connect \A $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$40
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.59"
  cell $assume $assume$cva6_lsu_formal.v:162$100
    connect \A $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$42
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \src "cva6_lsu_formal.v:166.49-168.72"
  cell $assume $assume$cva6_lsu_formal.v:166$101
    connect \A $0$formal$cva6_lsu_formal.v:166$8_CHECK[0:0]$44
    connect \EN $0$formal$cva6_lsu_formal.v:166$8_EN[0:0]$45
  end
  attribute \src "cva6_lsu_formal.v:168.73-169.74"
  cell $assume $assume$cva6_lsu_formal.v:168$102
    connect \A $0$formal$cva6_lsu_formal.v:168$9_CHECK[0:0]$46
    connect \EN $0$formal$cva6_lsu_formal.v:166$8_EN[0:0]$45
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:190$89_Y $logic_or$cva6_lsu_formal.v:166$71_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11046
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:173$81_Y $logic_or$cva6_lsu_formal.v:166$71_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11050
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11039
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$17_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$19_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11040
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$15_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11042
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11044
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11048
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:198$93_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11046
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11052
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:181$85_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11050
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11054
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11056
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$78
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11058
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11060
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$86
    connect \EN $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10716
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10717
  end
  cell $anyseq $auto$setundef.cc:501:execute$10718
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10719
  end
  cell $anyseq $auto$setundef.cc:501:execute$10720
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10721
  end
  cell $anyseq $auto$setundef.cc:501:execute$10722
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10723
  end
  cell $anyseq $auto$setundef.cc:501:execute$10724
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10725
  end
  cell $anyseq $auto$setundef.cc:501:execute$10726
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10727
  end
  cell $anyseq $auto$setundef.cc:501:execute$10728
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10729
  end
  cell $anyseq $auto$setundef.cc:501:execute$10730
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10731
  end
  cell $anyseq $auto$setundef.cc:501:execute$10732
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10733
  end
  cell $anyseq $auto$setundef.cc:501:execute$10734
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10735
  end
  cell $anyseq $auto$setundef.cc:501:execute$10736
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10737
  end
  cell $anyseq $auto$setundef.cc:501:execute$10738
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10739
  end
  cell $anyseq $auto$setundef.cc:501:execute$10740
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10741
  end
  cell $anyseq $auto$setundef.cc:501:execute$10742
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10743
  end
  cell $anyseq $auto$setundef.cc:501:execute$10744
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10745
  end
  cell $anyseq $auto$setundef.cc:501:execute$10746
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10747
  end
  cell $anyseq $auto$setundef.cc:501:execute$10748
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10749
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:159$56_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $logic_not $eq$cva6_lsu_formal.v:159$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:159$57_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$59_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$60_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$62_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$63_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$65_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$66_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.58"
  cell $eq $eq$cva6_lsu_formal.v:164$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:164$68_Y
  end
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  cell $eq $eq$cva6_lsu_formal.v:168$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:168$76_Y
  end
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  cell $eq $eq$cva6_lsu_formal.v:169$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:169$77_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  cell $eq $eq$cva6_lsu_formal.v:174$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$78 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:174$82_Y
  end
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  cell $eq $eq$cva6_lsu_formal.v:174$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$78 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:174$83_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  cell $eq $eq$cva6_lsu_formal.v:191$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$86 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:191$90_Y
  end
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  cell $eq $eq$cva6_lsu_formal.v:191$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$86 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:191$91_Y
  end
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  cell $eq $eq$cva6_lsu_formal.v:205$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:205$94_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$14_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$16_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$18_Y
  end
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  cell $gt $gt$cva6_lsu_formal.v:166$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:166$70_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$50_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$50_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$51_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$56_Y
    connect \B $eq$cva6_lsu_formal.v:159$57_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$58_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$59_Y
    connect \B $eq$cva6_lsu_formal.v:160$60_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$61_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$62_Y
    connect \B $eq$cva6_lsu_formal.v:161$63_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$64_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$65_Y
    connect \B $eq$cva6_lsu_formal.v:162$66_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$67_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:173$79_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:173$79_Y
    connect \B $lt$cva6_lsu_formal.v:173$80_Y
    connect \Y $logic_and$cva6_lsu_formal.v:173$81_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:190$87_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:190$87_Y
    connect \B $lt$cva6_lsu_formal.v:190$88_Y
    connect \Y $logic_and$cva6_lsu_formal.v:190$89_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$14_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$15_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$16_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$17_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$18_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$19_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:166$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:166$69_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:166$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:166$69_Y
    connect \B $gt$cva6_lsu_formal.v:166$70_Y
    connect \Y $logic_or$cva6_lsu_formal.v:166$71_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:174$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:174$82_Y
    connect \B $eq$cva6_lsu_formal.v:174$83_Y
    connect \Y $logic_or$cva6_lsu_formal.v:174$84_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:191$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:191$90_Y
    connect \B $eq$cva6_lsu_formal.v:191$91_Y
    connect \Y $logic_or$cva6_lsu_formal.v:191$92_Y
  end
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  cell $lt $lt$cva6_lsu_formal.v:173$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:173$80_Y
  end
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  cell $lt $lt$cva6_lsu_formal.v:190$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:190$88_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$10451
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:166$8_EN[0:0]$45
    connect \Q $formal$cva6_lsu_formal.v:166$8_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$10454
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:203$10_CHECK[0:0]$48
    connect \Q $formal$cva6_lsu_formal.v:203$10_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10458
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10105
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$35
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10108
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10717
    connect \B $logic_and$cva6_lsu_formal.v:159$58_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$34
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10114
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10719
    connect \B $logic_and$cva6_lsu_formal.v:160$61_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$36
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10120
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10721
    connect \B $logic_and$cva6_lsu_formal.v:161$64_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$38
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10126
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10723
    connect \B $logic_and$cva6_lsu_formal.v:162$67_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10132
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10725
    connect \B $eq$cva6_lsu_formal.v:164$68_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$7_CHECK[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10135
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$10135_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10138
    parameter \WIDTH 1
    connect \A $procmux$10135_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$8_EN[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10141
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10727
    connect \B $eq$cva6_lsu_formal.v:168$76_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$10141_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10144
    parameter \WIDTH 1
    connect \A $procmux$10141_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10729
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$8_CHECK[0:0]$44
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10153
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10731
    connect \B $eq$cva6_lsu_formal.v:169$77_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$10153_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10156
    parameter \WIDTH 1
    connect \A $procmux$10153_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10733
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:168$9_CHECK[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10165
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10735
    connect \B $eq$cva6_lsu_formal.v:205$94_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$10165_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10168
    parameter \WIDTH 1
    connect \A $procmux$10165_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10737
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $0$formal$cva6_lsu_formal.v:203$10_CHECK[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:191.21-191.93|cva6_lsu_formal.v:191.17-195.20"
  cell $mux $procmux$9899
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:191$92_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$9910
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:190$89_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$9928
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:190$89_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9936
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10739
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9940_CMP $procmux$9939_CMP $procmux$9938_CMP $procmux$9937_CMP }
    connect \Y $procmux$9936_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9937_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9937_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9938_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9938_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9939_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9939_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9940_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9940_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$9941
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10741
    connect \B $procmux$9936_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$9941_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$9944
    parameter \WIDTH 32
    connect \A $procmux$9941_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10743
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:174.21-174.93|cva6_lsu_formal.v:174.17-178.20"
  cell $mux $procmux$9949
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:174$84_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$9960
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:173$81_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$9978
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:173$81_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9986
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10745
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9990_CMP $procmux$9989_CMP $procmux$9988_CMP $procmux$9987_CMP }
    connect \Y $procmux$9986_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9987_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$9987_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9988_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$9988_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9989_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$9989_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$9990_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$9991
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10747
    connect \B $procmux$9986_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$71_Y
    connect \Y $procmux$9991_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$9994
    parameter \WIDTH 32
    connect \A $procmux$9991_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10749
    connect \S $logic_and$cva6_lsu_formal.v:148$51_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$78
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect { \instr0 [31:15] \instr0 [11:7] } { \prog[0] [31:15] \prog[0] [11:7] }
  connect { \instr1 [31:15] \instr1 [11:7] } { \prog[1] [31:15] \prog[1] [11:7] }
  connect { \instr2 [31:15] \instr2 [11:7] } { \prog[2] [31:15] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect { \prog[0] [14:12] \prog[0] [6:0] } { \instr0 [14:12] \instr0 [6:0] }
  connect { \prog[1] [14:12] \prog[1] [6:0] } { \instr1 [14:12] \instr1 [6:0] }
  connect { \prog[2] [14:12] \prog[2] [6:0] } { \instr2 [14:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$382_DATA[1:0]$481
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$392_DATA[1:0]$557
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$394_DATA[1:0]$566
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$386_DATA[31:0]$517
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$388_DATA[7:0]$519
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$387_DATA[1:0]$518
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$389_DATA[31:0]$544
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$391_DATA[7:0]$546
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$390_DATA[1:0]$545
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$489_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$490_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$525_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$561_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$570_Y
  wire width 8 $auto$async2sync.cc:140:execute$10660
  wire width 2 $auto$async2sync.cc:140:execute$10662
  wire width 2 $auto$async2sync.cc:140:execute$10664
  wire width 2 $auto$async2sync.cc:140:execute$10666
  wire width 32 $auto$async2sync.cc:140:execute$10668
  wire width 8 $auto$async2sync.cc:140:execute$10670
  wire width 2 $auto$async2sync.cc:140:execute$10672
  wire $auto$async2sync.cc:140:execute$10674
  wire width 32 $auto$async2sync.cc:140:execute$10676
  wire width 32 $auto$async2sync.cc:140:execute$10678
  wire $auto$async2sync.cc:140:execute$10680
  wire $auto$async2sync.cc:140:execute$10682
  wire $auto$async2sync.cc:140:execute$10684
  wire $auto$async2sync.cc:140:execute$10686
  wire $auto$async2sync.cc:140:execute$10688
  wire $auto$async2sync.cc:140:execute$10690
  wire width 32 $auto$async2sync.cc:140:execute$10692
  wire width 32 $auto$async2sync.cc:140:execute$10694
  wire width 32 $auto$async2sync.cc:140:execute$10696
  wire width 32 $auto$async2sync.cc:140:execute$10698
  wire width 8 $auto$async2sync.cc:140:execute$10700
  wire width 8 $auto$async2sync.cc:140:execute$10702
  wire width 8 $auto$async2sync.cc:140:execute$10704
  wire width 8 $auto$async2sync.cc:140:execute$10706
  wire width 2 $auto$async2sync.cc:140:execute$10708
  wire width 2 $auto$async2sync.cc:140:execute$10710
  wire width 2 $auto$async2sync.cc:140:execute$10712
  wire width 2 $auto$async2sync.cc:140:execute$10714
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10751
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10753
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10755
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10757
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10759
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10761
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10763
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10765
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10767
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10769
  wire $auto$rtlil.cc:2817:Anyseq$10771
  wire $auto$rtlil.cc:2817:Anyseq$10773
  wire $auto$rtlil.cc:2817:Anyseq$10775
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10777
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10779
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10781
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10783
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10785
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10787
  wire $auto$rtlil.cc:2817:Anyseq$10789
  wire $auto$rtlil.cc:2817:Anyseq$10791
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10793
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10795
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$523_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$534_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$535_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$550_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$552_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$521_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$548_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$472_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$491_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$471_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$522_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$524_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$549_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$551_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$482_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$508_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$520_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$547_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$558_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$567_Y
  wire width 2 $procmux$1006_Y
  wire $procmux$1007_CMP
  wire $procmux$1008_CMP
  wire $procmux$1009_CMP
  wire $procmux$1010_CMP
  wire width 2 $procmux$1041_Y
  wire width 2 $procmux$1044_Y
  wire width 2 $procmux$1046_Y
  wire width 2 $procmux$1049_Y
  wire $procmux$1050_CMP
  wire width 2 $procmux$1052_Y
  wire width 2 $procmux$1054_Y
  wire width 2 $procmux$1057_Y
  wire $procmux$1058_CMP
  wire width 2 $procmux$1060_Y
  wire width 2 $procmux$1066_Y
  wire width 2 $procmux$1069_Y
  wire width 2 $procmux$1071_Y
  wire width 2 $procmux$1075_Y
  wire $procmux$1076_CMP
  wire width 2 $procmux$1078_Y
  wire width 2 $procmux$1080_Y
  wire width 2 $procmux$1084_Y
  wire $procmux$1085_CMP
  wire width 2 $procmux$1087_Y
  wire width 2 $procmux$1094_Y
  wire width 2 $procmux$1097_Y
  wire width 2 $procmux$1099_Y
  wire width 2 $procmux$1104_Y
  wire $procmux$1105_CMP
  wire width 2 $procmux$1107_Y
  wire width 2 $procmux$1109_Y
  wire width 2 $procmux$1114_Y
  wire $procmux$1115_CMP
  wire width 2 $procmux$1117_Y
  wire width 2 $procmux$1125_Y
  wire width 2 $procmux$1128_Y
  wire width 2 $procmux$1130_Y
  wire width 2 $procmux$1136_Y
  wire $procmux$1137_CMP
  wire width 2 $procmux$1139_Y
  wire width 2 $procmux$1141_Y
  wire width 2 $procmux$1147_Y
  wire $procmux$1148_CMP
  wire width 2 $procmux$1150_Y
  wire width 8 $procmux$1155_Y
  wire width 8 $procmux$1158_Y
  wire width 8 $procmux$1164_Y
  wire width 8 $procmux$1167_Y
  wire width 8 $procmux$1174_Y
  wire width 8 $procmux$1177_Y
  wire width 8 $procmux$1185_Y
  wire width 8 $procmux$1188_Y
  wire width 32 $procmux$1193_Y
  wire width 32 $procmux$1196_Y
  wire width 32 $procmux$1202_Y
  wire width 32 $procmux$1205_Y
  wire width 32 $procmux$1212_Y
  wire width 32 $procmux$1215_Y
  wire width 32 $procmux$1223_Y
  wire width 32 $procmux$1226_Y
  wire $procmux$1232_Y
  wire $procmux$1234_Y
  wire $procmux$1238_Y
  wire width 2 $procmux$1242_Y
  wire width 2 $procmux$1244_Y
  wire width 2 $procmux$1247_Y
  wire width 2 $procmux$1251_Y
  wire width 2 $procmux$1253_Y
  wire width 2 $procmux$1257_Y
  wire width 2 $procmux$1260_Y
  wire width 8 $procmux$1266_Y
  wire width 32 $procmux$1272_Y
  wire width 2 $procmux$1278_Y
  wire width 2 $procmux$1284_Y
  wire width 2 $procmux$1290_Y
  wire width 2 $procmux$612_Y
  wire width 2 $procmux$644_Y
  wire width 8 $procmux$663_Y
  wire width 8 $procmux$669_Y
  wire width 8 $procmux$672_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$683_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$686_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$691_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$697_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$700_Y
  wire width 8 $procmux$832_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$843_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$854_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$489_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$490_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$525_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$561_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$570_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10661
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10660
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10663
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10662
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10665
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10664
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10667
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10666
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10669
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10668
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10671
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10670
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10673
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10672
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10675
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10674
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10677
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10676
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10679
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10678
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10681
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10680
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10683
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10682
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10685
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10684
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10687
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10686
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10689
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10688
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10691
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10690
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10693
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10692
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10695
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10694
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10697
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10696
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10699
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10698
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10701
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10700
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10703
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10702
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10705
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10704
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10707
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10706
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10709
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10708
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10711
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10710
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10713
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10712
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10715
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10714
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10750
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10751
  end
  cell $anyseq $auto$setundef.cc:501:execute$10752
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10753
  end
  cell $anyseq $auto$setundef.cc:501:execute$10754
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10755
  end
  cell $anyseq $auto$setundef.cc:501:execute$10756
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10757
  end
  cell $anyseq $auto$setundef.cc:501:execute$10758
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10759
  end
  cell $anyseq $auto$setundef.cc:501:execute$10760
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10761
  end
  cell $anyseq $auto$setundef.cc:501:execute$10762
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10763
  end
  cell $anyseq $auto$setundef.cc:501:execute$10764
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10765
  end
  cell $anyseq $auto$setundef.cc:501:execute$10766
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10767
  end
  cell $anyseq $auto$setundef.cc:501:execute$10768
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10769
  end
  cell $anyseq $auto$setundef.cc:501:execute$10770
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10771
  end
  cell $anyseq $auto$setundef.cc:501:execute$10772
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10773
  end
  cell $anyseq $auto$setundef.cc:501:execute$10774
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10775
  end
  cell $anyseq $auto$setundef.cc:501:execute$10776
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10777
  end
  cell $anyseq $auto$setundef.cc:501:execute$10778
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10779
  end
  cell $anyseq $auto$setundef.cc:501:execute$10780
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10781
  end
  cell $anyseq $auto$setundef.cc:501:execute$10782
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10783
  end
  cell $anyseq $auto$setundef.cc:501:execute$10784
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10785
  end
  cell $anyseq $auto$setundef.cc:501:execute$10786
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10787
  end
  cell $anyseq $auto$setundef.cc:501:execute$10788
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10789
  end
  cell $anyseq $auto$setundef.cc:501:execute$10790
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10791
  end
  cell $anyseq $auto$setundef.cc:501:execute$10792
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10793
  end
  cell $anyseq $auto$setundef.cc:501:execute$10794
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10795
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$387_DATA[1:0]$518 [0]
    connect \Y $eq$cva6_lsu_model.v:161$523_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$534_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$535_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$390_DATA[1:0]$545 [0]
    connect \Y $eq$cva6_lsu_model.v:185$550_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$552_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$388_DATA[7:0]$519
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$521_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$391_DATA[7:0]$546
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$548_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$471_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$472_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$491_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$471_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$520_Y
    connect \B $ge$cva6_lsu_model.v:160$521_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$522_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$522_Y
    connect \B $eq$cva6_lsu_model.v:161$523_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$524_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$547_Y
    connect \B $ge$cva6_lsu_model.v:184$548_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$549_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$549_Y
    connect \B $eq$cva6_lsu_model.v:185$550_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$551_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$382_DATA[1:0]$481
    connect \Y $ne$cva6_lsu_model.v:142$482_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$508_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$386_DATA[31:0]$517 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$520_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$389_DATA[31:0]$544 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$547_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$392_DATA[1:0]$557
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$558_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$394_DATA[1:0]$566
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$567_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10177
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10660
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10178
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10662
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10179
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10664
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10180
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10666
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10181
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10668
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10182
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10670
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10183
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10672
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10196
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10674
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10197
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10676
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10198
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10678
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10199
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10680
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10200
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10682
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10201
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10684
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10202
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10686
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10203
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10688
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10205
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10690
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10210
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10692
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10211
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10694
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10212
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10696
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10213
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10698
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10214
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10700
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10215
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10702
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10216
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10704
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10217
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10706
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10218
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10708
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10219
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10710
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10220
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10712
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10221
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10714
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1001
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$490_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$1006
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10751
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1010_CMP $procmux$1009_CMP $procmux$1008_CMP $procmux$1007_CMP }
    connect \Y $procmux$1006_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1011
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10753
    connect \B $procmux$1006_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$382_DATA[1:0]$481
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1032
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1041
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1007_CMP
    connect \Y $procmux$1041_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1044
    parameter \WIDTH 2
    connect \A $procmux$1041_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1044_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1046
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1044_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $procmux$1046_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1049
    parameter \WIDTH 2
    connect \A $procmux$1046_Y
    connect \B 2'00
    connect \S $procmux$1050_CMP
    connect \Y $procmux$1049_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1050_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1052
    parameter \WIDTH 2
    connect \A $procmux$1049_Y
    connect \B $procmux$1046_Y
    connect \S $ne$cva6_lsu_model.v:193$558_Y
    connect \Y $procmux$1052_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1054
    parameter \WIDTH 2
    connect \A $procmux$1046_Y
    connect \B $procmux$1052_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1054_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1057
    parameter \WIDTH 2
    connect \A $procmux$1054_Y
    connect \B 2'01
    connect \S $procmux$1058_CMP
    connect \Y $procmux$1057_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1060
    parameter \WIDTH 2
    connect \A $procmux$1057_Y
    connect \B $procmux$1054_Y
    connect \S $ne$cva6_lsu_model.v:202$567_Y
    connect \Y $procmux$1060_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1062
    parameter \WIDTH 2
    connect \A $procmux$1054_Y
    connect \B $procmux$1060_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1066
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1008_CMP
    connect \Y $procmux$1066_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1069
    parameter \WIDTH 2
    connect \A $procmux$1066_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1069_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1071
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1069_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $procmux$1071_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1075
    parameter \WIDTH 2
    connect \A $procmux$1071_Y
    connect \B 2'00
    connect \S $procmux$1076_CMP
    connect \Y $procmux$1075_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1078
    parameter \WIDTH 2
    connect \A $procmux$1075_Y
    connect \B $procmux$1071_Y
    connect \S $ne$cva6_lsu_model.v:193$558_Y
    connect \Y $procmux$1078_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A $procmux$1071_Y
    connect \B $procmux$1078_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1084
    parameter \WIDTH 2
    connect \A $procmux$1080_Y
    connect \B 2'01
    connect \S $procmux$1085_CMP
    connect \Y $procmux$1084_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1085_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1087
    parameter \WIDTH 2
    connect \A $procmux$1084_Y
    connect \B $procmux$1080_Y
    connect \S $ne$cva6_lsu_model.v:202$567_Y
    connect \Y $procmux$1087_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1089
    parameter \WIDTH 2
    connect \A $procmux$1080_Y
    connect \B $procmux$1087_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1094
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1009_CMP
    connect \Y $procmux$1094_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1097
    parameter \WIDTH 2
    connect \A $procmux$1094_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1097_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1099
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1097_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $procmux$1099_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1104
    parameter \WIDTH 2
    connect \A $procmux$1099_Y
    connect \B 2'00
    connect \S $procmux$1105_CMP
    connect \Y $procmux$1104_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1105_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1105_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1107
    parameter \WIDTH 2
    connect \A $procmux$1104_Y
    connect \B $procmux$1099_Y
    connect \S $ne$cva6_lsu_model.v:193$558_Y
    connect \Y $procmux$1107_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1109
    parameter \WIDTH 2
    connect \A $procmux$1099_Y
    connect \B $procmux$1107_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1109_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1114
    parameter \WIDTH 2
    connect \A $procmux$1109_Y
    connect \B 2'01
    connect \S $procmux$1115_CMP
    connect \Y $procmux$1114_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1115_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1115_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1117
    parameter \WIDTH 2
    connect \A $procmux$1114_Y
    connect \B $procmux$1109_Y
    connect \S $ne$cva6_lsu_model.v:202$567_Y
    connect \Y $procmux$1117_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1119
    parameter \WIDTH 2
    connect \A $procmux$1109_Y
    connect \B $procmux$1117_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1125
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1010_CMP
    connect \Y $procmux$1125_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1128
    parameter \WIDTH 2
    connect \A $procmux$1125_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1128_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1130
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1128_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $procmux$1130_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1136
    parameter \WIDTH 2
    connect \A $procmux$1130_Y
    connect \B 2'00
    connect \S $procmux$1137_CMP
    connect \Y $procmux$1136_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1137_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1137_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1139
    parameter \WIDTH 2
    connect \A $procmux$1136_Y
    connect \B $procmux$1130_Y
    connect \S $ne$cva6_lsu_model.v:193$558_Y
    connect \Y $procmux$1139_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1141
    parameter \WIDTH 2
    connect \A $procmux$1130_Y
    connect \B $procmux$1139_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1141_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1147
    parameter \WIDTH 2
    connect \A $procmux$1141_Y
    connect \B 2'01
    connect \S $procmux$1148_CMP
    connect \Y $procmux$1147_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1148_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1148_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1150
    parameter \WIDTH 2
    connect \A $procmux$1147_Y
    connect \B $procmux$1141_Y
    connect \S $ne$cva6_lsu_model.v:202$567_Y
    connect \Y $procmux$1150_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1152
    parameter \WIDTH 2
    connect \A $procmux$1141_Y
    connect \B $procmux$1150_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1155
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1007_CMP
    connect \Y $procmux$1155_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1158
    parameter \WIDTH 8
    connect \A $procmux$1155_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1158_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1160
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1158_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1164
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1008_CMP
    connect \Y $procmux$1164_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1167
    parameter \WIDTH 8
    connect \A $procmux$1164_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1167_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1169
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1167_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1174
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1009_CMP
    connect \Y $procmux$1174_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1177
    parameter \WIDTH 8
    connect \A $procmux$1174_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1177_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1179
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1177_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1185
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1010_CMP
    connect \Y $procmux$1185_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1188
    parameter \WIDTH 8
    connect \A $procmux$1185_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1188_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1190
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1188_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1193
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1007_CMP
    connect \Y $procmux$1193_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1196
    parameter \WIDTH 32
    connect \A $procmux$1193_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1196_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1198
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1196_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1202
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1008_CMP
    connect \Y $procmux$1202_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1205
    parameter \WIDTH 32
    connect \A $procmux$1202_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1205_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1207
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1205_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1212
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1009_CMP
    connect \Y $procmux$1212_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1215
    parameter \WIDTH 32
    connect \A $procmux$1212_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1215_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1217
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1215_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1223
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1010_CMP
    connect \Y $procmux$1223_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1226
    parameter \WIDTH 32
    connect \A $procmux$1223_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1226_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1228
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1226_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1232
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$534_Y
    connect \Y $procmux$1232_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1234
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1232_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1234_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1238
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$1238_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1240
    parameter \WIDTH 1
    connect \A $procmux$1234_Y
    connect \B $procmux$1238_Y
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1242
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$552_Y
    connect \Y $procmux$1242_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1244
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1242_Y
    connect \S $logic_or$cva6_lsu_model.v:183$551_Y
    connect \Y $procmux$1244_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1247
    parameter \WIDTH 2
    connect \A $procmux$1244_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$535_Y
    connect \Y $procmux$1247_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1251
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$534_Y
    connect \Y $procmux$1251_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1253
    parameter \WIDTH 2
    connect \A $procmux$1247_Y
    connect \B $procmux$1251_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1253_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1257
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$524_Y
    connect \Y $procmux$1257_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1260
    parameter \WIDTH 2
    connect \A $procmux$1257_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$1260_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1262
    parameter \WIDTH 2
    connect \A $procmux$1253_Y
    connect \B $procmux$1260_Y
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1266
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$1266_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1268
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1266_Y
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1272
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$1272_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1274
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1272_Y
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1278
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$561_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$558_Y
    connect \Y $procmux$1278_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1280
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1278_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1284
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$570_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$567_Y
    connect \Y $procmux$1284_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1286
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1284_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1290
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$489_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$482_Y
    connect \Y $procmux$1290_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1292
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1290_Y
    connect \S $logic_and$cva6_lsu_model.v:141$472_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$612
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10755
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1148_CMP $procmux$1115_CMP $procmux$1085_CMP $procmux$1058_CMP }
    connect \Y $procmux$612_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$617
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10757
    connect \B $procmux$612_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$394_DATA[1:0]$566
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$644
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10759
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1137_CMP $procmux$1105_CMP $procmux$1076_CMP $procmux$1050_CMP }
    connect \Y $procmux$644_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$649
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10761
    connect \B $procmux$644_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$392_DATA[1:0]$557
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$663
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10763
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1137_CMP $procmux$1105_CMP $procmux$1076_CMP $procmux$1050_CMP }
    connect \Y $procmux$663_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$669
    parameter \WIDTH 8
    connect \A $procmux$663_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10765
    connect \S $eq$cva6_lsu_model.v:179$535_Y
    connect \Y $procmux$669_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$672
    parameter \WIDTH 8
    connect \A $procmux$669_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10767
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$672_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$675
    parameter \WIDTH 8
    connect \A $procmux$672_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10769
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$391_DATA[7:0]$546
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$683
    parameter \WIDTH 1
    connect \A $procmux$644_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10771
    connect \S $eq$cva6_lsu_model.v:179$535_Y
    connect \Y $procmux$683_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$686
    parameter \WIDTH 1
    connect \A $procmux$683_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10773
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$686_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$689
    parameter \WIDTH 1
    connect \A $procmux$686_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10775
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$390_DATA[1:0]$545 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$691
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10777
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1137_CMP $procmux$1105_CMP $procmux$1076_CMP $procmux$1050_CMP }
    connect \Y $procmux$691_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$697
    parameter \WIDTH 12
    connect \A $procmux$691_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10779
    connect \S $eq$cva6_lsu_model.v:179$535_Y
    connect \Y $procmux$697_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$700
    parameter \WIDTH 12
    connect \A $procmux$697_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10781
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$700_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$703
    parameter \WIDTH 12
    connect \A $procmux$700_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10783
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$389_DATA[31:0]$544
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$832
    parameter \WIDTH 8
    connect \A $procmux$663_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10785
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$832_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$834
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10787
    connect \B $procmux$832_Y
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$388_DATA[7:0]$519
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$843
    parameter \WIDTH 1
    connect \A $procmux$644_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10789
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$843_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$845
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10791
    connect \B $procmux$843_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$387_DATA[1:0]$518 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$854
    parameter \WIDTH 12
    connect \A $procmux$691_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10793
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $procmux$854_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$856
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10795
    connect \B $procmux$854_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$386_DATA[31:0]$517
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$908
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$525_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$508_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$937
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$491_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$129_DATA[31:0]$278
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$132_DATA[31:0]$305
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$279_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$306_Y
  wire width 3 $add$cva6_processor_shim.v:254$355_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$325_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$333_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11061
  wire $auto$opt_dff.cc:217:make_patterns_logic$11063
  wire $auto$opt_dff.cc:217:make_patterns_logic$11065
  wire $auto$opt_dff.cc:217:make_patterns_logic$11074
  wire $auto$opt_dff.cc:217:make_patterns_logic$11076
  wire $auto$opt_dff.cc:217:make_patterns_logic$11085
  wire $auto$opt_dff.cc:217:make_patterns_logic$11087
  wire $auto$opt_dff.cc:217:make_patterns_logic$11096
  wire $auto$opt_dff.cc:217:make_patterns_logic$11098
  wire $auto$opt_dff.cc:217:make_patterns_logic$11107
  wire $auto$opt_dff.cc:217:make_patterns_logic$11109
  wire $auto$opt_dff.cc:217:make_patterns_logic$11118
  wire $auto$opt_dff.cc:217:make_patterns_logic$11120
  wire $auto$opt_dff.cc:217:make_patterns_logic$11129
  wire $auto$opt_dff.cc:217:make_patterns_logic$11131
  wire $auto$opt_dff.cc:217:make_patterns_logic$11140
  wire $auto$opt_dff.cc:217:make_patterns_logic$11142
  wire $auto$opt_dff.cc:217:make_patterns_logic$11151
  wire $auto$opt_dff.cc:217:make_patterns_logic$11153
  wire $auto$opt_dff.cc:217:make_patterns_logic$11162
  wire $auto$opt_dff.cc:217:make_patterns_logic$11164
  wire $auto$opt_dff.cc:217:make_patterns_logic$11173
  wire $auto$opt_dff.cc:217:make_patterns_logic$11175
  wire $auto$opt_dff.cc:217:make_patterns_logic$11184
  wire $auto$opt_dff.cc:217:make_patterns_logic$11186
  wire $auto$opt_dff.cc:217:make_patterns_logic$11195
  wire $auto$opt_dff.cc:217:make_patterns_logic$11197
  wire $auto$opt_dff.cc:217:make_patterns_logic$11206
  wire $auto$opt_dff.cc:217:make_patterns_logic$11208
  wire $auto$opt_dff.cc:217:make_patterns_logic$11217
  wire $auto$opt_dff.cc:217:make_patterns_logic$11219
  wire $auto$opt_dff.cc:217:make_patterns_logic$11228
  wire $auto$opt_dff.cc:217:make_patterns_logic$11230
  wire $auto$opt_dff.cc:217:make_patterns_logic$11239
  wire $auto$opt_dff.cc:217:make_patterns_logic$11241
  wire $auto$opt_dff.cc:217:make_patterns_logic$11250
  wire $auto$opt_dff.cc:217:make_patterns_logic$11252
  wire $auto$opt_dff.cc:217:make_patterns_logic$11261
  wire $auto$opt_dff.cc:217:make_patterns_logic$11263
  wire $auto$opt_dff.cc:217:make_patterns_logic$11272
  wire $auto$opt_dff.cc:217:make_patterns_logic$11274
  wire $auto$opt_dff.cc:217:make_patterns_logic$11283
  wire $auto$opt_dff.cc:217:make_patterns_logic$11285
  wire $auto$opt_dff.cc:217:make_patterns_logic$11294
  wire $auto$opt_dff.cc:217:make_patterns_logic$11296
  wire $auto$opt_dff.cc:217:make_patterns_logic$11305
  wire $auto$opt_dff.cc:217:make_patterns_logic$11307
  wire $auto$opt_dff.cc:217:make_patterns_logic$11316
  wire $auto$opt_dff.cc:217:make_patterns_logic$11318
  wire $auto$opt_dff.cc:217:make_patterns_logic$11327
  wire $auto$opt_dff.cc:217:make_patterns_logic$11329
  wire $auto$opt_dff.cc:217:make_patterns_logic$11338
  wire $auto$opt_dff.cc:217:make_patterns_logic$11340
  wire $auto$opt_dff.cc:217:make_patterns_logic$11349
  wire $auto$opt_dff.cc:217:make_patterns_logic$11351
  wire $auto$opt_dff.cc:217:make_patterns_logic$11360
  wire $auto$opt_dff.cc:217:make_patterns_logic$11362
  wire $auto$opt_dff.cc:217:make_patterns_logic$11371
  wire $auto$opt_dff.cc:217:make_patterns_logic$11373
  wire $auto$opt_dff.cc:217:make_patterns_logic$11382
  wire $auto$opt_dff.cc:217:make_patterns_logic$11384
  wire $auto$opt_dff.cc:217:make_patterns_logic$11393
  wire $auto$opt_dff.cc:217:make_patterns_logic$11395
  wire $auto$opt_dff.cc:217:make_patterns_logic$11404
  wire $auto$opt_dff.cc:217:make_patterns_logic$11406
  wire $auto$opt_dff.cc:217:make_patterns_logic$11413
  wire $auto$opt_dff.cc:217:make_patterns_logic$11418
  wire $auto$opt_dff.cc:217:make_patterns_logic$11423
  wire $auto$opt_dff.cc:217:make_patterns_logic$11428
  wire $auto$opt_dff.cc:217:make_patterns_logic$11433
  wire $auto$opt_dff.cc:217:make_patterns_logic$11438
  wire $auto$opt_dff.cc:217:make_patterns_logic$11443
  wire $auto$opt_dff.cc:217:make_patterns_logic$11448
  wire $auto$opt_dff.cc:217:make_patterns_logic$11453
  wire $auto$opt_dff.cc:217:make_patterns_logic$11458
  wire $auto$opt_dff.cc:217:make_patterns_logic$11463
  wire $auto$opt_dff.cc:217:make_patterns_logic$11468
  wire $auto$opt_dff.cc:217:make_patterns_logic$11473
  wire $auto$opt_dff.cc:217:make_patterns_logic$11478
  wire $auto$opt_dff.cc:217:make_patterns_logic$11483
  wire $auto$opt_dff.cc:217:make_patterns_logic$11488
  wire $auto$opt_dff.cc:217:make_patterns_logic$11493
  wire $auto$opt_dff.cc:217:make_patterns_logic$11498
  wire $auto$opt_dff.cc:217:make_patterns_logic$11503
  wire $auto$opt_dff.cc:217:make_patterns_logic$11508
  wire $auto$opt_dff.cc:217:make_patterns_logic$11513
  wire $auto$opt_dff.cc:217:make_patterns_logic$11518
  wire $auto$opt_dff.cc:217:make_patterns_logic$11523
  wire $auto$opt_dff.cc:217:make_patterns_logic$11528
  wire $auto$opt_dff.cc:217:make_patterns_logic$11533
  wire $auto$opt_dff.cc:217:make_patterns_logic$11538
  wire $auto$opt_dff.cc:217:make_patterns_logic$11543
  wire $auto$opt_dff.cc:217:make_patterns_logic$11548
  wire $auto$opt_dff.cc:217:make_patterns_logic$11553
  wire $auto$opt_dff.cc:217:make_patterns_logic$11558
  wire $auto$opt_dff.cc:217:make_patterns_logic$11563
  wire $auto$opt_dff.cc:217:make_patterns_logic$11568
  wire $auto$opt_dff.cc:217:make_patterns_logic$11574
  wire $auto$opt_dff.cc:217:make_patterns_logic$11576
  wire $auto$opt_dff.cc:217:make_patterns_logic$11578
  wire $auto$opt_dff.cc:217:make_patterns_logic$11580
  wire $auto$opt_dff.cc:217:make_patterns_logic$11582
  wire $auto$opt_dff.cc:217:make_patterns_logic$11598
  wire $auto$opt_dff.cc:217:make_patterns_logic$11605
  wire $auto$opt_dff.cc:217:make_patterns_logic$11617
  wire $auto$opt_dff.cc:217:make_patterns_logic$11619
  wire $auto$opt_dff.cc:217:make_patterns_logic$11636
  wire $auto$opt_dff.cc:217:make_patterns_logic$11638
  wire $auto$opt_dff.cc:217:make_patterns_logic$11644
  wire $auto$opt_dff.cc:217:make_patterns_logic$11670
  wire $auto$opt_dff.cc:242:make_patterns_logic$11069
  wire $auto$opt_dff.cc:242:make_patterns_logic$11080
  wire $auto$opt_dff.cc:242:make_patterns_logic$11091
  wire $auto$opt_dff.cc:242:make_patterns_logic$11102
  wire $auto$opt_dff.cc:242:make_patterns_logic$11113
  wire $auto$opt_dff.cc:242:make_patterns_logic$11124
  wire $auto$opt_dff.cc:242:make_patterns_logic$11135
  wire $auto$opt_dff.cc:242:make_patterns_logic$11146
  wire $auto$opt_dff.cc:242:make_patterns_logic$11157
  wire $auto$opt_dff.cc:242:make_patterns_logic$11168
  wire $auto$opt_dff.cc:242:make_patterns_logic$11179
  wire $auto$opt_dff.cc:242:make_patterns_logic$11190
  wire $auto$opt_dff.cc:242:make_patterns_logic$11201
  wire $auto$opt_dff.cc:242:make_patterns_logic$11212
  wire $auto$opt_dff.cc:242:make_patterns_logic$11223
  wire $auto$opt_dff.cc:242:make_patterns_logic$11234
  wire $auto$opt_dff.cc:242:make_patterns_logic$11245
  wire $auto$opt_dff.cc:242:make_patterns_logic$11256
  wire $auto$opt_dff.cc:242:make_patterns_logic$11267
  wire $auto$opt_dff.cc:242:make_patterns_logic$11278
  wire $auto$opt_dff.cc:242:make_patterns_logic$11289
  wire $auto$opt_dff.cc:242:make_patterns_logic$11300
  wire $auto$opt_dff.cc:242:make_patterns_logic$11311
  wire $auto$opt_dff.cc:242:make_patterns_logic$11322
  wire $auto$opt_dff.cc:242:make_patterns_logic$11333
  wire $auto$opt_dff.cc:242:make_patterns_logic$11344
  wire $auto$opt_dff.cc:242:make_patterns_logic$11355
  wire $auto$opt_dff.cc:242:make_patterns_logic$11366
  wire $auto$opt_dff.cc:242:make_patterns_logic$11377
  wire $auto$opt_dff.cc:242:make_patterns_logic$11388
  wire $auto$opt_dff.cc:242:make_patterns_logic$11399
  wire $auto$opt_dff.cc:242:make_patterns_logic$11410
  wire $auto$opt_dff.cc:242:make_patterns_logic$11415
  wire $auto$opt_dff.cc:242:make_patterns_logic$11420
  wire $auto$opt_dff.cc:242:make_patterns_logic$11425
  wire $auto$opt_dff.cc:242:make_patterns_logic$11430
  wire $auto$opt_dff.cc:242:make_patterns_logic$11435
  wire $auto$opt_dff.cc:242:make_patterns_logic$11440
  wire $auto$opt_dff.cc:242:make_patterns_logic$11445
  wire $auto$opt_dff.cc:242:make_patterns_logic$11450
  wire $auto$opt_dff.cc:242:make_patterns_logic$11455
  wire $auto$opt_dff.cc:242:make_patterns_logic$11460
  wire $auto$opt_dff.cc:242:make_patterns_logic$11465
  wire $auto$opt_dff.cc:242:make_patterns_logic$11470
  wire $auto$opt_dff.cc:242:make_patterns_logic$11475
  wire $auto$opt_dff.cc:242:make_patterns_logic$11480
  wire $auto$opt_dff.cc:242:make_patterns_logic$11485
  wire $auto$opt_dff.cc:242:make_patterns_logic$11490
  wire $auto$opt_dff.cc:242:make_patterns_logic$11495
  wire $auto$opt_dff.cc:242:make_patterns_logic$11500
  wire $auto$opt_dff.cc:242:make_patterns_logic$11505
  wire $auto$opt_dff.cc:242:make_patterns_logic$11510
  wire $auto$opt_dff.cc:242:make_patterns_logic$11515
  wire $auto$opt_dff.cc:242:make_patterns_logic$11520
  wire $auto$opt_dff.cc:242:make_patterns_logic$11525
  wire $auto$opt_dff.cc:242:make_patterns_logic$11530
  wire $auto$opt_dff.cc:242:make_patterns_logic$11535
  wire $auto$opt_dff.cc:242:make_patterns_logic$11540
  wire $auto$opt_dff.cc:242:make_patterns_logic$11545
  wire $auto$opt_dff.cc:242:make_patterns_logic$11550
  wire $auto$opt_dff.cc:242:make_patterns_logic$11555
  wire $auto$opt_dff.cc:242:make_patterns_logic$11560
  wire $auto$opt_dff.cc:242:make_patterns_logic$11565
  wire $auto$opt_dff.cc:242:make_patterns_logic$11570
  wire $auto$opt_dff.cc:242:make_patterns_logic$11588
  wire $auto$opt_dff.cc:242:make_patterns_logic$11607
  wire $auto$opt_dff.cc:242:make_patterns_logic$11631
  wire $auto$opt_dff.cc:242:make_patterns_logic$11640
  wire $auto$opt_dff.cc:242:make_patterns_logic$11650
  wire $auto$opt_dff.cc:242:make_patterns_logic$11658
  wire $auto$opt_dff.cc:276:combine_resets$11594
  wire $auto$opt_reduce.cc:134:opt_mux$10461
  wire $auto$opt_reduce.cc:134:opt_mux$10463
  wire $auto$opt_reduce.cc:134:opt_mux$10465
  wire $auto$opt_reduce.cc:134:opt_mux$10467
  wire $auto$opt_reduce.cc:134:opt_mux$10469
  wire $auto$opt_reduce.cc:134:opt_mux$10471
  wire $auto$opt_reduce.cc:134:opt_mux$10473
  wire $auto$opt_reduce.cc:134:opt_mux$10475
  wire $auto$opt_reduce.cc:134:opt_mux$10477
  wire $auto$opt_reduce.cc:134:opt_mux$10479
  wire $auto$opt_reduce.cc:134:opt_mux$10481
  wire $auto$opt_reduce.cc:134:opt_mux$10485
  wire $auto$opt_reduce.cc:134:opt_mux$10487
  wire $auto$opt_reduce.cc:134:opt_mux$10489
  wire $auto$opt_reduce.cc:134:opt_mux$10491
  wire $auto$opt_reduce.cc:134:opt_mux$10493
  wire $auto$opt_reduce.cc:134:opt_mux$10495
  wire $auto$opt_reduce.cc:134:opt_mux$10497
  wire $auto$opt_reduce.cc:134:opt_mux$10499
  wire $auto$opt_reduce.cc:134:opt_mux$10503
  wire $auto$opt_reduce.cc:134:opt_mux$10505
  wire $auto$opt_reduce.cc:134:opt_mux$10507
  wire $auto$opt_reduce.cc:134:opt_mux$10509
  wire $auto$opt_reduce.cc:134:opt_mux$10511
  wire $auto$opt_reduce.cc:134:opt_mux$10513
  wire $auto$opt_reduce.cc:134:opt_mux$10515
  wire $auto$opt_reduce.cc:134:opt_mux$10517
  wire $auto$opt_reduce.cc:134:opt_mux$10521
  wire $auto$opt_reduce.cc:134:opt_mux$10523
  wire $auto$opt_reduce.cc:134:opt_mux$10527
  wire $auto$opt_reduce.cc:134:opt_mux$10529
  wire $auto$opt_reduce.cc:134:opt_mux$10531
  wire $auto$opt_reduce.cc:134:opt_mux$10533
  wire $auto$opt_reduce.cc:134:opt_mux$10537
  wire $auto$opt_reduce.cc:134:opt_mux$10539
  wire $auto$opt_reduce.cc:134:opt_mux$10543
  wire $auto$opt_reduce.cc:134:opt_mux$10545
  wire $auto$opt_reduce.cc:134:opt_mux$10547
  wire $auto$opt_reduce.cc:134:opt_mux$10551
  wire $auto$opt_reduce.cc:134:opt_mux$10555
  wire $auto$opt_reduce.cc:134:opt_mux$10559
  wire $auto$opt_reduce.cc:134:opt_mux$10563
  wire $auto$opt_reduce.cc:134:opt_mux$10567
  wire $auto$opt_reduce.cc:134:opt_mux$10571
  wire $auto$opt_reduce.cc:134:opt_mux$10573
  wire $auto$opt_reduce.cc:134:opt_mux$10575
  wire $auto$opt_reduce.cc:134:opt_mux$10577
  wire $auto$opt_reduce.cc:134:opt_mux$10581
  wire $auto$opt_reduce.cc:134:opt_mux$10585
  wire $auto$opt_reduce.cc:134:opt_mux$10587
  wire $auto$opt_reduce.cc:134:opt_mux$10589
  wire $auto$opt_reduce.cc:134:opt_mux$10591
  wire $auto$opt_reduce.cc:134:opt_mux$10597
  wire $auto$opt_reduce.cc:134:opt_mux$10601
  wire $auto$opt_reduce.cc:134:opt_mux$10607
  wire $auto$opt_reduce.cc:134:opt_mux$10609
  wire $auto$opt_reduce.cc:134:opt_mux$10611
  wire $auto$opt_reduce.cc:134:opt_mux$10617
  wire $auto$opt_reduce.cc:134:opt_mux$10619
  wire $auto$opt_reduce.cc:134:opt_mux$10621
  wire $auto$opt_reduce.cc:134:opt_mux$10623
  wire $auto$opt_reduce.cc:134:opt_mux$10631
  wire $auto$opt_reduce.cc:134:opt_mux$10637
  wire $auto$opt_reduce.cc:134:opt_mux$10641
  wire $auto$rtlil.cc:2127:Not$11068
  wire $auto$rtlil.cc:2127:Not$11585
  wire $auto$rtlil.cc:2127:Not$11587
  wire $auto$rtlil.cc:2127:Not$11593
  wire $auto$rtlil.cc:2127:Not$11626
  wire $auto$rtlil.cc:2127:Not$11628
  wire $auto$rtlil.cc:2127:Not$11630
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10815
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10817
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10819
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10821
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10823
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10825
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10827
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10829
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10831
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10833
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10835
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10837
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10839
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10841
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10843
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10845
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10847
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10849
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10851
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10853
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10855
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10857
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10859
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10861
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10863
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10865
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10867
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10869
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10871
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10873
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10875
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10877
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10879
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10881
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10883
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10885
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10887
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10889
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10891
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10893
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10895
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10897
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10899
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10901
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10903
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10905
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10907
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10909
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10911
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10913
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10915
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10917
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10919
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10921
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10923
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10925
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10927
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10929
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10931
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10933
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10935
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10937
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10939
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10941
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10943
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10945
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10947
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10949
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10951
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10953
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10955
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10957
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10959
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10961
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10963
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10965
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10967
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10969
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10971
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10973
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10975
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10977
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10979
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10981
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10983
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10985
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10987
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10989
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10991
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10993
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10995
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10997
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10999
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11001
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11003
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11005
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11007
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11009
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11011
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11013
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11015
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11017
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11019
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11021
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11023
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11025
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11027
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11029
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11031
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11033
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11035
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11037
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10656
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10657
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10658
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10659
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$332_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$334_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$336_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$338_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$341_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$353_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$356_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$357_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$358_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$361_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$362_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$371_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$244_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$281_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$308_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$324_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$326_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$328_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$329_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$360_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$366_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$370_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$372_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$359_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$339_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$342_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$365_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$373_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$335_Y
  wire $procmux$2048_CMP
  wire $procmux$2049_CMP
  wire $procmux$2050_CMP
  wire $procmux$2051_CMP
  wire $procmux$2052_CMP
  wire $procmux$2053_CMP
  wire $procmux$2054_CMP
  wire $procmux$2055_CMP
  wire $procmux$2056_CMP
  wire $procmux$2057_CMP
  wire $procmux$2058_CMP
  wire $procmux$2059_CMP
  wire $procmux$2060_CMP
  wire $procmux$2061_CMP
  wire $procmux$2062_CMP
  wire $procmux$2063_CMP
  wire $procmux$2064_CMP
  wire $procmux$2065_CMP
  wire $procmux$2066_CMP
  wire $procmux$2067_CMP
  wire $procmux$2068_CMP
  wire $procmux$2069_CMP
  wire $procmux$2070_CMP
  wire $procmux$2071_CMP
  wire $procmux$2072_CMP
  wire $procmux$2073_CMP
  wire $procmux$2074_CMP
  wire $procmux$2075_CMP
  wire $procmux$2076_CMP
  wire $procmux$2077_CMP
  wire $procmux$2078_CMP
  wire $procmux$2079_CMP
  wire $procmux$3584_CMP
  wire $procmux$3585_CMP
  wire $procmux$3586_CMP
  wire $procmux$3587_CMP
  wire $procmux$3588_CMP
  wire $procmux$3589_CMP
  wire $procmux$3590_CMP
  wire $procmux$3591_CMP
  wire $procmux$3592_CMP
  wire $procmux$3593_CMP
  wire $procmux$3594_CMP
  wire $procmux$3595_CMP
  wire $procmux$3596_CMP
  wire $procmux$3597_CMP
  wire $procmux$3598_CMP
  wire $procmux$3599_CMP
  wire $procmux$3600_CMP
  wire $procmux$3601_CMP
  wire $procmux$3602_CMP
  wire $procmux$3603_CMP
  wire $procmux$3604_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3607_CMP
  wire $procmux$3608_CMP
  wire $procmux$3609_CMP
  wire $procmux$3610_CMP
  wire $procmux$3611_CMP
  wire $procmux$3612_CMP
  wire $procmux$3613_CMP
  wire $procmux$3614_CMP
  wire $procmux$3615_CMP
  wire width 32 $procmux$3616_Y
  wire width 32 $procmux$3619_Y
  wire width 32 $procmux$3622_Y
  wire width 32 $procmux$3624_Y
  wire $procmux$5762_CMP
  wire $procmux$5763_CMP
  wire $procmux$5764_CMP
  wire $procmux$5765_CMP
  wire $procmux$5766_CMP
  wire $procmux$5767_CMP
  wire $procmux$5768_CMP
  wire $procmux$5769_CMP
  wire $procmux$5770_CMP
  wire $procmux$5771_CMP
  wire $procmux$5772_CMP
  wire $procmux$5773_CMP
  wire $procmux$5774_CMP
  wire $procmux$5775_CMP
  wire $procmux$5776_CMP
  wire $procmux$5777_CMP
  wire $procmux$5778_CMP
  wire $procmux$5779_CMP
  wire $procmux$5780_CMP
  wire $procmux$5781_CMP
  wire $procmux$5782_CMP
  wire $procmux$5783_CMP
  wire $procmux$5784_CMP
  wire $procmux$5785_CMP
  wire $procmux$5786_CMP
  wire $procmux$5787_CMP
  wire $procmux$5788_CMP
  wire $procmux$5789_CMP
  wire $procmux$5790_CMP
  wire $procmux$5791_CMP
  wire $procmux$5792_CMP
  wire $procmux$5793_CMP
  wire width 32 $procmux$5839_Y
  wire width 32 $procmux$5842_Y
  wire width 32 $procmux$5844_Y
  wire $procmux$6560_CMP
  wire $procmux$6561_CMP
  wire $procmux$6562_CMP
  wire $procmux$6563_CMP
  wire $procmux$6564_CMP
  wire $procmux$6565_CMP
  wire $procmux$6566_CMP
  wire $procmux$6567_CMP
  wire $procmux$6568_CMP
  wire $procmux$6569_CMP
  wire $procmux$6570_CMP
  wire $procmux$6571_CMP
  wire $procmux$6572_CMP
  wire $procmux$6573_CMP
  wire $procmux$6574_CMP
  wire $procmux$6575_CMP
  wire $procmux$6576_CMP
  wire $procmux$6577_CMP
  wire $procmux$6578_CMP
  wire $procmux$6579_CMP
  wire $procmux$6580_CMP
  wire $procmux$6581_CMP
  wire $procmux$6582_CMP
  wire $procmux$6583_CMP
  wire $procmux$6584_CMP
  wire $procmux$6585_CMP
  wire $procmux$6586_CMP
  wire $procmux$6587_CMP
  wire $procmux$6588_CMP
  wire $procmux$6589_CMP
  wire $procmux$6590_CMP
  wire $procmux$6591_CMP
  wire width 32 $procmux$7978_Y
  wire width 32 $procmux$7980_Y
  wire width 3 $procmux$9477_Y
  wire width 3 $procmux$9519_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$330_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$327_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$364_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$367_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$374_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$348_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$347_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$346_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$344_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$351_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$350_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$349_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$331_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$337_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$129_DATA[31:0]$278
    connect \Y $add$cva6_processor_shim.v:227$279_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$132_DATA[31:0]$305
    connect \Y $add$cva6_processor_shim.v:233$306_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$355_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \Y $add$cva6_processor_shim.v:96$325_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \Y $and$cva6_processor_shim.v:102$333_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11061
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11063
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10567 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11065
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10489 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11074
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11077
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10489 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11076
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10539 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11085
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10539 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11087
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10577 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11096
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11099
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10577 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11098
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10467 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11107
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10467 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11109
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10495 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11118
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10495 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11120
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10517 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11129
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10517 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11131
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10471 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11140
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10471 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11142
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10507 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11151
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10507 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11153
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10469 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11162
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10469 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11164
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11173
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10537 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11175
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10533 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11184
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10533 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11186
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10617 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11195
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10617 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11197
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10477 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11206
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10477 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11208
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10515 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11217
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10515 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11219
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10545 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11228
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10545 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11230
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10555 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11239
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10555 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11241
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10573 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11250
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10573 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11252
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11261
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10597 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11263
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10621 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11272
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10621 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11274
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10475 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11283
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10475 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11285
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10497 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11294
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10497 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11296
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10523 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11305
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10523 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11307
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10479 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11316
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10479 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11318
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10563 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11327
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10563 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11329
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11338
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10527 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11340
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10585 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11349
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10585 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11351
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10611 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11360
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10611 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11362
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10499 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11371
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10499 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11373
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10463 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11382
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10463 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11384
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10491 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11393
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10491 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11395
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10513 $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11404
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10513 $eq$cva6_processor_shim.v:70$281_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11406
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10581
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11413
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10493
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11418
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10609
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11423
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10481
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11428
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10543
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11433
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10589
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11438
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10637
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11443
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10473
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11448
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10503
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11453
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10529
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11458
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10551
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11463
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10571
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11468
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10591
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11473
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10607
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11478
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10631
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11483
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10461
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11488
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10485
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11493
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10509
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11498
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10531
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11503
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10547
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11508
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10559
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11513
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10575
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11518
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10587
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11523
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10601
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11528
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10619
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11533
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10641
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11538
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10465
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11543
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10487
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11548
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10505
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11553
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10511
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11558
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10521
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11563
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10623
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11568
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$353_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11574
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$358_Y $eq$cva6_processor_shim.v:261$357_Y $eq$cva6_processor_shim.v:257$356_Y $eq$cva6_processor_shim.v:243$353_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11576
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$360_Y $eq$cva6_processor_shim.v:263$358_Y $eq$cva6_processor_shim.v:261$357_Y $eq$cva6_processor_shim.v:257$356_Y $eq$cva6_processor_shim.v:243$353_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11578
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$357_Y $eq$cva6_processor_shim.v:257$356_Y $eq$cva6_processor_shim.v:243$353_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11580
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$356_Y $eq$cva6_processor_shim.v:243$353_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11582
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$373_Y $logic_and$cva6_processor_shim.v:311$372_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11598
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$281_Y $eq$cva6_processor_shim.v:66$244_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11605
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$361_Y $eq$cva6_processor_shim.v:263$358_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11617
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$360_Y $eq$cva6_processor_shim.v:263$358_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11619
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$362_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11636
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$366_Y $eq$cva6_processor_shim.v:277$362_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11638
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$356_Y $eq$cva6_processor_shim.v:243$353_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11644
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$308_Y $eq$cva6_processor_shim.v:70$281_Y $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11670
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11067
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $auto$rtlil.cc:2127:Not$11068
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11585
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11587
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $auto$rtlil.cc:2127:Not$11626
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$356_Y
    connect \Y $auto$rtlil.cc:2127:Not$11628
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$357_Y
    connect \Y $auto$rtlil.cc:2127:Not$11630
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11065 $auto$opt_dff.cc:217:make_patterns_logic$11063 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11069
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11076 $auto$opt_dff.cc:217:make_patterns_logic$11074 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11080
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11087 $auto$opt_dff.cc:217:make_patterns_logic$11085 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11091
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11098 $auto$opt_dff.cc:217:make_patterns_logic$11096 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11102
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11109 $auto$opt_dff.cc:217:make_patterns_logic$11107 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11113
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11120 $auto$opt_dff.cc:217:make_patterns_logic$11118 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11124
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11131 $auto$opt_dff.cc:217:make_patterns_logic$11129 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11135
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11142 $auto$opt_dff.cc:217:make_patterns_logic$11140 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11146
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11153 $auto$opt_dff.cc:217:make_patterns_logic$11151 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11157
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11164 $auto$opt_dff.cc:217:make_patterns_logic$11162 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11168
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11175 $auto$opt_dff.cc:217:make_patterns_logic$11173 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11179
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11186 $auto$opt_dff.cc:217:make_patterns_logic$11184 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11190
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11197 $auto$opt_dff.cc:217:make_patterns_logic$11195 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11201
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11208 $auto$opt_dff.cc:217:make_patterns_logic$11206 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11212
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11219 $auto$opt_dff.cc:217:make_patterns_logic$11217 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11223
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11230 $auto$opt_dff.cc:217:make_patterns_logic$11228 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11234
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11241 $auto$opt_dff.cc:217:make_patterns_logic$11239 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11245
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11252 $auto$opt_dff.cc:217:make_patterns_logic$11250 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11256
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11263 $auto$opt_dff.cc:217:make_patterns_logic$11261 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11267
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11274 $auto$opt_dff.cc:217:make_patterns_logic$11272 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11278
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11285 $auto$opt_dff.cc:217:make_patterns_logic$11283 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11289
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11296 $auto$opt_dff.cc:217:make_patterns_logic$11294 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11300
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11307 $auto$opt_dff.cc:217:make_patterns_logic$11305 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11311
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11318 $auto$opt_dff.cc:217:make_patterns_logic$11316 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11322
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11329 $auto$opt_dff.cc:217:make_patterns_logic$11327 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11333
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11340 $auto$opt_dff.cc:217:make_patterns_logic$11338 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11344
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11351 $auto$opt_dff.cc:217:make_patterns_logic$11349 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11355
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11362 $auto$opt_dff.cc:217:make_patterns_logic$11360 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11366
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11373 $auto$opt_dff.cc:217:make_patterns_logic$11371 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11377
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11384 $auto$opt_dff.cc:217:make_patterns_logic$11382 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11388
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11395 $auto$opt_dff.cc:217:make_patterns_logic$11393 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11399
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11068 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11406 $auto$opt_dff.cc:217:make_patterns_logic$11404 $auto$opt_dff.cc:217:make_patterns_logic$11061 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11410
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11413 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11415
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11418 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11420
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11423 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11425
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11428 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11430
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11433 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11435
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11438 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11440
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11443 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11445
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11448 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11450
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11453 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11455
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11458 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11460
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11463 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11465
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11468 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11470
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11473 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11475
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11478 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11480
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11483 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11485
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11488 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11490
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11493 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11495
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11498 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11500
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11503 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11505
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11508 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11510
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11513 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11515
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11518 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11520
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11523 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11525
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11528 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11530
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11533 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11535
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11538 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11540
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11543 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11545
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11548 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11550
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11553 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11555
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11558 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11560
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11563 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11565
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$244_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11568 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11570
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11587 $auto$rtlil.cc:2127:Not$11585 $auto$opt_dff.cc:217:make_patterns_logic$11582 $auto$opt_dff.cc:217:make_patterns_logic$11580 $auto$opt_dff.cc:217:make_patterns_logic$11578 $auto$opt_dff.cc:217:make_patterns_logic$11576 $auto$opt_dff.cc:217:make_patterns_logic$11574 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11588
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11605 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11607
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11630 $auto$rtlil.cc:2127:Not$11628 $auto$rtlil.cc:2127:Not$11626 $auto$rtlil.cc:2127:Not$11587 $auto$rtlil.cc:2127:Not$11585 $auto$opt_dff.cc:217:make_patterns_logic$11619 $auto$opt_dff.cc:217:make_patterns_logic$11617 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11631
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11638 $auto$opt_dff.cc:217:make_patterns_logic$11636 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11640
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11587 $auto$rtlil.cc:2127:Not$11585 $auto$opt_dff.cc:217:make_patterns_logic$11644 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11650
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$353_Y $auto$rtlil.cc:2127:Not$11587 $auto$rtlil.cc:2127:Not$11585 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11658
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11593
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$372_Y $auto$rtlil.cc:2127:Not$11593 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11594
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11601
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11602
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11603
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11634
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11071
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11069
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11082
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11080
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11093
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11091
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11104
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11102
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11115
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11113
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11126
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11124
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11137
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11135
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11148
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11146
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11159
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11157
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11170
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11168
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11181
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11179
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11192
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11190
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11203
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11201
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11214
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11212
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11225
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11223
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11236
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11234
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11247
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11245
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11258
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11256
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11269
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11267
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11280
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11278
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11291
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11289
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11302
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11300
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11313
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11311
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11324
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11322
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11335
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11333
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11346
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11344
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11357
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11355
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11368
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11366
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11379
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11377
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11390
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11388
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11401
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11399
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11412
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11410
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11417
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11415
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11422
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11420
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11427
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11425
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11432
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11430
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11437
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11435
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11442
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11440
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11447
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11445
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11452
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11450
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11457
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11455
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11462
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11460
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11467
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11465
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11472
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11470
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11477
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11475
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11482
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11480
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11487
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11485
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11492
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11490
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11497
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11495
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11502
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11500
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11507
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11505
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11512
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11510
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11517
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11515
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11522
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11520
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11527
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11525
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11532
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11530
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11537
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11535
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11542
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11540
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11547
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11545
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11552
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11550
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11557
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11555
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11562
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11560
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11567
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11565
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11572
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11570
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11590
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11588
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11597
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$374_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$373_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11594
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11600
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11598
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11609
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11607
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11615
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11607
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11633
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11631
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11642
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11640
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11652
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11650
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11660
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11658
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11668
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11658
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11672
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11670
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10461
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10465
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10473
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10481
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10477
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10485
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10487
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10493
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10497
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10503
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10505
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10509
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10511
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10515
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10521
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10523
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10529
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10531
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10463
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10507
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10543
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10547
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10479
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10551
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10513
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10545
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10559
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10491
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10467
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10555
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10571
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10575
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10527
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10581
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10489
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10587
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10589
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10591
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10573
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10585
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10495
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10601
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10539
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10533
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10607
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10609
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10597
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10537
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10619
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10623
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10567
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10517
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10577
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10631
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10563
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10499
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10637
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10621
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10641
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10471
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10469
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10617
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10611
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10475
  end
  cell $anyseq $auto$setundef.cc:501:execute$10814
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10815
  end
  cell $anyseq $auto$setundef.cc:501:execute$10816
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10817
  end
  cell $anyseq $auto$setundef.cc:501:execute$10818
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10819
  end
  cell $anyseq $auto$setundef.cc:501:execute$10820
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10821
  end
  cell $anyseq $auto$setundef.cc:501:execute$10822
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10823
  end
  cell $anyseq $auto$setundef.cc:501:execute$10824
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10825
  end
  cell $anyseq $auto$setundef.cc:501:execute$10826
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10827
  end
  cell $anyseq $auto$setundef.cc:501:execute$10828
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10829
  end
  cell $anyseq $auto$setundef.cc:501:execute$10830
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10831
  end
  cell $anyseq $auto$setundef.cc:501:execute$10832
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10833
  end
  cell $anyseq $auto$setundef.cc:501:execute$10834
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10835
  end
  cell $anyseq $auto$setundef.cc:501:execute$10836
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10837
  end
  cell $anyseq $auto$setundef.cc:501:execute$10838
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10839
  end
  cell $anyseq $auto$setundef.cc:501:execute$10840
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10841
  end
  cell $anyseq $auto$setundef.cc:501:execute$10842
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10843
  end
  cell $anyseq $auto$setundef.cc:501:execute$10844
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10845
  end
  cell $anyseq $auto$setundef.cc:501:execute$10846
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10847
  end
  cell $anyseq $auto$setundef.cc:501:execute$10848
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10849
  end
  cell $anyseq $auto$setundef.cc:501:execute$10850
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10851
  end
  cell $anyseq $auto$setundef.cc:501:execute$10852
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10853
  end
  cell $anyseq $auto$setundef.cc:501:execute$10854
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10855
  end
  cell $anyseq $auto$setundef.cc:501:execute$10856
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10857
  end
  cell $anyseq $auto$setundef.cc:501:execute$10858
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10859
  end
  cell $anyseq $auto$setundef.cc:501:execute$10860
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10861
  end
  cell $anyseq $auto$setundef.cc:501:execute$10862
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10863
  end
  cell $anyseq $auto$setundef.cc:501:execute$10864
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10865
  end
  cell $anyseq $auto$setundef.cc:501:execute$10866
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10867
  end
  cell $anyseq $auto$setundef.cc:501:execute$10868
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10869
  end
  cell $anyseq $auto$setundef.cc:501:execute$10870
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10871
  end
  cell $anyseq $auto$setundef.cc:501:execute$10872
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10873
  end
  cell $anyseq $auto$setundef.cc:501:execute$10874
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10875
  end
  cell $anyseq $auto$setundef.cc:501:execute$10876
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10877
  end
  cell $anyseq $auto$setundef.cc:501:execute$10878
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10879
  end
  cell $anyseq $auto$setundef.cc:501:execute$10880
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10881
  end
  cell $anyseq $auto$setundef.cc:501:execute$10882
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10883
  end
  cell $anyseq $auto$setundef.cc:501:execute$10884
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10885
  end
  cell $anyseq $auto$setundef.cc:501:execute$10886
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10887
  end
  cell $anyseq $auto$setundef.cc:501:execute$10888
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10889
  end
  cell $anyseq $auto$setundef.cc:501:execute$10890
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10891
  end
  cell $anyseq $auto$setundef.cc:501:execute$10892
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10893
  end
  cell $anyseq $auto$setundef.cc:501:execute$10894
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10895
  end
  cell $anyseq $auto$setundef.cc:501:execute$10896
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10897
  end
  cell $anyseq $auto$setundef.cc:501:execute$10898
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10899
  end
  cell $anyseq $auto$setundef.cc:501:execute$10900
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10901
  end
  cell $anyseq $auto$setundef.cc:501:execute$10902
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10903
  end
  cell $anyseq $auto$setundef.cc:501:execute$10904
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10905
  end
  cell $anyseq $auto$setundef.cc:501:execute$10906
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10907
  end
  cell $anyseq $auto$setundef.cc:501:execute$10908
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10909
  end
  cell $anyseq $auto$setundef.cc:501:execute$10910
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10911
  end
  cell $anyseq $auto$setundef.cc:501:execute$10912
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10913
  end
  cell $anyseq $auto$setundef.cc:501:execute$10914
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10915
  end
  cell $anyseq $auto$setundef.cc:501:execute$10916
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10917
  end
  cell $anyseq $auto$setundef.cc:501:execute$10918
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10919
  end
  cell $anyseq $auto$setundef.cc:501:execute$10920
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10921
  end
  cell $anyseq $auto$setundef.cc:501:execute$10922
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10923
  end
  cell $anyseq $auto$setundef.cc:501:execute$10924
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10925
  end
  cell $anyseq $auto$setundef.cc:501:execute$10926
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10927
  end
  cell $anyseq $auto$setundef.cc:501:execute$10928
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10929
  end
  cell $anyseq $auto$setundef.cc:501:execute$10930
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10931
  end
  cell $anyseq $auto$setundef.cc:501:execute$10932
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10933
  end
  cell $anyseq $auto$setundef.cc:501:execute$10934
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10935
  end
  cell $anyseq $auto$setundef.cc:501:execute$10936
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10937
  end
  cell $anyseq $auto$setundef.cc:501:execute$10938
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10939
  end
  cell $anyseq $auto$setundef.cc:501:execute$10940
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10941
  end
  cell $anyseq $auto$setundef.cc:501:execute$10942
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10943
  end
  cell $anyseq $auto$setundef.cc:501:execute$10944
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10945
  end
  cell $anyseq $auto$setundef.cc:501:execute$10946
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10947
  end
  cell $anyseq $auto$setundef.cc:501:execute$10948
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10949
  end
  cell $anyseq $auto$setundef.cc:501:execute$10950
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10951
  end
  cell $anyseq $auto$setundef.cc:501:execute$10952
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10953
  end
  cell $anyseq $auto$setundef.cc:501:execute$10954
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10955
  end
  cell $anyseq $auto$setundef.cc:501:execute$10956
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10957
  end
  cell $anyseq $auto$setundef.cc:501:execute$10958
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10959
  end
  cell $anyseq $auto$setundef.cc:501:execute$10960
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10961
  end
  cell $anyseq $auto$setundef.cc:501:execute$10962
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10963
  end
  cell $anyseq $auto$setundef.cc:501:execute$10964
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10965
  end
  cell $anyseq $auto$setundef.cc:501:execute$10966
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10967
  end
  cell $anyseq $auto$setundef.cc:501:execute$10968
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10969
  end
  cell $anyseq $auto$setundef.cc:501:execute$10970
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10971
  end
  cell $anyseq $auto$setundef.cc:501:execute$10972
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10973
  end
  cell $anyseq $auto$setundef.cc:501:execute$10974
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10975
  end
  cell $anyseq $auto$setundef.cc:501:execute$10976
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10977
  end
  cell $anyseq $auto$setundef.cc:501:execute$10978
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10979
  end
  cell $anyseq $auto$setundef.cc:501:execute$10980
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10981
  end
  cell $anyseq $auto$setundef.cc:501:execute$10982
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10983
  end
  cell $anyseq $auto$setundef.cc:501:execute$10984
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10985
  end
  cell $anyseq $auto$setundef.cc:501:execute$10986
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10987
  end
  cell $anyseq $auto$setundef.cc:501:execute$10988
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10989
  end
  cell $anyseq $auto$setundef.cc:501:execute$10990
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10991
  end
  cell $anyseq $auto$setundef.cc:501:execute$10992
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10993
  end
  cell $anyseq $auto$setundef.cc:501:execute$10994
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10995
  end
  cell $anyseq $auto$setundef.cc:501:execute$10996
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10997
  end
  cell $anyseq $auto$setundef.cc:501:execute$10998
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10999
  end
  cell $anyseq $auto$setundef.cc:501:execute$11000
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11001
  end
  cell $anyseq $auto$setundef.cc:501:execute$11002
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11003
  end
  cell $anyseq $auto$setundef.cc:501:execute$11004
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11005
  end
  cell $anyseq $auto$setundef.cc:501:execute$11006
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11007
  end
  cell $anyseq $auto$setundef.cc:501:execute$11008
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11009
  end
  cell $anyseq $auto$setundef.cc:501:execute$11010
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11011
  end
  cell $anyseq $auto$setundef.cc:501:execute$11012
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11013
  end
  cell $anyseq $auto$setundef.cc:501:execute$11014
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11015
  end
  cell $anyseq $auto$setundef.cc:501:execute$11016
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11017
  end
  cell $anyseq $auto$setundef.cc:501:execute$11018
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11019
  end
  cell $anyseq $auto$setundef.cc:501:execute$11020
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11021
  end
  cell $anyseq $auto$setundef.cc:501:execute$11022
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11023
  end
  cell $anyseq $auto$setundef.cc:501:execute$11024
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11025
  end
  cell $anyseq $auto$setundef.cc:501:execute$11026
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11027
  end
  cell $anyseq $auto$setundef.cc:501:execute$11028
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11029
  end
  cell $anyseq $auto$setundef.cc:501:execute$11030
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11031
  end
  cell $anyseq $auto$setundef.cc:501:execute$11032
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11033
  end
  cell $anyseq $auto$setundef.cc:501:execute$11034
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11035
  end
  cell $anyseq $auto$setundef.cc:501:execute$11036
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11037
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$332_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$334_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$336_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$338_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$341_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$353_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$356_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$357_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$358_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$361_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$362_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$371_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$244_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$281_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$308_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$324_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$326_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$328_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$329_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$359_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$360_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$365_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$366_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$370_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$370_Y
    connect \B $eq$cva6_processor_shim.v:311$371_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$372_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$359_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$339
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$339_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$342_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$365_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$373_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \Y $or$cva6_processor_shim.v:103$335_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1295
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$374_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$373_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1304
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$372_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1310
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$372_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1316
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1325
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$364_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1335
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$367_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$366_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1347
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$366_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1359
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$366_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1371
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1380
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$364_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1389
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1397
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$362_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1403
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$362_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1409
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$362_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$361_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1467
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$361_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1492
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$360_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1516
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$360_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1539
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$358_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1560
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$358_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1581
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$358_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1602
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$358_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1623
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$357_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1641
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$357_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1677
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$357_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1695
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$356_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1710
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$356_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1725
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$356_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1755
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$356_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1800
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1829
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1844
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$355_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1858
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1870
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1882
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1906
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1954
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$353_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1974
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1992
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2037
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2047
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10815
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10513 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2048_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2048_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2049_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2049_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2050_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2051_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2052_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2052_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2053_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2054_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2054_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2055_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2055_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2056_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2056_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2057_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2059_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2059_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2060_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2063_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2068_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2068_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2070_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2070_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2073_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2073_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2074_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2075_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2077_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2079_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2095
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10817
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$351_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10567 $procmux$2048_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2143
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10819
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_mux$10489 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2191
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10821
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2050_CMP $auto$opt_reduce.cc:134:opt_mux$10539 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2239
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10823
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2051_CMP $auto$opt_reduce.cc:134:opt_mux$10577 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2287
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10825
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2052_CMP $auto$opt_reduce.cc:134:opt_mux$10467 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2335
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10827
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2053_CMP $auto$opt_reduce.cc:134:opt_mux$10495 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2383
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10829
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2054_CMP $auto$opt_reduce.cc:134:opt_mux$10517 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2431
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10831
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2055_CMP $auto$opt_reduce.cc:134:opt_mux$10471 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2479
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10833
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10507 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2527
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10835
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10469 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2575
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10837
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2623
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10839
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10533 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2671
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10841
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10617 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2719
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10843
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10477 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2767
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10845
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10515 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2815
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10847
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10545 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2863
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10849
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10555 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2911
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10851
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10573 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2959
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10853
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10597 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3007
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10855
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10621 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10857
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10475 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3103
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10859
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10497 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3151
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10861
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10523 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3199
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10863
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10479 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3247
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10865
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10563 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3295
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10867
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3343
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10869
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10585 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3391
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10871
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10611 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3439
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10873
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10499 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3487
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10875
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10463 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3535
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10877
    connect \B { $ternary$cva6_processor_shim.v:96$351_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10491 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3609_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3609_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3610_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3611_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3616
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10879
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $procmux$3616_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3619
    parameter \WIDTH 32
    connect \A $procmux$3616_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10881
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $procmux$3619_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3622
    parameter \WIDTH 32
    connect \A $procmux$3619_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10883
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $procmux$3622_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3624
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10885
    connect \B $procmux$3622_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3624_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3627
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10887
    connect \B $procmux$3624_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3631
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3646
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3661
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3676
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3691
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3706
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3721
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3736
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3751
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3766
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3781
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3796
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3811
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3826
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3841
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3856
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3871
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3886
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3901
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3916
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3931
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3946
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3961
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3976
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3991
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4006
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4021
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4036
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4051
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4066
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4081
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4096
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4111
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$308_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4321
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10889
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10513 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4366
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10891
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10567 $procmux$2048_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4411
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10893
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_mux$10489 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4456
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10895
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2050_CMP $auto$opt_reduce.cc:134:opt_mux$10539 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4501
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10897
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2051_CMP $auto$opt_reduce.cc:134:opt_mux$10577 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4546
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10899
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2052_CMP $auto$opt_reduce.cc:134:opt_mux$10467 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4591
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10901
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2053_CMP $auto$opt_reduce.cc:134:opt_mux$10495 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4636
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10903
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2054_CMP $auto$opt_reduce.cc:134:opt_mux$10517 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4681
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10905
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2055_CMP $auto$opt_reduce.cc:134:opt_mux$10471 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4726
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10907
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10507 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4771
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10909
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10469 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4816
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10911
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10537 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4861
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10913
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10533 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4906
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10915
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10617 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4951
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10917
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10477 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4996
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10919
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10515 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5041
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10921
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10545 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5086
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10923
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10555 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5131
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10925
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10573 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5176
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10927
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10597 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5221
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10929
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10621 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5266
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10931
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10475 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5311
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10933
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10497 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5356
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10935
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10523 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5401
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10937
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10479 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5446
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10939
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10563 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5491
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10941
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10527 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5536
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10943
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10585 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5581
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10945
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10611 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5626
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10947
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10499 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5671
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10949
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10463 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5716
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10951
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10491 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5761
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10953
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5793_CMP $procmux$5792_CMP $procmux$5791_CMP $procmux$5790_CMP $procmux$5789_CMP $procmux$5788_CMP $procmux$5787_CMP $procmux$5786_CMP $procmux$5785_CMP $procmux$5784_CMP $procmux$5783_CMP $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP $procmux$5777_CMP $procmux$5776_CMP $procmux$5775_CMP $procmux$5774_CMP $procmux$5773_CMP $procmux$5772_CMP $procmux$5771_CMP $procmux$5770_CMP $procmux$5769_CMP $procmux$5768_CMP $procmux$5767_CMP $procmux$5766_CMP $procmux$5765_CMP $procmux$5764_CMP $procmux$5763_CMP $procmux$5762_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$134_DATA[31:0]$307
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5762_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5762_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5763_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5763_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5764_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5764_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5765_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5765_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5766_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5766_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5767_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5768_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5769_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5770_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5771_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5772_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5773_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5774_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5775_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5776_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5777_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5778_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5779_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5780_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5781_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5782_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5783_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5784_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5785_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5786_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5787_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5788_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5789_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5790_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5791_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5792_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$306_Y [6:2]
    connect \Y $procmux$5793_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5806
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10955
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3615_CMP $procmux$3614_CMP $procmux$3613_CMP $procmux$3612_CMP $procmux$3611_CMP $procmux$3610_CMP $procmux$3609_CMP $procmux$3608_CMP $procmux$3607_CMP $procmux$3606_CMP $procmux$3605_CMP $procmux$3604_CMP $procmux$3603_CMP $procmux$3602_CMP $procmux$3601_CMP $procmux$3600_CMP $procmux$3599_CMP $procmux$3598_CMP $procmux$3597_CMP $procmux$3596_CMP $procmux$3595_CMP $procmux$3594_CMP $procmux$3593_CMP $procmux$3592_CMP $procmux$3591_CMP $procmux$3590_CMP $procmux$3589_CMP $procmux$3588_CMP $procmux$3587_CMP $procmux$3586_CMP $procmux$3585_CMP $procmux$3584_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5839
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10957
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $procmux$5839_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5842
    parameter \WIDTH 32
    connect \A $procmux$5839_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10959
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $procmux$5842_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5844
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10961
    connect \B $procmux$5842_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5844_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5847
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10963
    connect \B $procmux$5844_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$132_DATA[31:0]$305
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5851
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5863
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5875
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5887
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5899
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5911
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5923
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5935
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5947
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5959
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5971
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5983
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5995
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6007
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6019
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6031
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6043
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6055
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6067
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6079
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6091
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6103
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6115
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6127
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6139
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6151
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6163
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6175
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6187
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6199
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6211
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6223
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6235
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6247
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6259
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6319
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$306_Y
    connect \S $eq$cva6_processor_shim.v:70$281_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6559
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10965
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$10623 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6560_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6561_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6561_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6562_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6562_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6563_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6563_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6564_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6565_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6565_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6566_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6566_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6567_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6568_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6569_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6569_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6570_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6570_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6571_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6572_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6573_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6573_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6574_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6575_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6575_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6576_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$279_Y [6:2]
    connect \Y $procmux$6591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6601
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10967
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10581 $procmux$6560_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6643
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10969
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6561_CMP $auto$opt_reduce.cc:134:opt_mux$10493 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6685
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10971
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6562_CMP $auto$opt_reduce.cc:134:opt_mux$10609 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6727
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10973
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6563_CMP $auto$opt_reduce.cc:134:opt_mux$10481 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6769
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10975
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6564_CMP $auto$opt_reduce.cc:134:opt_mux$10543 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6811
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10977
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6565_CMP $auto$opt_reduce.cc:134:opt_mux$10589 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6853
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10979
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6566_CMP $auto$opt_reduce.cc:134:opt_mux$10637 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6895
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10981
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6567_CMP $auto$opt_reduce.cc:134:opt_mux$10473 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6937
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10983
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6568_CMP $auto$opt_reduce.cc:134:opt_mux$10503 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6979
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10985
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6569_CMP $auto$opt_reduce.cc:134:opt_mux$10529 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7021
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10987
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6570_CMP $auto$opt_reduce.cc:134:opt_mux$10551 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7063
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10989
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6571_CMP $auto$opt_reduce.cc:134:opt_mux$10571 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7105
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10991
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6572_CMP $auto$opt_reduce.cc:134:opt_mux$10591 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7147
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10993
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6573_CMP $auto$opt_reduce.cc:134:opt_mux$10607 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7189
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10995
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6574_CMP $auto$opt_reduce.cc:134:opt_mux$10631 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7231
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10997
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$10461 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7273
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10999
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6576_CMP $auto$opt_reduce.cc:134:opt_mux$10485 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7315
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11001
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6577_CMP $auto$opt_reduce.cc:134:opt_mux$10509 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7357
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11003
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6578_CMP $auto$opt_reduce.cc:134:opt_mux$10531 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7399
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11005
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6579_CMP $auto$opt_reduce.cc:134:opt_mux$10547 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7441
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11007
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6580_CMP $auto$opt_reduce.cc:134:opt_mux$10559 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7483
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11009
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6581_CMP $auto$opt_reduce.cc:134:opt_mux$10575 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7525
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11011
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6582_CMP $auto$opt_reduce.cc:134:opt_mux$10587 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7567
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11013
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6583_CMP $auto$opt_reduce.cc:134:opt_mux$10601 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7609
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11015
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6584_CMP $auto$opt_reduce.cc:134:opt_mux$10619 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7651
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11017
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6585_CMP $auto$opt_reduce.cc:134:opt_mux$10641 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7693
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11019
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6586_CMP $auto$opt_reduce.cc:134:opt_mux$10465 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7735
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11021
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6587_CMP $auto$opt_reduce.cc:134:opt_mux$10487 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7777
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11023
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6588_CMP $auto$opt_reduce.cc:134:opt_mux$10505 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7819
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11025
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6589_CMP $auto$opt_reduce.cc:134:opt_mux$10511 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7861
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11027
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6590_CMP $auto$opt_reduce.cc:134:opt_mux$10521 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7978
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11029
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$131_DATA[31:0]$280
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $procmux$7978_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7980
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11031
    connect \B $procmux$7978_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7980_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7983
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11033
    connect \B $procmux$7980_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$129_DATA[31:0]$278
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7987
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7996
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8005
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8338
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$279_Y
    connect \S $eq$cva6_processor_shim.v:66$244_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9477
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9477_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9480
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11035
    connect \B $procmux$9477_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9495
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9519
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9519_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9522
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11037
    connect \B $procmux$9519_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$330_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10656 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$327_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$364_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$367_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$374_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$348
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$347_Y
    connect \B $and$cva6_processor_shim.v:102$333_Y
    connect \S $eq$cva6_processor_shim.v:102$332_Y
    connect \Y $ternary$cva6_processor_shim.v:102$348_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$347
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$346_Y
    connect \B $or$cva6_processor_shim.v:103$335_Y
    connect \S $eq$cva6_processor_shim.v:103$334_Y
    connect \Y $ternary$cva6_processor_shim.v:103$347_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$346
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10658 [0] }
    connect \B $xor$cva6_processor_shim.v:104$337_Y
    connect \S $eq$cva6_processor_shim.v:104$336_Y
    connect \Y $ternary$cva6_processor_shim.v:104$346_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$339_Y
    connect \Y $auto$wreduce.cc:454:run$10657 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$345
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$344_Y [0]
    connect \B $auto$wreduce.cc:454:run$10657 [0]
    connect \S $eq$cva6_processor_shim.v:105$338_Y
    connect \Y $auto$wreduce.cc:454:run$10658 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$343
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$342_Y
    connect \Y $auto$wreduce.cc:454:run$10659 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$344
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10659 [0]
    connect \S $eq$cva6_processor_shim.v:106$341_Y
    connect \Y $ternary$cva6_processor_shim.v:106$344_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$351
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$350_Y
    connect \B $add$cva6_processor_shim.v:96$325_Y
    connect \S $eq$cva6_processor_shim.v:96$324_Y
    connect \Y $ternary$cva6_processor_shim.v:96$351_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$350
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$349_Y
    connect \B $shr$cva6_processor_shim.v:97$327_Y
    connect \S $eq$cva6_processor_shim.v:97$326_Y
    connect \Y $ternary$cva6_processor_shim.v:97$350_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$349
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$348_Y
    connect \B $ternary$cva6_processor_shim.v:99$331_Y
    connect \S $eq$cva6_processor_shim.v:98$328_Y
    connect \Y $ternary$cva6_processor_shim.v:98$349_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$331
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10656 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$330_Y
    connect \S $eq$cva6_processor_shim.v:99$329_Y
    connect \Y $ternary$cva6_processor_shim.v:99$331_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$135_DATA[31:0]$322
    connect \Y $xor$cva6_processor_shim.v:104$337_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10657 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10658 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10659 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$344_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
