INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/ip/vga_pixel_clk/vga_pixel_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pixel_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/ip/vga_pixel_clk/vga_pixel_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pixel_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
INFO: [VRFC 10-2458] undeclared symbol TC_horizontal, assumed default net type wire [C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v:63]
INFO: [VRFC 10-2458] undeclared symbol TC_vertical, assumed default net type wire [C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol active, assumed default net type wire [C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/James/Documents/GitHub/VGA-Controller/VGA-Controller.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
