ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.data.__SECTOR_ADDRS,"aw"
  20              		.align	2
  23              	__SECTOR_ADDRS:
  24 0000 00000008 		.word	134217728
  25 0004 00400008 		.word	134234112
  26 0008 00800008 		.word	134250496
  27 000c 00C00008 		.word	134266880
  28 0010 00000108 		.word	134283264
  29 0014 00000208 		.word	134348800
  30 0018 00000408 		.word	134479872
  31 001c 00000608 		.word	134610944
  32              		.section	.data.__SECTORS,"aw"
  33              		.align	2
  36              	__SECTORS:
  37 0000 00000000 		.word	0
  38 0004 08000000 		.word	8
  39 0008 10000000 		.word	16
  40 000c 18000000 		.word	24
  41 0010 20000000 		.word	32
  42 0014 30000000 		.word	48
  43 0018 30000000 		.word	48
  44 001c 38000000 		.word	56
  45              		.section	.text.NMI_Handler,"ax",%progbits
  46              		.align	1
  47              		.global	NMI_Handler
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  52              	NMI_Handler:
  53              	.LFB242:
  54              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 2


   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f4xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f4xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** #include <stdio.h>
  27:Core/Src/stm32f4xx_it.c **** #include "structs.h"
  28:Core/Src/stm32f4xx_it.c **** #include "usart.h"
  29:Core/Src/stm32f4xx_it.c **** #include "fsm.h"
  30:Core/Src/stm32f4xx_it.c **** #include "spi.h"
  31:Core/Src/stm32f4xx_it.c **** #include "gpio.h"
  32:Core/Src/stm32f4xx_it.c **** #include "adc.h"
  33:Core/Src/stm32f4xx_it.c **** #include "foc.h"
  34:Core/Src/stm32f4xx_it.c **** #include "can.h"
  35:Core/Src/stm32f4xx_it.c **** #include "position_sensor.h"
  36:Core/Src/stm32f4xx_it.c **** #include "hw_config.h"
  37:Core/Src/stm32f4xx_it.c **** #include "user_config.h"
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  47:Core/Src/stm32f4xx_it.c ****  
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  54:Core/Src/stm32f4xx_it.c **** 
  55:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  59:Core/Src/stm32f4xx_it.c **** 
  60:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/stm32f4xx_it.c **** 
  63:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  64:Core/Src/stm32f4xx_it.c **** 
  65:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 3


  66:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/stm32f4xx_it.c **** 
  68:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  69:Core/Src/stm32f4xx_it.c **** 
  70:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  71:Core/Src/stm32f4xx_it.c **** extern CAN_HandleTypeDef hcan1;
  72:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim1;
  73:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim2;
  74:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart2;
  75:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  76:Core/Src/stm32f4xx_it.c **** 
  77:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  78:Core/Src/stm32f4xx_it.c **** 
  79:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  80:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  81:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  82:Core/Src/stm32f4xx_it.c **** /**
  83:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  84:Core/Src/stm32f4xx_it.c ****   */
  85:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  86:Core/Src/stm32f4xx_it.c **** {
  55              		.loc 1 86 1
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59              		@ link register save eliminated.
  60 0000 80B4     		push	{r7}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI1:
  66              		.cfi_def_cfa_register 7
  87:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  88:Core/Src/stm32f4xx_it.c **** 
  89:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  90:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  91:Core/Src/stm32f4xx_it.c **** 
  92:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  93:Core/Src/stm32f4xx_it.c **** }
  67              		.loc 1 93 1
  68 0004 00BF     		nop
  69 0006 BD46     		mov	sp, r7
  70              	.LCFI2:
  71              		.cfi_def_cfa_register 13
  72              		@ sp needed
  73 0008 5DF8047B 		ldr	r7, [sp], #4
  74              	.LCFI3:
  75              		.cfi_restore 7
  76              		.cfi_def_cfa_offset 0
  77 000c 7047     		bx	lr
  78              		.cfi_endproc
  79              	.LFE242:
  81              		.section	.text.HardFault_Handler,"ax",%progbits
  82              		.align	1
  83              		.global	HardFault_Handler
  84              		.syntax unified
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 4


  85              		.thumb
  86              		.thumb_func
  88              	HardFault_Handler:
  89              	.LFB243:
  94:Core/Src/stm32f4xx_it.c **** 
  95:Core/Src/stm32f4xx_it.c **** /**
  96:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  97:Core/Src/stm32f4xx_it.c ****   */
  98:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  99:Core/Src/stm32f4xx_it.c **** {
  90              		.loc 1 99 1
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 1, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95 0000 80B4     		push	{r7}
  96              	.LCFI4:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 7, -4
  99 0002 00AF     		add	r7, sp, #0
 100              	.LCFI5:
 101              		.cfi_def_cfa_register 7
 102              	.L3:
 100:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
 101:Core/Src/stm32f4xx_it.c **** 
 102:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
 103:Core/Src/stm32f4xx_it.c ****   while (1)
 103              		.loc 1 103 9 discriminator 1
 104 0004 FEE7     		b	.L3
 105              		.cfi_endproc
 106              	.LFE243:
 108              		.section	.text.MemManage_Handler,"ax",%progbits
 109              		.align	1
 110              		.global	MemManage_Handler
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	MemManage_Handler:
 116              	.LFB244:
 104:Core/Src/stm32f4xx_it.c ****   {
 105:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 107:Core/Src/stm32f4xx_it.c ****   }
 108:Core/Src/stm32f4xx_it.c **** }
 109:Core/Src/stm32f4xx_it.c **** 
 110:Core/Src/stm32f4xx_it.c **** /**
 111:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 112:Core/Src/stm32f4xx_it.c ****   */
 113:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 114:Core/Src/stm32f4xx_it.c **** {
 117              		.loc 1 114 1
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 0
 120              		@ frame_needed = 1, uses_anonymous_args = 0
 121              		@ link register save eliminated.
 122 0000 80B4     		push	{r7}
 123              	.LCFI6:
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 5


 124              		.cfi_def_cfa_offset 4
 125              		.cfi_offset 7, -4
 126 0002 00AF     		add	r7, sp, #0
 127              	.LCFI7:
 128              		.cfi_def_cfa_register 7
 129              	.L5:
 115:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 116:Core/Src/stm32f4xx_it.c **** 
 117:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 118:Core/Src/stm32f4xx_it.c ****   while (1)
 130              		.loc 1 118 9 discriminator 1
 131 0004 FEE7     		b	.L5
 132              		.cfi_endproc
 133              	.LFE244:
 135              		.section	.text.BusFault_Handler,"ax",%progbits
 136              		.align	1
 137              		.global	BusFault_Handler
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	BusFault_Handler:
 143              	.LFB245:
 119:Core/Src/stm32f4xx_it.c ****   {
 120:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 122:Core/Src/stm32f4xx_it.c ****   }
 123:Core/Src/stm32f4xx_it.c **** }
 124:Core/Src/stm32f4xx_it.c **** 
 125:Core/Src/stm32f4xx_it.c **** /**
 126:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 127:Core/Src/stm32f4xx_it.c ****   */
 128:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 129:Core/Src/stm32f4xx_it.c **** {
 144              		.loc 1 129 1
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 1, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 149 0000 80B4     		push	{r7}
 150              	.LCFI8:
 151              		.cfi_def_cfa_offset 4
 152              		.cfi_offset 7, -4
 153 0002 00AF     		add	r7, sp, #0
 154              	.LCFI9:
 155              		.cfi_def_cfa_register 7
 156              	.L7:
 130:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 131:Core/Src/stm32f4xx_it.c **** 
 132:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 133:Core/Src/stm32f4xx_it.c ****   while (1)
 157              		.loc 1 133 9 discriminator 1
 158 0004 FEE7     		b	.L7
 159              		.cfi_endproc
 160              	.LFE245:
 162              		.section	.text.UsageFault_Handler,"ax",%progbits
 163              		.align	1
 164              		.global	UsageFault_Handler
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 6


 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	UsageFault_Handler:
 170              	.LFB246:
 134:Core/Src/stm32f4xx_it.c ****   {
 135:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 137:Core/Src/stm32f4xx_it.c ****   }
 138:Core/Src/stm32f4xx_it.c **** }
 139:Core/Src/stm32f4xx_it.c **** 
 140:Core/Src/stm32f4xx_it.c **** /**
 141:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 142:Core/Src/stm32f4xx_it.c ****   */
 143:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 144:Core/Src/stm32f4xx_it.c **** {
 171              		.loc 1 144 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              	.LCFI10:
 178              		.cfi_def_cfa_offset 4
 179              		.cfi_offset 7, -4
 180 0002 00AF     		add	r7, sp, #0
 181              	.LCFI11:
 182              		.cfi_def_cfa_register 7
 183              	.L9:
 145:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 146:Core/Src/stm32f4xx_it.c **** 
 147:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 148:Core/Src/stm32f4xx_it.c ****   while (1)
 184              		.loc 1 148 9 discriminator 1
 185 0004 FEE7     		b	.L9
 186              		.cfi_endproc
 187              	.LFE246:
 189              		.section	.text.SVC_Handler,"ax",%progbits
 190              		.align	1
 191              		.global	SVC_Handler
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	SVC_Handler:
 197              	.LFB247:
 149:Core/Src/stm32f4xx_it.c ****   {
 150:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 152:Core/Src/stm32f4xx_it.c ****   }
 153:Core/Src/stm32f4xx_it.c **** }
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c **** /**
 156:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 157:Core/Src/stm32f4xx_it.c ****   */
 158:Core/Src/stm32f4xx_it.c **** void SVC_Handler(void)
 159:Core/Src/stm32f4xx_it.c **** {
 198              		.loc 1 159 1
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 7


 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 1, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203 0000 80B4     		push	{r7}
 204              	.LCFI12:
 205              		.cfi_def_cfa_offset 4
 206              		.cfi_offset 7, -4
 207 0002 00AF     		add	r7, sp, #0
 208              	.LCFI13:
 209              		.cfi_def_cfa_register 7
 160:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 161:Core/Src/stm32f4xx_it.c **** 
 162:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 163:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 164:Core/Src/stm32f4xx_it.c **** 
 165:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 166:Core/Src/stm32f4xx_it.c **** }
 210              		.loc 1 166 1
 211 0004 00BF     		nop
 212 0006 BD46     		mov	sp, r7
 213              	.LCFI14:
 214              		.cfi_def_cfa_register 13
 215              		@ sp needed
 216 0008 5DF8047B 		ldr	r7, [sp], #4
 217              	.LCFI15:
 218              		.cfi_restore 7
 219              		.cfi_def_cfa_offset 0
 220 000c 7047     		bx	lr
 221              		.cfi_endproc
 222              	.LFE247:
 224              		.section	.text.DebugMon_Handler,"ax",%progbits
 225              		.align	1
 226              		.global	DebugMon_Handler
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	DebugMon_Handler:
 232              	.LFB248:
 167:Core/Src/stm32f4xx_it.c **** 
 168:Core/Src/stm32f4xx_it.c **** /**
 169:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 170:Core/Src/stm32f4xx_it.c ****   */
 171:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 172:Core/Src/stm32f4xx_it.c **** {
 233              		.loc 1 172 1
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 1, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 238 0000 80B4     		push	{r7}
 239              	.LCFI16:
 240              		.cfi_def_cfa_offset 4
 241              		.cfi_offset 7, -4
 242 0002 00AF     		add	r7, sp, #0
 243              	.LCFI17:
 244              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 8


 173:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 174:Core/Src/stm32f4xx_it.c **** 
 175:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 179:Core/Src/stm32f4xx_it.c **** }
 245              		.loc 1 179 1
 246 0004 00BF     		nop
 247 0006 BD46     		mov	sp, r7
 248              	.LCFI18:
 249              		.cfi_def_cfa_register 13
 250              		@ sp needed
 251 0008 5DF8047B 		ldr	r7, [sp], #4
 252              	.LCFI19:
 253              		.cfi_restore 7
 254              		.cfi_def_cfa_offset 0
 255 000c 7047     		bx	lr
 256              		.cfi_endproc
 257              	.LFE248:
 259              		.section	.text.PendSV_Handler,"ax",%progbits
 260              		.align	1
 261              		.global	PendSV_Handler
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	PendSV_Handler:
 267              	.LFB249:
 180:Core/Src/stm32f4xx_it.c **** 
 181:Core/Src/stm32f4xx_it.c **** /**
 182:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 183:Core/Src/stm32f4xx_it.c ****   */
 184:Core/Src/stm32f4xx_it.c **** void PendSV_Handler(void)
 185:Core/Src/stm32f4xx_it.c **** {
 268              		.loc 1 185 1
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 1, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 273 0000 80B4     		push	{r7}
 274              	.LCFI20:
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 7, -4
 277 0002 00AF     		add	r7, sp, #0
 278              	.LCFI21:
 279              		.cfi_def_cfa_register 7
 186:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 187:Core/Src/stm32f4xx_it.c **** 
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 189:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 190:Core/Src/stm32f4xx_it.c **** 
 191:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 192:Core/Src/stm32f4xx_it.c **** }
 280              		.loc 1 192 1
 281 0004 00BF     		nop
 282 0006 BD46     		mov	sp, r7
 283              	.LCFI22:
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 9


 284              		.cfi_def_cfa_register 13
 285              		@ sp needed
 286 0008 5DF8047B 		ldr	r7, [sp], #4
 287              	.LCFI23:
 288              		.cfi_restore 7
 289              		.cfi_def_cfa_offset 0
 290 000c 7047     		bx	lr
 291              		.cfi_endproc
 292              	.LFE249:
 294              		.section	.text.SysTick_Handler,"ax",%progbits
 295              		.align	1
 296              		.global	SysTick_Handler
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	SysTick_Handler:
 302              	.LFB250:
 193:Core/Src/stm32f4xx_it.c **** 
 194:Core/Src/stm32f4xx_it.c **** /**
 195:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 196:Core/Src/stm32f4xx_it.c ****   */
 197:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 198:Core/Src/stm32f4xx_it.c **** {
 303              		.loc 1 198 1
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307 0000 80B5     		push	{r7, lr}
 308              	.LCFI24:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 7, -8
 311              		.cfi_offset 14, -4
 312 0002 00AF     		add	r7, sp, #0
 313              	.LCFI25:
 314              		.cfi_def_cfa_register 7
 199:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 200:Core/Src/stm32f4xx_it.c **** 
 201:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 202:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 315              		.loc 1 202 3
 316 0004 FFF7FEFF 		bl	HAL_IncTick
 203:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 204:Core/Src/stm32f4xx_it.c **** 
 205:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 206:Core/Src/stm32f4xx_it.c **** }
 317              		.loc 1 206 1
 318 0008 00BF     		nop
 319 000a 80BD     		pop	{r7, pc}
 320              		.cfi_endproc
 321              	.LFE250:
 323              		.section	.text.CAN1_RX0_IRQHandler,"ax",%progbits
 324              		.align	1
 325              		.global	CAN1_RX0_IRQHandler
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	CAN1_RX0_IRQHandler:
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 10


 331              	.LFB251:
 207:Core/Src/stm32f4xx_it.c **** 
 208:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 209:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 210:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 211:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 212:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 213:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 214:Core/Src/stm32f4xx_it.c **** 
 215:Core/Src/stm32f4xx_it.c **** /**
 216:Core/Src/stm32f4xx_it.c ****   * @brief This function handles CAN1 RX0 interrupt.
 217:Core/Src/stm32f4xx_it.c ****   */
 218:Core/Src/stm32f4xx_it.c **** void CAN1_RX0_IRQHandler(void)
 219:Core/Src/stm32f4xx_it.c **** {
 332              		.loc 1 219 1
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 8
 335              		@ frame_needed = 1, uses_anonymous_args = 0
 336 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 337              	.LCFI26:
 338              		.cfi_def_cfa_offset 20
 339              		.cfi_offset 4, -20
 340              		.cfi_offset 5, -16
 341              		.cfi_offset 6, -12
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 95B0     		sub	sp, sp, #84
 345              	.LCFI27:
 346              		.cfi_def_cfa_offset 104
 347 0004 12AF     		add	r7, sp, #72
 348              	.LCFI28:
 349              		.cfi_def_cfa 7, 32
 220:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
 221:Core/Src/stm32f4xx_it.c **** 
 222:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 0 */
 223:Core/Src/stm32f4xx_it.c ****   HAL_CAN_IRQHandler(&hcan1);
 350              		.loc 1 223 3
 351 0006 8248     		ldr	r0, .L20
 352 0008 FFF7FEFF 		bl	HAL_CAN_IRQHandler
 224:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 225:Core/Src/stm32f4xx_it.c **** 
 226:Core/Src/stm32f4xx_it.c ****   HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 353              		.loc 1 226 3
 354 000c 814B     		ldr	r3, .L20+4
 355 000e 824A     		ldr	r2, .L20+8
 356 0010 0021     		movs	r1, #0
 357 0012 7F48     		ldr	r0, .L20
 358 0014 FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 227:Core/Src/stm32f4xx_it.c ****   uint32_t TxMailbox;
 228:Core/Src/stm32f4xx_it.c ****   // pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, con
 229:Core/Src/stm32f4xx_it.c ****   pack_reply_raw(&can_tx, CAN_ID,  comm_encoder.raw, comm_encoder.velocity/GR, controller.i_q_filt*
 359              		.loc 1 229 27
 360 0018 804B     		ldr	r3, .L20+12
 361 001a 5B68     		ldr	r3, [r3, #4]
 362              		.loc 1 229 3
 363 001c DBB2     		uxtb	r3, r3
 364              		.loc 1 229 48
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 11


 365 001e 804A     		ldr	r2, .L20+16
 366 0020 526F     		ldr	r2, [r2, #116]
 367              		.loc 1 229 3
 368 0022 92B2     		uxth	r2, r2
 369              		.loc 1 229 66
 370 0024 7E49     		ldr	r1, .L20+16
 371 0026 91ED187A 		vldr.32	s14, [r1, #96]
 372              		.loc 1 229 76
 373 002a 7E49     		ldr	r1, .L20+20
 374 002c D1ED117A 		vldr.32	s15, [r1, #68]
 375              		.loc 1 229 3
 376 0030 C7EE276A 		vdiv.f32	s13, s14, s15
 377              		.loc 1 229 90
 378 0034 7C49     		ldr	r1, .L20+24
 379 0036 91ED117A 		vldr.32	s14, [r1, #68]
 380              		.loc 1 229 100
 381 003a 7A49     		ldr	r1, .L20+20
 382 003c D1ED0E7A 		vldr.32	s15, [r1, #56]
 383              		.loc 1 229 99
 384 0040 27EE277A 		vmul.f32	s14, s14, s15
 385              		.loc 1 229 103
 386 0044 7749     		ldr	r1, .L20+20
 387 0046 D1ED117A 		vldr.32	s15, [r1, #68]
 388              		.loc 1 229 3
 389 004a 67EE277A 		vmul.f32	s15, s14, s15
 390 004e 7649     		ldr	r1, .L20+24
 391 0050 91ED097A 		vldr.32	s14, [r1, #36]
 392 0054 B0EE471A 		vmov.f32	s2, s14
 393 0058 F0EE670A 		vmov.f32	s1, s15
 394 005c B0EE660A 		vmov.f32	s0, s13
 395 0060 1946     		mov	r1, r3
 396 0062 7248     		ldr	r0, .L20+28
 397 0064 FFF7FEFF 		bl	pack_reply_raw
 230:Core/Src/stm32f4xx_it.c ****   
 231:Core/Src/stm32f4xx_it.c ****   HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 398              		.loc 1 231 3
 399 0068 3B1D     		adds	r3, r7, #4
 400 006a 714A     		ldr	r2, .L20+32
 401 006c 7149     		ldr	r1, .L20+36
 402 006e 6848     		ldr	r0, .L20
 403 0070 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 232:Core/Src/stm32f4xx_it.c **** 
 233:Core/Src/stm32f4xx_it.c ****   /* Check for special Commands */
 234:Core/Src/stm32f4xx_it.c ****   if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0
 404              		.loc 1 234 19
 405 0074 704B     		ldr	r3, .L20+40
 406 0076 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 407              		.loc 1 234 44
 408 0078 6F4B     		ldr	r3, .L20+40
 409 007a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 410              		.loc 1 234 30
 411 007c 1340     		ands	r3, r3, r2
 412 007e DAB2     		uxtb	r2, r3
 413              		.loc 1 234 69
 414 0080 6D4B     		ldr	r3, .L20+40
 415 0082 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 416              		.loc 1 234 55
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 12


 417 0084 1340     		ands	r3, r3, r2
 418 0086 DAB2     		uxtb	r2, r3
 419              		.loc 1 234 94
 420 0088 6B4B     		ldr	r3, .L20+40
 421 008a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 422              		.loc 1 234 80
 423 008c 1340     		ands	r3, r3, r2
 424 008e DAB2     		uxtb	r2, r3
 425              		.loc 1 234 119
 426 0090 694B     		ldr	r3, .L20+40
 427 0092 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 428              		.loc 1 234 105
 429 0094 1340     		ands	r3, r3, r2
 430 0096 DAB2     		uxtb	r2, r3
 431              		.loc 1 234 144
 432 0098 674B     		ldr	r3, .L20+40
 433 009a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 434              		.loc 1 234 130
 435 009c 1340     		ands	r3, r3, r2
 436 009e DAB2     		uxtb	r2, r3
 437              		.loc 1 234 169
 438 00a0 654B     		ldr	r3, .L20+40
 439 00a2 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 440              		.loc 1 234 155
 441 00a4 1340     		ands	r3, r3, r2
 442 00a6 DBB2     		uxtb	r3, r3
 443              		.loc 1 234 180
 444 00a8 FF2B     		cmp	r3, #255
 445 00aa 0CBF     		ite	eq
 446 00ac 0123     		moveq	r3, #1
 447 00ae 0023     		movne	r3, #0
 448 00b0 DAB2     		uxtb	r2, r3
 449              		.loc 1 234 194
 450 00b2 614B     		ldr	r3, .L20+40
 451 00b4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 452              		.loc 1 234 180
 453 00b6 FC2B     		cmp	r3, #252
 454 00b8 0CBF     		ite	eq
 455 00ba 0123     		moveq	r3, #1
 456 00bc 0023     		movne	r3, #0
 457 00be DBB2     		uxtb	r3, r3
 458 00c0 1340     		ands	r3, r3, r2
 459 00c2 DBB2     		uxtb	r3, r3
 460              		.loc 1 234 5
 461 00c4 002B     		cmp	r3, #0
 462 00c6 04D0     		beq	.L15
 235:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, MOTOR_CMD);
 463              		.loc 1 235 4
 464 00c8 6D21     		movs	r1, #109
 465 00ca 5C48     		ldr	r0, .L20+44
 466 00cc FFF7FEFF 		bl	update_fsm
 236:Core/Src/stm32f4xx_it.c ****       }
 237:Core/Src/stm32f4xx_it.c ****   else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[
 238:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 239:Core/Src/stm32f4xx_it.c ****       }
 240:Core/Src/stm32f4xx_it.c ****   else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[
 241:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 13


 242:Core/Src/stm32f4xx_it.c ****       }
 243:Core/Src/stm32f4xx_it.c ****   else{
 244:Core/Src/stm32f4xx_it.c **** 	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 245:Core/Src/stm32f4xx_it.c **** 	  controller.timeout = 0;					// Reset timeout counter
 246:Core/Src/stm32f4xx_it.c ****   }
 247:Core/Src/stm32f4xx_it.c **** 
 248:Core/Src/stm32f4xx_it.c ****   /* USER CODE END CAN1_RX0_IRQn 1 */
 249:Core/Src/stm32f4xx_it.c **** }
 467              		.loc 1 249 1
 468 00d0 99E0     		b	.L19
 469              	.L15:
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 470              		.loc 1 237 24
 471 00d2 594B     		ldr	r3, .L20+40
 472 00d4 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 473              		.loc 1 237 49
 474 00d6 584B     		ldr	r3, .L20+40
 475 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 476              		.loc 1 237 35
 477 00da 1340     		ands	r3, r3, r2
 478 00dc DAB2     		uxtb	r2, r3
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 479              		.loc 1 237 74
 480 00de 564B     		ldr	r3, .L20+40
 481 00e0 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 482              		.loc 1 237 60
 483 00e2 1340     		ands	r3, r3, r2
 484 00e4 DBB2     		uxtb	r3, r3
 485 00e6 FF2B     		cmp	r3, #255
 486 00e8 0CBF     		ite	eq
 487 00ea 0123     		moveq	r3, #1
 488 00ec 0023     		movne	r3, #0
 489 00ee DBB2     		uxtb	r3, r3
 490 00f0 1A46     		mov	r2, r3
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 491              		.loc 1 237 99
 492 00f2 514B     		ldr	r3, .L20+40
 493 00f4 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 494              		.loc 1 237 102
 495 00f6 FF2B     		cmp	r3, #255
 496 00f8 0CBF     		ite	eq
 497 00fa 0123     		moveq	r3, #1
 498 00fc 0023     		movne	r3, #0
 499 00fe DBB2     		uxtb	r3, r3
 500 0100 1946     		mov	r1, r3
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 501              		.loc 1 237 124
 502 0102 4D4B     		ldr	r3, .L20+40
 503 0104 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 504              		.loc 1 237 127
 505 0106 FF2B     		cmp	r3, #255
 506 0108 0CBF     		ite	eq
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 14


 507 010a 0123     		moveq	r3, #1
 508 010c 0023     		movne	r3, #0
 509 010e DBB2     		uxtb	r3, r3
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 510              		.loc 1 237 110
 511 0110 01FB03F3 		mul	r3, r1, r3
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 512              		.loc 1 237 85
 513 0114 1340     		ands	r3, r3, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 514              		.loc 1 237 149
 515 0116 484A     		ldr	r2, .L20+40
 516 0118 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 517              		.loc 1 237 152
 518 011a FF2A     		cmp	r2, #255
 519 011c 0CBF     		ite	eq
 520 011e 0122     		moveq	r2, #1
 521 0120 0022     		movne	r2, #0
 522 0122 D2B2     		uxtb	r2, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 523              		.loc 1 237 135
 524 0124 1340     		ands	r3, r3, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 525              		.loc 1 237 174
 526 0126 444A     		ldr	r2, .L20+40
 527 0128 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 528              		.loc 1 237 177
 529 012a FF2A     		cmp	r2, #255
 530 012c 0CBF     		ite	eq
 531 012e 0122     		moveq	r2, #1
 532 0130 0022     		movne	r2, #0
 533 0132 D2B2     		uxtb	r2, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 534              		.loc 1 237 160
 535 0134 1340     		ands	r3, r3, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 536              		.loc 1 237 199
 537 0136 404A     		ldr	r2, .L20+40
 538 0138 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 539              		.loc 1 237 202
 540 013a FD2A     		cmp	r2, #253
 541 013c 0CBF     		ite	eq
 542 013e 0122     		moveq	r2, #1
 543 0140 0022     		movne	r2, #0
 544 0142 D2B2     		uxtb	r2, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 545              		.loc 1 237 185
 546 0144 1340     		ands	r3, r3, r2
 237:Core/Src/stm32f4xx_it.c ****       update_fsm(&state, MENU_CMD);
 547              		.loc 1 237 10
 548 0146 002B     		cmp	r3, #0
 549 0148 04D0     		beq	.L17
 238:Core/Src/stm32f4xx_it.c ****       }
 550              		.loc 1 238 7
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 15


 551 014a 1B21     		movs	r1, #27
 552 014c 3B48     		ldr	r0, .L20+44
 553 014e FFF7FEFF 		bl	update_fsm
 554              		.loc 1 249 1
 555 0152 58E0     		b	.L19
 556              	.L17:
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 557              		.loc 1 240 24
 558 0154 384B     		ldr	r3, .L20+40
 559 0156 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 560              		.loc 1 240 49
 561 0158 374B     		ldr	r3, .L20+40
 562 015a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 563              		.loc 1 240 35
 564 015c 1340     		ands	r3, r3, r2
 565 015e DAB2     		uxtb	r2, r3
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 566              		.loc 1 240 74
 567 0160 354B     		ldr	r3, .L20+40
 568 0162 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 569              		.loc 1 240 60
 570 0164 1340     		ands	r3, r3, r2
 571 0166 DBB2     		uxtb	r3, r3
 572 0168 FF2B     		cmp	r3, #255
 573 016a 0CBF     		ite	eq
 574 016c 0123     		moveq	r3, #1
 575 016e 0023     		movne	r3, #0
 576 0170 DBB2     		uxtb	r3, r3
 577 0172 1A46     		mov	r2, r3
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 578              		.loc 1 240 99
 579 0174 304B     		ldr	r3, .L20+40
 580 0176 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 581              		.loc 1 240 102
 582 0178 FF2B     		cmp	r3, #255
 583 017a 0CBF     		ite	eq
 584 017c 0123     		moveq	r3, #1
 585 017e 0023     		movne	r3, #0
 586 0180 DBB2     		uxtb	r3, r3
 587 0182 1946     		mov	r1, r3
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 588              		.loc 1 240 124
 589 0184 2C4B     		ldr	r3, .L20+40
 590 0186 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 591              		.loc 1 240 127
 592 0188 FF2B     		cmp	r3, #255
 593 018a 0CBF     		ite	eq
 594 018c 0123     		moveq	r3, #1
 595 018e 0023     		movne	r3, #0
 596 0190 DBB2     		uxtb	r3, r3
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 597              		.loc 1 240 110
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 16


 598 0192 01FB03F3 		mul	r3, r1, r3
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 599              		.loc 1 240 85
 600 0196 1340     		ands	r3, r3, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 601              		.loc 1 240 149
 602 0198 274A     		ldr	r2, .L20+40
 603 019a 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 604              		.loc 1 240 152
 605 019c FF2A     		cmp	r2, #255
 606 019e 0CBF     		ite	eq
 607 01a0 0122     		moveq	r2, #1
 608 01a2 0022     		movne	r2, #0
 609 01a4 D2B2     		uxtb	r2, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 610              		.loc 1 240 135
 611 01a6 1340     		ands	r3, r3, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 612              		.loc 1 240 174
 613 01a8 234A     		ldr	r2, .L20+40
 614 01aa D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 615              		.loc 1 240 177
 616 01ac FF2A     		cmp	r2, #255
 617 01ae 0CBF     		ite	eq
 618 01b0 0122     		moveq	r2, #1
 619 01b2 0022     		movne	r2, #0
 620 01b4 D2B2     		uxtb	r2, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 621              		.loc 1 240 160
 622 01b6 1340     		ands	r3, r3, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 623              		.loc 1 240 199
 624 01b8 1F4A     		ldr	r2, .L20+40
 625 01ba 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 626              		.loc 1 240 202
 627 01bc FE2A     		cmp	r2, #254
 628 01be 0CBF     		ite	eq
 629 01c0 0122     		moveq	r2, #1
 630 01c2 0022     		movne	r2, #0
 631 01c4 D2B2     		uxtb	r2, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 632              		.loc 1 240 185
 633 01c6 1340     		ands	r3, r3, r2
 240:Core/Src/stm32f4xx_it.c **** 	  update_fsm(&state, ZERO_CMD);
 634              		.loc 1 240 10
 635 01c8 002B     		cmp	r3, #0
 636 01ca 04D0     		beq	.L18
 241:Core/Src/stm32f4xx_it.c ****       }
 637              		.loc 1 241 4
 638 01cc 7A21     		movs	r1, #122
 639 01ce 1B48     		ldr	r0, .L20+44
 640 01d0 FFF7FEFF 		bl	update_fsm
 641              		.loc 1 249 1
 642 01d4 17E0     		b	.L19
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 17


 643              	.L18:
 244:Core/Src/stm32f4xx_it.c **** 	  controller.timeout = 0;					// Reset timeout counter
 644              		.loc 1 244 4
 645 01d6 184E     		ldr	r6, .L20+40
 646 01d8 194B     		ldr	r3, .L20+48
 647 01da 1093     		str	r3, [sp, #64]
 648 01dc 6D46     		mov	r5, sp
 649 01de 06F11004 		add	r4, r6, #16
 650 01e2 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 651 01e4 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 652 01e6 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 653 01e8 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 654 01ea 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 655 01ec 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 656 01ee 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 657 01f2 85E80F00 		stm	r5, {r0, r1, r2, r3}
 658 01f6 96E80F00 		ldm	r6, {r0, r1, r2, r3}
 659 01fa FFF7FEFF 		bl	unpack_cmd
 245:Core/Src/stm32f4xx_it.c ****   }
 660              		.loc 1 245 23
 661 01fe 0A4B     		ldr	r3, .L20+24
 662 0200 0022     		movs	r2, #0
 663 0202 C3F8C420 		str	r2, [r3, #196]
 664              	.L19:
 665              		.loc 1 249 1
 666 0206 00BF     		nop
 667 0208 0C37     		adds	r7, r7, #12
 668              	.LCFI29:
 669              		.cfi_def_cfa_offset 20
 670 020a BD46     		mov	sp, r7
 671              	.LCFI30:
 672              		.cfi_def_cfa_register 13
 673              		@ sp needed
 674 020c F0BD     		pop	{r4, r5, r6, r7, pc}
 675              	.L21:
 676 020e 00BF     		.align	2
 677              	.L20:
 678 0210 00000000 		.word	hcan1
 679 0214 01000000 		.word	can_rx+1
 680 0218 0C000000 		.word	can_rx+12
 681 021c 00000000 		.word	__int_reg
 682 0220 00000000 		.word	comm_encoder
 683 0224 00000000 		.word	__float_reg
 684 0228 00000000 		.word	controller
 685 022c 00000000 		.word	can_tx
 686 0230 01000000 		.word	can_tx+1
 687 0234 08000000 		.word	can_tx+8
 688 0238 00000000 		.word	can_rx
 689 023c 00000000 		.word	state
 690 0240 D8000000 		.word	controller+216
 691              		.cfi_endproc
 692              	.LFE251:
 694              		.section	.text.TIM1_UP_TIM10_IRQHandler,"ax",%progbits
 695              		.align	1
 696              		.global	TIM1_UP_TIM10_IRQHandler
 697              		.syntax unified
 698              		.thumb
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 18


 699              		.thumb_func
 701              	TIM1_UP_TIM10_IRQHandler:
 702              	.LFB252:
 250:Core/Src/stm32f4xx_it.c **** 
 251:Core/Src/stm32f4xx_it.c **** /**
 252:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
 253:Core/Src/stm32f4xx_it.c ****   */
 254:Core/Src/stm32f4xx_it.c **** void TIM1_UP_TIM10_IRQHandler(void)
 255:Core/Src/stm32f4xx_it.c **** {
 703              		.loc 1 255 1
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 1, uses_anonymous_args = 0
 707 0000 80B5     		push	{r7, lr}
 708              	.LCFI31:
 709              		.cfi_def_cfa_offset 8
 710              		.cfi_offset 7, -8
 711              		.cfi_offset 14, -4
 712 0002 00AF     		add	r7, sp, #0
 713              	.LCFI32:
 714              		.cfi_def_cfa_register 7
 256:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 257:Core/Src/stm32f4xx_it.c **** 	//HAL_GPIO_WritePin(LED, GPIO_PIN_SET );	// Useful for timing
 258:Core/Src/stm32f4xx_it.c **** 
 259:Core/Src/stm32f4xx_it.c **** 	/* Sample ADCs */
 260:Core/Src/stm32f4xx_it.c **** 	analog_sample(&controller);//Êõ¥Êñ∞ÁîµÊµÅËßÇÊµãÔø????
 715              		.loc 1 260 2
 716 0004 0C48     		ldr	r0, .L23
 717 0006 FFF7FEFF 		bl	analog_sample
 261:Core/Src/stm32f4xx_it.c **** 
 262:Core/Src/stm32f4xx_it.c **** 	/* Sample position sensor */
 263:Core/Src/stm32f4xx_it.c **** 	ps_sample(&comm_encoder, DT);
 718              		.loc 1 263 2
 719 000a 9FED0C0A 		vldr.32	s0, .L23+4
 720 000e 0C48     		ldr	r0, .L23+8
 721 0010 FFF7FEFF 		bl	ps_sample
 264:Core/Src/stm32f4xx_it.c **** 
 265:Core/Src/stm32f4xx_it.c **** 	/* Run Finite State Machine */
 266:Core/Src/stm32f4xx_it.c **** 	run_fsm(&state);
 722              		.loc 1 266 2
 723 0014 0B48     		ldr	r0, .L23+12
 724 0016 FFF7FEFF 		bl	run_fsm
 267:Core/Src/stm32f4xx_it.c **** 
 268:Core/Src/stm32f4xx_it.c **** 	/* Check for CAN messages */
 269:Core/Src/stm32f4xx_it.c **** 	can_tx_rx();
 725              		.loc 1 269 2
 726 001a FFF7FEFF 		bl	can_tx_rx
 270:Core/Src/stm32f4xx_it.c **** 
 271:Core/Src/stm32f4xx_it.c **** 	/* increment loop count */
 272:Core/Src/stm32f4xx_it.c **** 	controller.loop_count++;
 727              		.loc 1 272 12
 728 001e 064B     		ldr	r3, .L23
 729 0020 D3F8C030 		ldr	r3, [r3, #192]
 730              		.loc 1 272 23
 731 0024 0133     		adds	r3, r3, #1
 732 0026 044A     		ldr	r2, .L23
 733 0028 C2F8C030 		str	r3, [r2, #192]
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 19


 273:Core/Src/stm32f4xx_it.c **** 	//HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 274:Core/Src/stm32f4xx_it.c **** 
 275:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
 276:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 734              		.loc 1 276 3
 735 002c 0648     		ldr	r0, .L23+16
 736 002e FFF7FEFF 		bl	HAL_TIM_IRQHandler
 277:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 278:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
 279:Core/Src/stm32f4xx_it.c **** }
 737              		.loc 1 279 1
 738 0032 00BF     		nop
 739 0034 80BD     		pop	{r7, pc}
 740              	.L24:
 741 0036 00BF     		.align	2
 742              	.L23:
 743 0038 00000000 		.word	controller
 744 003c 17B7D137 		.word	936490775
 745 0040 00000000 		.word	comm_encoder
 746 0044 00000000 		.word	state
 747 0048 00000000 		.word	htim1
 748              		.cfi_endproc
 749              	.LFE252:
 751              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 752              		.align	1
 753              		.global	TIM2_IRQHandler
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 758              	TIM2_IRQHandler:
 759              	.LFB253:
 280:Core/Src/stm32f4xx_it.c **** 
 281:Core/Src/stm32f4xx_it.c **** /**
 282:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 283:Core/Src/stm32f4xx_it.c ****   */
 284:Core/Src/stm32f4xx_it.c **** void TIM2_IRQHandler(void)
 285:Core/Src/stm32f4xx_it.c **** {
 760              		.loc 1 285 1
 761              		.cfi_startproc
 762              		@ args = 0, pretend = 0, frame = 0
 763              		@ frame_needed = 1, uses_anonymous_args = 0
 764 0000 80B5     		push	{r7, lr}
 765              	.LCFI33:
 766              		.cfi_def_cfa_offset 8
 767              		.cfi_offset 7, -8
 768              		.cfi_offset 14, -4
 769 0002 00AF     		add	r7, sp, #0
 770              	.LCFI34:
 771              		.cfi_def_cfa_register 7
 286:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 287:Core/Src/stm32f4xx_it.c **** 
 288:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 289:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 772              		.loc 1 289 3
 773 0004 0248     		ldr	r0, .L26
 774 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 290:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 20


 291:Core/Src/stm32f4xx_it.c **** 
 292:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 293:Core/Src/stm32f4xx_it.c **** }
 775              		.loc 1 293 1
 776 000a 00BF     		nop
 777 000c 80BD     		pop	{r7, pc}
 778              	.L27:
 779 000e 00BF     		.align	2
 780              	.L26:
 781 0010 00000000 		.word	htim2
 782              		.cfi_endproc
 783              	.LFE253:
 785              		.section	.text.USART2_IRQHandler,"ax",%progbits
 786              		.align	1
 787              		.global	USART2_IRQHandler
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 792              	USART2_IRQHandler:
 793              	.LFB254:
 294:Core/Src/stm32f4xx_it.c **** 
 295:Core/Src/stm32f4xx_it.c **** /**
 296:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART2 global interrupt.
 297:Core/Src/stm32f4xx_it.c ****   */
 298:Core/Src/stm32f4xx_it.c **** void USART2_IRQHandler(void)
 299:Core/Src/stm32f4xx_it.c **** {
 794              		.loc 1 299 1
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 8
 797              		@ frame_needed = 1, uses_anonymous_args = 0
 798 0000 80B5     		push	{r7, lr}
 799              	.LCFI35:
 800              		.cfi_def_cfa_offset 8
 801              		.cfi_offset 7, -8
 802              		.cfi_offset 14, -4
 803 0002 82B0     		sub	sp, sp, #8
 804              	.LCFI36:
 805              		.cfi_def_cfa_offset 16
 806 0004 00AF     		add	r7, sp, #0
 807              	.LCFI37:
 808              		.cfi_def_cfa_register 7
 300:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 0 */
 301:Core/Src/stm32f4xx_it.c **** 	HAL_UART_IRQHandler(&huart2);
 809              		.loc 1 301 2
 810 0006 0948     		ldr	r0, .L29
 811 0008 FFF7FEFF 		bl	HAL_UART_IRQHandler
 302:Core/Src/stm32f4xx_it.c **** 
 303:Core/Src/stm32f4xx_it.c **** 	char c = Serial2RxBuffer[0];
 812              		.loc 1 303 7
 813 000c 084B     		ldr	r3, .L29+4
 814 000e 1B78     		ldrb	r3, [r3]
 815 0010 FB71     		strb	r3, [r7, #7]
 304:Core/Src/stm32f4xx_it.c **** 	update_fsm(&state, c);
 816              		.loc 1 304 2
 817 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 818 0014 1946     		mov	r1, r3
 819 0016 0748     		ldr	r0, .L29+8
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 21


 820 0018 FFF7FEFF 		bl	update_fsm
 305:Core/Src/stm32f4xx_it.c **** 
 306:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 0 */
 307:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart2);
 821              		.loc 1 307 3
 822 001c 0348     		ldr	r0, .L29
 823 001e FFF7FEFF 		bl	HAL_UART_IRQHandler
 308:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART2_IRQn 1 */
 309:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART2_IRQn 1 */
 310:Core/Src/stm32f4xx_it.c **** }
 824              		.loc 1 310 1
 825 0022 00BF     		nop
 826 0024 0837     		adds	r7, r7, #8
 827              	.LCFI38:
 828              		.cfi_def_cfa_offset 8
 829 0026 BD46     		mov	sp, r7
 830              	.LCFI39:
 831              		.cfi_def_cfa_register 13
 832              		@ sp needed
 833 0028 80BD     		pop	{r7, pc}
 834              	.L30:
 835 002a 00BF     		.align	2
 836              	.L29:
 837 002c 00000000 		.word	huart2
 838 0030 00000000 		.word	Serial2RxBuffer
 839 0034 00000000 		.word	state
 840              		.cfi_endproc
 841              	.LFE254:
 843              		.section	.text.local_unpack_cmd,"ax",%progbits
 844              		.align	1
 845              		.global	local_unpack_cmd
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	local_unpack_cmd:
 851              	.LFB255:
 311:Core/Src/stm32f4xx_it.c **** 
 312:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 1 */
 313:Core/Src/stm32f4xx_it.c **** 
 314:Core/Src/stm32f4xx_it.c **** void local_unpack_cmd()
 315:Core/Src/stm32f4xx_it.c **** {
 852              		.loc 1 315 1
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 1, uses_anonymous_args = 0
 856              		@ link register save eliminated.
 857 0000 80B4     		push	{r7}
 858              	.LCFI40:
 859              		.cfi_def_cfa_offset 4
 860              		.cfi_offset 7, -4
 861 0002 00AF     		add	r7, sp, #0
 862              	.LCFI41:
 863              		.cfi_def_cfa_register 7
 316:Core/Src/stm32f4xx_it.c ****   
 317:Core/Src/stm32f4xx_it.c **** }
 864              		.loc 1 317 1
 865 0004 00BF     		nop
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 22


 866 0006 BD46     		mov	sp, r7
 867              	.LCFI42:
 868              		.cfi_def_cfa_register 13
 869              		@ sp needed
 870 0008 5DF8047B 		ldr	r7, [sp], #4
 871              	.LCFI43:
 872              		.cfi_restore 7
 873              		.cfi_def_cfa_offset 0
 874 000c 7047     		bx	lr
 875              		.cfi_endproc
 876              	.LFE255:
 878              		.section	.text.can_tx_rx,"ax",%progbits
 879              		.align	1
 880              		.global	can_tx_rx
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	can_tx_rx:
 886              	.LFB256:
 318:Core/Src/stm32f4xx_it.c **** 
 319:Core/Src/stm32f4xx_it.c **** void can_tx_rx(void){
 887              		.loc 1 319 21
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 8
 890              		@ frame_needed = 1, uses_anonymous_args = 0
 891 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 892              	.LCFI44:
 893              		.cfi_def_cfa_offset 20
 894              		.cfi_offset 4, -20
 895              		.cfi_offset 5, -16
 896              		.cfi_offset 6, -12
 897              		.cfi_offset 7, -8
 898              		.cfi_offset 14, -4
 899 0002 95B0     		sub	sp, sp, #84
 900              	.LCFI45:
 901              		.cfi_def_cfa_offset 104
 902 0004 12AF     		add	r7, sp, #72
 903              	.LCFI46:
 904              		.cfi_def_cfa 7, 32
 320:Core/Src/stm32f4xx_it.c **** 
 321:Core/Src/stm32f4xx_it.c **** 	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Rea
 905              		.loc 1 321 18
 906 0006 884B     		ldr	r3, .L39
 907 0008 884A     		ldr	r2, .L39+4
 908 000a 0021     		movs	r1, #0
 909 000c 8848     		ldr	r0, .L39+8
 910 000e FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 911 0012 0346     		mov	r3, r0
 912              		.loc 1 321 6
 913 0014 7B60     		str	r3, [r7, #4]
 322:Core/Src/stm32f4xx_it.c **** 	if(!no_mesage){
 914              		.loc 1 322 4
 915 0016 7B68     		ldr	r3, [r7, #4]
 916 0018 002B     		cmp	r3, #0
 917 001a 40F00081 		bne	.L38
 918              	.LBB2:
 323:Core/Src/stm32f4xx_it.c **** 		uint32_t TxMailbox;
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 23


 324:Core/Src/stm32f4xx_it.c **** 		// pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, con
 325:Core/Src/stm32f4xx_it.c **** 		pack_reply_raw(&can_tx, CAN_ID,  comm_encoder.raw, comm_encoder.velocity/GR, controller.i_mag_max
 919              		.loc 1 325 27
 920 001e 854B     		ldr	r3, .L39+12
 921 0020 5B68     		ldr	r3, [r3, #4]
 922              		.loc 1 325 3
 923 0022 DBB2     		uxtb	r3, r3
 924              		.loc 1 325 48
 925 0024 844A     		ldr	r2, .L39+16
 926 0026 526F     		ldr	r2, [r2, #116]
 927              		.loc 1 325 3
 928 0028 92B2     		uxth	r2, r2
 929              		.loc 1 325 66
 930 002a 8349     		ldr	r1, .L39+16
 931 002c 91ED187A 		vldr.32	s14, [r1, #96]
 932              		.loc 1 325 76
 933 0030 8249     		ldr	r1, .L39+20
 934 0032 D1ED117A 		vldr.32	s15, [r1, #68]
 935              		.loc 1 325 3
 936 0036 C7EE276A 		vdiv.f32	s13, s14, s15
 937              		.loc 1 325 90
 938 003a 8149     		ldr	r1, .L39+24
 939 003c 91ED147A 		vldr.32	s14, [r1, #80]
 940              		.loc 1 325 101
 941 0040 7E49     		ldr	r1, .L39+20
 942 0042 D1ED0E7A 		vldr.32	s15, [r1, #56]
 943              		.loc 1 325 100
 944 0046 27EE277A 		vmul.f32	s14, s14, s15
 945              		.loc 1 325 104
 946 004a 7C49     		ldr	r1, .L39+20
 947 004c D1ED117A 		vldr.32	s15, [r1, #68]
 948              		.loc 1 325 3
 949 0050 27EE276A 		vmul.f32	s12, s14, s15
 950              		.loc 1 325 118
 951 0054 7A49     		ldr	r1, .L39+24
 952 0056 91ED3B7A 		vldr.32	s14, [r1, #236]
 953              		.loc 1 325 135
 954 005a 7949     		ldr	r1, .L39+24
 955 005c D1ED3C7A 		vldr.32	s15, [r1, #240]
 956              		.loc 1 325 3
 957 0060 77EE677A 		vsub.f32	s15, s14, s15
 958 0064 B0EE671A 		vmov.f32	s2, s15
 959 0068 F0EE460A 		vmov.f32	s1, s12
 960 006c B0EE660A 		vmov.f32	s0, s13
 961 0070 1946     		mov	r1, r3
 962 0072 7448     		ldr	r0, .L39+28
 963 0074 FFF7FEFF 		bl	pack_reply_raw
 326:Core/Src/stm32f4xx_it.c **** 		
 327:Core/Src/stm32f4xx_it.c **** 
 328:Core/Src/stm32f4xx_it.c ****     HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 964              		.loc 1 328 5
 965 0078 3B46     		mov	r3, r7
 966 007a 734A     		ldr	r2, .L39+32
 967 007c 7349     		ldr	r1, .L39+36
 968 007e 6C48     		ldr	r0, .L39+8
 969 0080 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 329:Core/Src/stm32f4xx_it.c **** 
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 24


 330:Core/Src/stm32f4xx_it.c **** 		/* Check for special Commands */
 331:Core/Src/stm32f4xx_it.c **** 		if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0
 970              		.loc 1 331 19
 971 0084 724B     		ldr	r3, .L39+40
 972 0086 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 973              		.loc 1 331 44
 974 0088 714B     		ldr	r3, .L39+40
 975 008a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 976              		.loc 1 331 30
 977 008c 1340     		ands	r3, r3, r2
 978 008e DAB2     		uxtb	r2, r3
 979              		.loc 1 331 69
 980 0090 6F4B     		ldr	r3, .L39+40
 981 0092 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 982              		.loc 1 331 55
 983 0094 1340     		ands	r3, r3, r2
 984 0096 DAB2     		uxtb	r2, r3
 985              		.loc 1 331 94
 986 0098 6D4B     		ldr	r3, .L39+40
 987 009a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 988              		.loc 1 331 80
 989 009c 1340     		ands	r3, r3, r2
 990 009e DAB2     		uxtb	r2, r3
 991              		.loc 1 331 119
 992 00a0 6B4B     		ldr	r3, .L39+40
 993 00a2 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 994              		.loc 1 331 105
 995 00a4 1340     		ands	r3, r3, r2
 996 00a6 DAB2     		uxtb	r2, r3
 997              		.loc 1 331 144
 998 00a8 694B     		ldr	r3, .L39+40
 999 00aa 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1000              		.loc 1 331 130
 1001 00ac 1340     		ands	r3, r3, r2
 1002 00ae DAB2     		uxtb	r2, r3
 1003              		.loc 1 331 169
 1004 00b0 674B     		ldr	r3, .L39+40
 1005 00b2 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 1006              		.loc 1 331 155
 1007 00b4 1340     		ands	r3, r3, r2
 1008 00b6 DBB2     		uxtb	r3, r3
 1009              		.loc 1 331 180
 1010 00b8 FF2B     		cmp	r3, #255
 1011 00ba 0CBF     		ite	eq
 1012 00bc 0123     		moveq	r3, #1
 1013 00be 0023     		movne	r3, #0
 1014 00c0 DAB2     		uxtb	r2, r3
 1015              		.loc 1 331 194
 1016 00c2 634B     		ldr	r3, .L39+40
 1017 00c4 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1018              		.loc 1 331 180
 1019 00c6 FC2B     		cmp	r3, #252
 1020 00c8 0CBF     		ite	eq
 1021 00ca 0123     		moveq	r3, #1
 1022 00cc 0023     		movne	r3, #0
 1023 00ce DBB2     		uxtb	r3, r3
 1024 00d0 1340     		ands	r3, r3, r2
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 25


 1025 00d2 DBB2     		uxtb	r3, r3
 1026              		.loc 1 331 5
 1027 00d4 002B     		cmp	r3, #0
 1028 00d6 04D0     		beq	.L34
 332:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, MOTOR_CMD);
 1029              		.loc 1 332 6
 1030 00d8 6D21     		movs	r1, #109
 1031 00da 5E48     		ldr	r0, .L39+44
 1032 00dc FFF7FEFF 		bl	update_fsm
 1033              	.LBE2:
 333:Core/Src/stm32f4xx_it.c **** 			}
 334:Core/Src/stm32f4xx_it.c **** 		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[
 335:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 336:Core/Src/stm32f4xx_it.c **** 			}
 337:Core/Src/stm32f4xx_it.c **** 		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[
 338:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 339:Core/Src/stm32f4xx_it.c **** 			}
 340:Core/Src/stm32f4xx_it.c **** 		else{
 341:Core/Src/stm32f4xx_it.c **** 			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 342:Core/Src/stm32f4xx_it.c **** 			  controller.timeout = 0;					// Reset timeout counter
 343:Core/Src/stm32f4xx_it.c **** 		controller.i_mag_max = controller.i_q;
 344:Core/Src/stm32f4xx_it.c **** 		}
 345:Core/Src/stm32f4xx_it.c **** 	}
 346:Core/Src/stm32f4xx_it.c **** 
 347:Core/Src/stm32f4xx_it.c **** }
 1034              		.loc 1 347 1
 1035 00e0 9DE0     		b	.L38
 1036              	.L34:
 1037              	.LBB3:
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1038              		.loc 1 334 24
 1039 00e2 5B4B     		ldr	r3, .L39+40
 1040 00e4 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1041              		.loc 1 334 49
 1042 00e6 5A4B     		ldr	r3, .L39+40
 1043 00e8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1044              		.loc 1 334 35
 1045 00ea 1340     		ands	r3, r3, r2
 1046 00ec DAB2     		uxtb	r2, r3
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1047              		.loc 1 334 74
 1048 00ee 584B     		ldr	r3, .L39+40
 1049 00f0 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1050              		.loc 1 334 60
 1051 00f2 1340     		ands	r3, r3, r2
 1052 00f4 DBB2     		uxtb	r3, r3
 1053 00f6 FF2B     		cmp	r3, #255
 1054 00f8 0CBF     		ite	eq
 1055 00fa 0123     		moveq	r3, #1
 1056 00fc 0023     		movne	r3, #0
 1057 00fe DBB2     		uxtb	r3, r3
 1058 0100 1A46     		mov	r2, r3
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1059              		.loc 1 334 99
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 26


 1060 0102 534B     		ldr	r3, .L39+40
 1061 0104 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1062              		.loc 1 334 102
 1063 0106 FF2B     		cmp	r3, #255
 1064 0108 0CBF     		ite	eq
 1065 010a 0123     		moveq	r3, #1
 1066 010c 0023     		movne	r3, #0
 1067 010e DBB2     		uxtb	r3, r3
 1068 0110 1946     		mov	r1, r3
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1069              		.loc 1 334 124
 1070 0112 4F4B     		ldr	r3, .L39+40
 1071 0114 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1072              		.loc 1 334 127
 1073 0116 FF2B     		cmp	r3, #255
 1074 0118 0CBF     		ite	eq
 1075 011a 0123     		moveq	r3, #1
 1076 011c 0023     		movne	r3, #0
 1077 011e DBB2     		uxtb	r3, r3
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1078              		.loc 1 334 110
 1079 0120 01FB03F3 		mul	r3, r1, r3
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1080              		.loc 1 334 85
 1081 0124 1340     		ands	r3, r3, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1082              		.loc 1 334 149
 1083 0126 4A4A     		ldr	r2, .L39+40
 1084 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1085              		.loc 1 334 152
 1086 012a FF2A     		cmp	r2, #255
 1087 012c 0CBF     		ite	eq
 1088 012e 0122     		moveq	r2, #1
 1089 0130 0022     		movne	r2, #0
 1090 0132 D2B2     		uxtb	r2, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1091              		.loc 1 334 135
 1092 0134 1340     		ands	r3, r3, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1093              		.loc 1 334 174
 1094 0136 464A     		ldr	r2, .L39+40
 1095 0138 D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1096              		.loc 1 334 177
 1097 013a FF2A     		cmp	r2, #255
 1098 013c 0CBF     		ite	eq
 1099 013e 0122     		moveq	r2, #1
 1100 0140 0022     		movne	r2, #0
 1101 0142 D2B2     		uxtb	r2, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1102              		.loc 1 334 160
 1103 0144 1340     		ands	r3, r3, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1104              		.loc 1 334 199
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 27


 1105 0146 424A     		ldr	r2, .L39+40
 1106 0148 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1107              		.loc 1 334 202
 1108 014a FD2A     		cmp	r2, #253
 1109 014c 0CBF     		ite	eq
 1110 014e 0122     		moveq	r2, #1
 1111 0150 0022     		movne	r2, #0
 1112 0152 D2B2     		uxtb	r2, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1113              		.loc 1 334 185
 1114 0154 1340     		ands	r3, r3, r2
 334:Core/Src/stm32f4xx_it.c **** 			update_fsm(&state, MENU_CMD);
 1115              		.loc 1 334 10
 1116 0156 002B     		cmp	r3, #0
 1117 0158 04D0     		beq	.L36
 335:Core/Src/stm32f4xx_it.c **** 			}
 1118              		.loc 1 335 4
 1119 015a 1B21     		movs	r1, #27
 1120 015c 3D48     		ldr	r0, .L39+44
 1121 015e FFF7FEFF 		bl	update_fsm
 1122              	.LBE3:
 1123              		.loc 1 347 1
 1124 0162 5CE0     		b	.L38
 1125              	.L36:
 1126              	.LBB4:
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1127              		.loc 1 337 24
 1128 0164 3A4B     		ldr	r3, .L39+40
 1129 0166 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1130              		.loc 1 337 49
 1131 0168 394B     		ldr	r3, .L39+40
 1132 016a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1133              		.loc 1 337 35
 1134 016c 1340     		ands	r3, r3, r2
 1135 016e DAB2     		uxtb	r2, r3
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1136              		.loc 1 337 74
 1137 0170 374B     		ldr	r3, .L39+40
 1138 0172 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1139              		.loc 1 337 60
 1140 0174 1340     		ands	r3, r3, r2
 1141 0176 DBB2     		uxtb	r3, r3
 1142 0178 FF2B     		cmp	r3, #255
 1143 017a 0CBF     		ite	eq
 1144 017c 0123     		moveq	r3, #1
 1145 017e 0023     		movne	r3, #0
 1146 0180 DBB2     		uxtb	r3, r3
 1147 0182 1A46     		mov	r2, r3
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1148              		.loc 1 337 99
 1149 0184 324B     		ldr	r3, .L39+40
 1150 0186 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 28


 1151              		.loc 1 337 102
 1152 0188 FF2B     		cmp	r3, #255
 1153 018a 0CBF     		ite	eq
 1154 018c 0123     		moveq	r3, #1
 1155 018e 0023     		movne	r3, #0
 1156 0190 DBB2     		uxtb	r3, r3
 1157 0192 1946     		mov	r1, r3
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1158              		.loc 1 337 124
 1159 0194 2E4B     		ldr	r3, .L39+40
 1160 0196 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1161              		.loc 1 337 127
 1162 0198 FF2B     		cmp	r3, #255
 1163 019a 0CBF     		ite	eq
 1164 019c 0123     		moveq	r3, #1
 1165 019e 0023     		movne	r3, #0
 1166 01a0 DBB2     		uxtb	r3, r3
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1167              		.loc 1 337 110
 1168 01a2 01FB03F3 		mul	r3, r1, r3
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1169              		.loc 1 337 85
 1170 01a6 1340     		ands	r3, r3, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1171              		.loc 1 337 149
 1172 01a8 294A     		ldr	r2, .L39+40
 1173 01aa 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1174              		.loc 1 337 152
 1175 01ac FF2A     		cmp	r2, #255
 1176 01ae 0CBF     		ite	eq
 1177 01b0 0122     		moveq	r2, #1
 1178 01b2 0022     		movne	r2, #0
 1179 01b4 D2B2     		uxtb	r2, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1180              		.loc 1 337 135
 1181 01b6 1340     		ands	r3, r3, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1182              		.loc 1 337 174
 1183 01b8 254A     		ldr	r2, .L39+40
 1184 01ba D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1185              		.loc 1 337 177
 1186 01bc FF2A     		cmp	r2, #255
 1187 01be 0CBF     		ite	eq
 1188 01c0 0122     		moveq	r2, #1
 1189 01c2 0022     		movne	r2, #0
 1190 01c4 D2B2     		uxtb	r2, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1191              		.loc 1 337 160
 1192 01c6 1340     		ands	r3, r3, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1193              		.loc 1 337 199
 1194 01c8 214A     		ldr	r2, .L39+40
 1195 01ca 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 29


 1196              		.loc 1 337 202
 1197 01cc FE2A     		cmp	r2, #254
 1198 01ce 0CBF     		ite	eq
 1199 01d0 0122     		moveq	r2, #1
 1200 01d2 0022     		movne	r2, #0
 1201 01d4 D2B2     		uxtb	r2, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1202              		.loc 1 337 185
 1203 01d6 1340     		ands	r3, r3, r2
 337:Core/Src/stm32f4xx_it.c **** 			  update_fsm(&state, ZERO_CMD);
 1204              		.loc 1 337 10
 1205 01d8 002B     		cmp	r3, #0
 1206 01da 04D0     		beq	.L37
 338:Core/Src/stm32f4xx_it.c **** 			}
 1207              		.loc 1 338 6
 1208 01dc 7A21     		movs	r1, #122
 1209 01de 1D48     		ldr	r0, .L39+44
 1210 01e0 FFF7FEFF 		bl	update_fsm
 1211              	.LBE4:
 1212              		.loc 1 347 1
 1213 01e4 1BE0     		b	.L38
 1214              	.L37:
 1215              	.LBB5:
 341:Core/Src/stm32f4xx_it.c **** 			  controller.timeout = 0;					// Reset timeout counter
 1216              		.loc 1 341 6
 1217 01e6 1A4E     		ldr	r6, .L39+40
 1218 01e8 1B4B     		ldr	r3, .L39+48
 1219 01ea 1093     		str	r3, [sp, #64]
 1220 01ec 6D46     		mov	r5, sp
 1221 01ee 06F11004 		add	r4, r6, #16
 1222 01f2 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1223 01f4 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1224 01f6 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1225 01f8 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1226 01fa 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1227 01fc 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1228 01fe 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1229 0202 85E80F00 		stm	r5, {r0, r1, r2, r3}
 1230 0206 96E80F00 		ldm	r6, {r0, r1, r2, r3}
 1231 020a FFF7FEFF 		bl	unpack_cmd
 342:Core/Src/stm32f4xx_it.c **** 		controller.i_mag_max = controller.i_q;
 1232              		.loc 1 342 25
 1233 020e 0C4B     		ldr	r3, .L39+24
 1234 0210 0022     		movs	r2, #0
 1235 0212 C3F8C420 		str	r2, [r3, #196]
 343:Core/Src/stm32f4xx_it.c **** 		}
 1236              		.loc 1 343 36
 1237 0216 0A4B     		ldr	r3, .L39+24
 1238 0218 1B6C     		ldr	r3, [r3, #64]	@ float
 343:Core/Src/stm32f4xx_it.c **** 		}
 1239              		.loc 1 343 24
 1240 021a 094A     		ldr	r2, .L39+24
 1241 021c 1365     		str	r3, [r2, #80]	@ float
 1242              	.L38:
 1243              	.LBE5:
 1244              		.loc 1 347 1
 1245 021e 00BF     		nop
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 30


 1246 0220 0C37     		adds	r7, r7, #12
 1247              	.LCFI47:
 1248              		.cfi_def_cfa_offset 20
 1249 0222 BD46     		mov	sp, r7
 1250              	.LCFI48:
 1251              		.cfi_def_cfa_register 13
 1252              		@ sp needed
 1253 0224 F0BD     		pop	{r4, r5, r6, r7, pc}
 1254              	.L40:
 1255 0226 00BF     		.align	2
 1256              	.L39:
 1257 0228 01000000 		.word	can_rx+1
 1258 022c 0C000000 		.word	can_rx+12
 1259 0230 00000000 		.word	hcan1
 1260 0234 00000000 		.word	__int_reg
 1261 0238 00000000 		.word	comm_encoder
 1262 023c 00000000 		.word	__float_reg
 1263 0240 00000000 		.word	controller
 1264 0244 00000000 		.word	can_tx
 1265 0248 01000000 		.word	can_tx+1
 1266 024c 08000000 		.word	can_tx+8
 1267 0250 00000000 		.word	can_rx
 1268 0254 00000000 		.word	state
 1269 0258 D8000000 		.word	controller+216
 1270              		.cfi_endproc
 1271              	.LFE256:
 1273              		.text
 1274              	.Letext0:
 1275              		.file 2 "d:\\st\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\machine\\_default
 1276              		.file 3 "d:\\st\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1277              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1278              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1279              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1280              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1281              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1282              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1283              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1284              		.file 11 "Core/Inc/tim.h"
 1285              		.file 12 "Core/Inc/position_sensor.h"
 1286              		.file 13 "Core/Inc/flash_writer.h"
 1287              		.file 14 "Core/Inc/fsm.h"
 1288              		.file 15 "Core/Inc/foc.h"
 1289              		.file 16 "Core/Inc/can.h"
 1290              		.file 17 "Core/Inc/structs.h"
 1291              		.file 18 "Core/Inc/usart.h"
 1292              		.file 19 "Core/Inc/user_config.h"
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:20     .data.__SECTOR_ADDRS:00000000 $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:23     .data.__SECTOR_ADDRS:00000000 __SECTOR_ADDRS
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:33     .data.__SECTORS:00000000 $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:36     .data.__SECTORS:00000000 __SECTORS
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:46     .text.NMI_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:52     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:82     .text.HardFault_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:88     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:109    .text.MemManage_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:115    .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:136    .text.BusFault_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:142    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:163    .text.UsageFault_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:169    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:190    .text.SVC_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:196    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:225    .text.DebugMon_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:231    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:260    .text.PendSV_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:266    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:295    .text.SysTick_Handler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:301    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:324    .text.CAN1_RX0_IRQHandler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:330    .text.CAN1_RX0_IRQHandler:00000000 CAN1_RX0_IRQHandler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:678    .text.CAN1_RX0_IRQHandler:00000210 $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:695    .text.TIM1_UP_TIM10_IRQHandler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:701    .text.TIM1_UP_TIM10_IRQHandler:00000000 TIM1_UP_TIM10_IRQHandler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:885    .text.can_tx_rx:00000000 can_tx_rx
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:743    .text.TIM1_UP_TIM10_IRQHandler:00000038 $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:752    .text.TIM2_IRQHandler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:758    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:781    .text.TIM2_IRQHandler:00000010 $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:786    .text.USART2_IRQHandler:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:792    .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:837    .text.USART2_IRQHandler:0000002c $d
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:844    .text.local_unpack_cmd:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:850    .text.local_unpack_cmd:00000000 local_unpack_cmd
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:879    .text.can_tx_rx:00000000 $t
C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s:1257   .text.can_tx_rx:00000228 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_CAN_IRQHandler
HAL_CAN_GetRxMessage
pack_reply_raw
HAL_CAN_AddTxMessage
update_fsm
unpack_cmd
hcan1
can_rx
__int_reg
comm_encoder
__float_reg
controller
can_tx
ARM GAS  C:\Users\16323\AppData\Local\Temp\ccSFvNpk.s 			page 32


state
analog_sample
ps_sample
run_fsm
HAL_TIM_IRQHandler
htim1
htim2
HAL_UART_IRQHandler
huart2
Serial2RxBuffer
