$date
	Mon Apr 10 02:40:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 1 ! reg_en $end
$var wire 2 " op [1:0] $end
$var wire 1 # jmp_sel $end
$var wire 1 $ imm_sel $end
$var reg 1 % cf $end
$var reg 4 & opcode [3:0] $end
$var reg 1 ' sf $end
$var reg 1 ( zf $end
$scope module uut $end
$var wire 1 ) _je $end
$var wire 1 * _jmp $end
$var wire 1 + _or $end
$var wire 1 % cf $end
$var wire 1 $ imm_sel $end
$var wire 1 # jmp_sel $end
$var wire 4 , opcode [3:0] $end
$var wire 1 ! reg_en $end
$var wire 1 ' sf $end
$var wire 1 ( zf $end
$var wire 2 - op [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
1+
1*
0)
0(
0'
b0 &
0%
0$
0#
b0 "
1!
$end
#40000
0+
0*
b1 "
b1 -
b1 &
b1 ,
#60000
1+
1*
1$
b0 "
b0 -
b100 &
b100 ,
#80000
0+
0*
b1 "
b1 -
b101 &
b101 ,
#100000
1#
1+
0!
1*
0$
b0 "
b0 -
b1000 &
b1000 ,
#120000
0#
0+
0*
b1 "
b1 -
b1001 &
b1001 ,
#140000
1#
1+
1)
1(
#160000
0#
0+
0)
1'
#180000
0(
