(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-01T08:50:29Z")
 (DESIGN "ColorBowlRobot_G15")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ColorBowlRobot_G15")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_color_sensor.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_input.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_echo.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_LEFT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_RIGHT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_puck.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_wheel_controller.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_burst.clock (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_4 (3.209:3.209:3.209))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_4 (4.144:4.144:4.144))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_4 (3.254:3.254:3.254))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_4 (4.118:4.118:4.118))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_3 (2.879:2.879:2.879))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_3 (3.814:3.814:3.814))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_3 (2.920:2.920:2.920))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_2 (3.968:3.968:3.968))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_3 (3.948:3.948:3.948))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_2 (3.221:3.221:3.221))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_2 (3.979:3.979:3.979))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_2 (3.241:3.241:3.241))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_1 (4.306:4.306:4.306))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_2 (4.293:4.293:4.293))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_5 (7.543:7.543:7.543))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_5 (8.421:8.421:8.421))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_5 (7.530:7.530:7.530))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_5 (8.452:8.452:8.452))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_6 (4.667:4.667:4.667))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_6 (7.214:7.214:7.214))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_6 (6.321:6.321:6.321))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_6 (5.575:5.575:5.575))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_7 (7.060:7.060:7.060))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_7 (7.447:7.447:7.447))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_7 (6.554:6.554:6.554))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_7 (8.707:8.707:8.707))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_0 (6.441:6.441:6.441))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_0 (6.441:6.441:6.441))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_0 (7.025:7.025:7.025))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.reset (7.474:7.474:7.474))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (7.069:7.069:7.069))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (8.041:8.041:8.041))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_0 (6.457:6.457:6.457))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_0 (7.074:7.074:7.074))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_ultrasonic_echo.interrupt (7.015:7.015:7.015))
    (INTERCONNECT IR_Sensor_LEFT\(0\).fb Net_1134.main_0 (5.837:5.837:5.837))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1107.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1121.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1126.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1130.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1131.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1134.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1107.q Net_1129.main_1 (2.306:2.306:2.306))
    (INTERCONNECT IR_Sensor_RIGHT\(0\).fb Net_1131.main_0 (5.808:5.808:5.808))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_0 (4.785:4.785:4.785))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_0 (7.341:7.341:7.341))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_0 (6.448:6.448:6.448))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_0 (5.624:5.624:5.624))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_1 (7.835:7.835:7.835))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_1 (10.882:10.882:10.882))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_1 (10.957:10.957:10.957))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_1 (8.682:8.682:8.682))
    (INTERCONNECT Net_1121.q Net_1127.main_1 (2.851:2.851:2.851))
    (INTERCONNECT Net_1126.q Net_1127.main_0 (2.849:2.849:2.849))
    (INTERCONNECT Net_1127.q isr_IR_Sensor_LEFT.interrupt (8.545:8.545:8.545))
    (INTERCONNECT Net_1129.q isr_IR_Sensor_RIGHT.interrupt (7.026:7.026:7.026))
    (INTERCONNECT Net_1130.q Net_1129.main_0 (2.297:2.297:2.297))
    (INTERCONNECT Net_1131.q Net_1107.main_1 (2.612:2.612:2.612))
    (INTERCONNECT Net_1131.q Net_1130.main_1 (2.612:2.612:2.612))
    (INTERCONNECT Net_1131.q Net_1133.main_1 (2.607:2.607:2.607))
    (INTERCONNECT Net_1131.q \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT Net_1133.q isr_puck.interrupt (7.001:7.001:7.001))
    (INTERCONNECT Net_1134.q Net_1121.main_1 (3.933:3.933:3.933))
    (INTERCONNECT Net_1134.q Net_1126.main_1 (3.933:3.933:3.933))
    (INTERCONNECT Net_1134.q Net_1133.main_0 (2.299:2.299:2.299))
    (INTERCONNECT Net_1134.q \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (3.933:3.933:3.933))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1157.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1204.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1245.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1280.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1157.q MOTOR_GRIPPER\(0\).pin_input (5.804:5.804:5.804))
    (INTERCONNECT Net_1204.q MOTOR_GRIPPER_ARM\(0\).pin_input (6.396:6.396:6.396))
    (INTERCONNECT Net_1245.q MOTOR_LIFTER\(0\).pin_input (8.383:8.383:8.383))
    (INTERCONNECT Net_1280.q MOTOR_TRUNK\(0\).pin_input (7.303:7.303:7.303))
    (INTERCONNECT \\Timer_Ultrasonic_Burst\:TimerHW\\.irq isr_ultrasonic_burst.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq \\Wheel_Timer\:TimerHW\\.timer_reset (3.381:3.381:3.381))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq isr_wheel_controller.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_0 (6.510:6.510:6.510))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_2 (4.044:4.044:4.044))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.026:8.026:8.026))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.reset (7.142:7.142:7.142))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.ar_0 (7.142:7.142:7.142))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (6.159:6.159:6.159))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (6.586:6.586:6.586))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.ar_0 (7.142:7.142:7.142))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.ar_0 (7.142:7.142:7.142))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_LEFT\:isr\\.interrupt (7.800:7.800:7.800))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.185:6.185:6.185))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.main_0 (7.021:7.021:7.021))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_RIGHT\:isr\\.interrupt (9.136:9.136:9.136))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.main_0 (7.356:7.356:7.356))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.245:5.245:5.245))
    (INTERCONNECT \\PWM_RIGHT\:PWMHW\\.cmp MOTOR_EN_RIGHT\(0\).pin_input (7.671:7.671:7.671))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_color_sensor.interrupt (5.050:5.050:5.050))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_1 (5.124:5.124:5.124))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.main_0 (5.162:5.162:5.162))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_1 (5.124:5.124:5.124))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_3 (7.003:7.003:7.003))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.main_0 (7.046:7.046:7.046))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_622.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_LEFT\:PWMHW\\.cmp MOTOR_EN_LEFT\(0\).pin_input (7.784:7.784:7.784))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_0 (5.981:5.981:5.981))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_0 (5.981:5.981:5.981))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.141:5.141:5.141))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_0 (7.535:7.535:7.535))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_0 (5.132:5.132:5.132))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_0 (5.141:5.141:5.141))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_0 (5.132:5.132:5.132))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_input.interrupt (8.719:8.719:8.719))
    (INTERCONNECT Net_976.q Tx_1\(0\).pin_input (6.240:6.240:6.240))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.main_0 (3.667:3.667:3.667))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_0 (3.667:3.667:3.667))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_0 (6.349:6.349:6.349))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (7.816:7.816:7.816))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (8.364:8.364:8.364))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (9.449:9.449:9.449))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (9.445:9.445:9.445))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_2 (3.660:3.660:3.660))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_1 (4.151:4.151:4.151))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (5.111:5.111:5.111))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (4.704:4.704:4.704))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (3.092:3.092:3.092))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (3.090:3.090:3.090))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (5.663:5.663:5.663))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.713:6.713:6.713))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_2 (6.280:6.280:6.280))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.main_0 (6.280:6.280:6.280))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_0 (6.280:6.280:6.280))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_3 (4.466:4.466:4.466))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.q \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (4.170:4.170:4.170))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (4.173:4.173:4.173))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (3.084:3.084:3.084))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (3.081:3.081:3.081))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:status_0\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.852:5.852:5.852))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.443:4.443:4.443))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.916:2.916:2.916))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.922:2.922:2.922))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1121.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1126.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1107.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1130.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_622.main_1 (4.223:4.223:4.223))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.main_0 (3.645:3.645:3.645))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_1 (3.645:3.645:3.645))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_0 (2.880:2.880:2.880))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_0 (2.880:2.880:2.880))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.q \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q Net_622.main_0 (4.312:4.312:4.312))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_1 (5.021:5.021:5.021))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.779:3.779:3.779))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.017:5.017:5.017))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_0 (4.312:4.312:4.312))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_1 (5.021:5.021:5.021))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_0\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_2\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_2 (3.208:3.208:3.208))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.191:3.191:3.191))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.188:3.188:3.188))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_1 (3.201:3.201:3.201))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_2 (3.208:3.208:3.208))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1157.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q Net_1157.main_0 (3.057:3.057:3.057))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.064:3.064:3.064))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.943:2.943:2.943))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_0 (3.057:3.057:3.057))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.080:3.080:3.080))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.078:3.078:3.078))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_1 (2.971:2.971:2.971))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1204.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q Net_1204.main_0 (3.225:3.225:3.225))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.256:3.256:3.256))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.255:3.255:3.255))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_0 (3.225:3.225:3.225))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.599:5.599:5.599))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.099:3.099:3.099))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.971:2.971:2.971))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_1 (3.115:3.115:3.115))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1245.main_1 (3.215:3.215:3.215))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.main_0 (4.718:4.718:4.718))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_1 (3.215:3.215:3.215))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q Net_1245.main_0 (6.315:6.315:6.315))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (8.153:8.153:8.153))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (8.694:8.694:8.694))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_0 (6.315:6.315:6.315))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_0 (6.027:6.027:6.027))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.584:2.584:2.584))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.581:2.581:2.581))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_1 (3.474:3.474:3.474))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1280.main_1 (6.382:6.382:6.382))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.main_0 (3.498:3.498:3.498))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_1 (3.498:3.498:3.498))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q Net_1280.main_0 (7.321:7.321:7.321))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (4.831:4.831:4.831))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.377:5.377:5.377))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_0 (7.321:7.321:7.321))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_0 (3.684:3.684:3.684))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_2 (7.014:7.014:7.014))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.677:3.677:3.677))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (6.200:6.200:6.200))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (6.203:6.203:6.203))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_1 (7.918:7.918:7.918))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (5.073:5.073:5.073))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.042:6.042:6.042))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Net_1275\\.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_530\\.main_2 (3.195:3.195:3.195))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_611\\.main_2 (3.195:3.195:3.195))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.083:3.083:3.083))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_1 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.379:4.379:4.379))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.042:5.042:5.042))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.042:5.042:5.042))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Net_1275\\.main_0 (3.800:3.800:3.800))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.266:5.266:5.266))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.292:2.292:2.292))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.395:3.395:3.395))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.395:3.395:3.395))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203_split\\.q \\QuadDec_LEFT\:Net_1203\\.main_5 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.068:6.068:6.068))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (7.085:7.085:7.085))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251\\.main_0 (3.133:3.133:3.133))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_0 (3.092:3.092:3.092))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_530\\.main_1 (4.020:4.020:4.020))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_611\\.main_1 (4.020:4.020:4.020))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251_split\\.q \\QuadDec_LEFT\:Net_1251\\.main_7 (2.289:2.289:2.289))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_0 (6.495:6.495:6.495))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.081:7.081:7.081))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_0 (7.823:7.823:7.823))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251\\.main_1 (8.271:8.271:8.271))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_1 (6.750:6.750:6.750))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1260\\.main_0 (3.770:3.770:3.770))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_2 (6.023:6.023:6.023))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_0 (9.864:9.864:9.864))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_0 (9.864:9.864:9.864))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_0 (7.836:7.836:7.836))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_530\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_611\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\QuadDec_LEFT\:Net_530\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\QuadDec_LEFT\:Net_611\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_1 (2.331:2.331:2.331))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203\\.main_2 (8.930:8.930:8.930))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_4 (8.895:8.895:8.895))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251\\.main_4 (8.014:8.014:8.014))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_4 (7.988:7.988:7.988))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1260\\.main_1 (9.862:9.862:9.862))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_3 (10.433:10.433:10.433))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_3 (5.936:5.936:5.936))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_3 (5.936:5.936:5.936))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_3 (8.930:8.930:8.930))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.673:3.673:3.673))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_0 (3.673:3.673:3.673))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_0 (7.137:7.137:7.137))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_2 (6.557:6.557:6.557))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_2 (6.304:6.304:6.304))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_2 (4.646:4.646:4.646))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_1 (7.915:7.915:7.915))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_3 (6.304:6.304:6.304))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_1 (7.915:7.915:7.915))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_1 (7.137:7.137:7.137))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.main_0 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_0 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_1 (7.027:7.027:7.027))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_3 (7.041:7.041:7.041))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_3 (9.470:9.470:9.470))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_3 (8.916:8.916:8.916))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_2 (4.733:4.733:4.733))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_3 (3.801:3.801:3.801))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_2 (4.733:4.733:4.733))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_2 (7.027:7.027:7.027))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203\\.main_4 (8.095:8.095:8.095))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_6 (8.076:8.076:8.076))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251\\.main_6 (7.072:7.072:7.072))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_6 (7.064:7.064:7.064))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1260\\.main_3 (7.991:7.991:7.991))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_5 (3.533:3.533:3.533))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_5 (3.533:3.533:3.533))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_5 (8.095:8.095:8.095))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_5 (2.764:2.764:2.764))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251\\.main_5 (4.719:4.719:4.719))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_5 (4.752:4.752:4.752))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1260\\.main_2 (5.711:5.711:5.711))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_4 (7.475:7.475:7.475))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_4 (7.475:7.475:7.475))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_4 (2.789:2.789:2.789))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.580:3.580:3.580))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.580:3.580:3.580))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.347:2.347:2.347))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.725:3.725:3.725))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.253:4.253:4.253))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Net_1275\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.221:2.221:2.221))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.177:3.177:3.177))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_530\\.main_2 (5.212:5.212:5.212))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_611\\.main_2 (5.212:5.212:5.212))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.531:2.531:2.531))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.528:2.528:2.528))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.776:4.776:4.776))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_1 (4.686:4.686:4.686))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.064:6.064:6.064))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.784:3.784:3.784))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (3.784:3.784:3.784))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Net_1275\\.main_0 (4.686:4.686:4.686))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.390:5.390:5.390))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.233:2.233:2.233))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.626:3.626:3.626))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.626:3.626:3.626))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_1 (4.173:4.173:4.173))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203_split\\.q \\QuadDec_RIGHT\:Net_1203\\.main_5 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.249:6.249:6.249))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (6.754:6.754:6.754))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251\\.main_0 (3.799:3.799:3.799))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_0 (7.076:7.076:7.076))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_530\\.main_1 (6.766:6.766:6.766))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_611\\.main_1 (6.766:6.766:6.766))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251_split\\.q \\QuadDec_RIGHT\:Net_1251\\.main_7 (6.161:6.161:6.161))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_0 (9.441:9.441:9.441))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.996:8.996:8.996))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_0 (7.531:7.531:7.531))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251\\.main_1 (7.527:7.527:7.527))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_1 (4.933:4.933:4.933))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1260\\.main_0 (3.401:3.401:3.401))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_2 (9.966:9.966:9.966))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_0 (7.359:7.359:7.359))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_0 (3.401:3.401:3.401))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_0 (7.359:7.359:7.359))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_530\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_611\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_530\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_0 (2.259:2.259:2.259))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_611\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_1 (2.257:2.257:2.257))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203\\.main_2 (7.866:7.866:7.866))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_4 (6.205:6.205:6.205))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251\\.main_4 (7.866:7.866:7.866))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_4 (7.450:7.450:7.450))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1260\\.main_1 (6.532:6.532:6.532))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_3 (8.555:8.555:8.555))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_3 (6.532:6.532:6.532))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_2 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_0 (8.699:8.699:8.699))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_2 (8.147:8.147:8.147))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_2 (8.699:8.699:8.699))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_2 (9.052:9.052:9.052))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_3 (4.411:4.411:4.411))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_1 (8.133:8.133:8.133))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_1 (4.386:4.386:4.386))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.main_0 (4.522:4.522:4.522))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_0 (5.071:5.071:5.071))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_1 (9.057:9.057:9.057))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_3 (8.506:8.506:8.506))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_3 (9.057:9.057:9.057))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_3 (4.971:4.971:4.971))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_2 (7.499:7.499:7.499))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_3 (4.055:4.055:4.055))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_2 (4.094:4.094:4.094))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_2 (7.499:7.499:7.499))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203\\.main_4 (8.953:8.953:8.953))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_6 (8.936:8.936:8.936))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251\\.main_6 (8.953:8.953:8.953))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_6 (5.502:5.502:5.502))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1260\\.main_3 (3.416:3.416:3.416))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_5 (7.373:7.373:7.373))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_5 (3.416:3.416:3.416))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_5 (7.373:7.373:7.373))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203\\.main_3 (7.800:7.800:7.800))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_5 (7.804:7.804:7.804))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251\\.main_5 (7.800:7.800:7.800))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_5 (9.084:9.084:9.084))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1260\\.main_2 (8.164:8.164:8.164))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_4 (5.976:5.976:5.976))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_4 (8.164:8.164:8.164))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_4 (5.976:5.976:5.976))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_3 (3.219:3.219:3.219))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_3 (3.219:3.219:3.219))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_3 (4.141:4.141:4.141))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.407:3.407:3.407))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.405:3.405:3.405))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_1 (3.647:3.647:3.647))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_8 (4.329:4.329:4.329))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_2 (3.255:3.255:3.255))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_2 (3.255:3.255:3.255))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_2 (2.324:2.324:2.324))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_1 (3.239:3.239:3.239))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_1 (3.239:3.239:3.239))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_8 (6.969:6.969:6.969))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_3 (4.558:4.558:4.558))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_5 (2.288:2.288:2.288))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_5 (2.288:2.288:2.288))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_5 (2.912:2.912:2.912))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_4 (3.222:3.222:3.222))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_4 (3.222:3.222:3.222))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_4 (2.300:2.300:2.300))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (4.243:4.243:4.243))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (3.835:3.835:3.835))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_1 (4.791:4.791:4.791))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_10 (4.786:4.786:4.786))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_3 (4.791:4.791:4.791))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_0 (4.361:4.361:4.361))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_9 (5.046:5.046:5.046))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_2 (4.361:4.361:4.361))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.630:5.630:5.630))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_9 (3.532:3.532:3.532))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (5.235:5.235:5.235))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.782:5.782:5.782))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_8 (2.607:2.607:2.607))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_1 (4.829:4.829:4.829))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_4 (2.284:2.284:2.284))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_11 (4.139:4.139:4.139))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_4 (2.625:2.625:2.625))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.871:2.871:2.871))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.488:3.488:3.488))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (6.452:6.452:6.452))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (4.376:4.376:4.376))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (4.376:4.376:4.376))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (3.268:3.268:3.268))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (6.661:6.661:6.661))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (4.156:4.156:4.156))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (4.156:4.156:4.156))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.174:4.174:4.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (4.174:4.174:4.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (4.174:4.174:4.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (4.174:4.174:4.174))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.552:6.552:6.552))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.342:2.342:2.342))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.342:2.342:2.342))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.068:3.068:3.068))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_8 (3.068:3.068:3.068))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_8 (3.059:3.059:3.059))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.068:3.068:3.068))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (3.792:3.792:3.792))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.792:3.792:3.792))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_7 (4.330:4.330:4.330))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.792:3.792:3.792))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.060:3.060:3.060))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (3.074:3.074:3.074))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.876:2.876:2.876))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (6.672:6.672:6.672))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.230:2.230:2.230))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (6.642:6.642:6.642))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.636:6.636:6.636))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.295:2.295:2.295))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (5.214:5.214:5.214))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (5.214:5.214:5.214))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (5.214:5.214:5.214))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (6.276:6.276:6.276))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (9.694:9.694:9.694))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (4.549:4.549:4.549))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (6.137:6.137:6.137))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_5 (6.137:6.137:6.137))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (4.549:4.549:4.549))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (6.137:6.137:6.137))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (4.549:4.549:4.549))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (6.137:6.137:6.137))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.676:2.676:2.676))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.693:2.693:2.693))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.693:2.693:2.693))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.676:2.676:2.676))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.693:2.693:2.693))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.676:2.676:2.676))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.693:2.693:2.693))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (3.588:3.588:3.588))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.254:2.254:2.254))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (6.811:6.811:6.811))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (6.150:6.150:6.150))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (4.531:4.531:4.531))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.974:3.974:3.974))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (3.851:3.851:3.851))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.751:4.751:4.751))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (3.136:3.136:3.136))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.136:3.136:3.136))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.251:2.251:2.251))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (5.805:5.805:5.805))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.805:5.805:5.805))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (5.269:5.269:5.269))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.805:5.805:5.805))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (5.269:5.269:5.269))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (5.805:5.805:5.805))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.266:6.266:6.266))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (6.105:6.105:6.105))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (2.837:2.837:2.837))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (2.837:2.837:2.837))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (5.064:5.064:5.064))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (4.969:4.969:4.969))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (3.084:3.084:3.084))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.139:5.139:5.139))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (3.682:3.682:3.682))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (3.682:3.682:3.682))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (3.084:3.084:3.084))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (3.084:3.084:3.084))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (3.682:3.682:3.682))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (5.143:5.143:5.143))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.123:5.123:5.123))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.659:3.659:3.659))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.659:3.659:3.659))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (3.115:3.115:3.115))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.659:3.659:3.659))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (5.128:5.128:5.128))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.497:3.497:3.497))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_976.main_0 (2.235:2.235:2.235))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_LEFT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_RIGHT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_Ultrasonic_Burst\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Wheel_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_LEFT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_RIGHT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\Wheel_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Ultrasonic_Burst\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\)_PAD MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\)_PAD MOTOR_RIGHT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\)_PAD MOTOR_RIGHT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\)_PAD MOTOR_LEFT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\)_PAD MOTOR_LEFT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_4\(0\)_PAD MOTOR_RIGHT_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_3\(0\)_PAD MOTOR_RIGHT_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\)_PAD MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_2\(0\)_PAD MOTOR_LEFT_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_1\(0\)_PAD MOTOR_LEFT_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_LEFT\(0\)_PAD IR_Sensor_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Count\(0\)_PAD Count\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger\(0\)_PAD Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_LEFT\(0\)_PAD Echo_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_RIGHT\(0\)_PAD Echo_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_RIGHT\(0\)_PAD IR_Sensor_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FLEFT\(0\)_PAD Echo_FLEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FRIGHT\(0\)_PAD Echo_FRIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_BACK\(0\)_PAD Echo_BACK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\)_PAD MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\)_PAD MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\)_PAD MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\)_PAD MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_RED\(0\)_PAD Indicator_RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_GREEN\(0\)_PAD Indicator_GREEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_BLUE\(0\)_PAD Indicator_BLUE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
