<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: dma_common_f24.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dma__common__f24_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">dma_common_f24.c</div></div>
</div><!--header-->
<div class="contents">
<a href="dma__common__f24_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup dma_file DMA peripheral API</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">@ingroup peripheral_apis</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@brief DMA library for the multi stream controller found in f2/f4/f7 parts.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"></span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2012</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">Ken Sarkies &lt;ksarkies@internode.on.net&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">This library supports the DMA Control System in the STM32F2 and STM32F4</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">series of ARM Cortex Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"></span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">Up to two DMA controllers are supported each with 8 streams, and each stream</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">having up to 8 channels hardware dedicated to various peripheral DMA signals.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"></span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">DMA transfers can be configured to occur between peripheral and memory in</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">either direction, and memory to memory. Peripheral to peripheral transfer</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">is not supported. Circular mode transfers are also supported in transfers</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">involving a peripheral. An arbiter is provided to resolve priority DMA</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">requests. Transfers can be made with 8, 16 or 32 bit words.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"></span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">Each stream has access to a 4 word deep FIFO and can use double buffering</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">by means of two memory pointers. When using the FIFO it is possible to</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">configure transfers to occur in indivisible bursts.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"></span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">It is also possible to select a peripheral instead of the DMA controller to</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">control the flow of data. This limits the functionality but is useful when the</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">number of transfers is unknown.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"></span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/*</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> *</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * Copyright (C) 2012 Ken Sarkies &lt;ksarkies@internode.on.net&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> *</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> *</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> *</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"></span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#include &lt;<a class="code" href="dma_8h.html">libopencm3/stm32/dma.h</a>&gt;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/** @brief DMA Stream Reset</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">The specified stream is disabled and configuration registers are cleared.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"></span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8af8980d82a07d038bda1738276de334">   62</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>{</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/* Disable stream (must be done before register is otherwise changed). */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_EN;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Reset all config bits. */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = 0;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Reset data transfer number. */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>        <a class="code hl_define" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(dma, stream) = 0;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Reset peripheral and memory addresses. */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        <a class="code hl_define" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(dma, stream) = 0;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <a class="code hl_define" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(dma, stream) = 0;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        <a class="code hl_define" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(dma, stream) = 0;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* This is the default setting */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) = 0x21;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* Reset all stream interrupt flags using the interrupt flag clear register. */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        uint32_t mask = <a class="code hl_define" href="group__dma__defines.html#ga32989a27e6f23ef043a5e7be4c59feb6">DMA_ISR_MASK</a>(stream);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        <span class="keywordflow">if</span> (stream &lt; 4) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                <a class="code hl_define" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(dma) |= mask;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                <a class="code hl_define" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(dma) |= mask;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>        }</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>}</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/** @brief DMA Stream Clear Interrupt Flag</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"></span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">The interrupt flag for the stream is cleared. More than one interrupt for the</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">same stream may be cleared by using the bitwise OR of the interrupt flags.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">@param[in] interrupts unsigned int32. Bitwise OR of interrupt numbers: @ref</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">dma_if_offset</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">*/</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaeaa31cc700740df241897276081e0436">   97</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                               uint32_t interrupts)</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>{</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <span class="comment">/* Get offset to interrupt flag location in stream field */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>        uint32_t flags = (interrupts &lt;&lt; <a class="code hl_define" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a>(stream));</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        <span class="comment">/* First four streams are in low register. Flag clear must be set then</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">         * reset.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">         */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>        <span class="keywordflow">if</span> (stream &lt; 4) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                <a class="code hl_define" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a>(dma) = flags;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                <a class="code hl_define" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a>(dma) = flags;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        }</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>}</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/** @brief DMA Stream Read Interrupt Flag</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">The interrupt flag for the stream is returned.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">@param[in] interrupt unsigned int32. Interrupt number: @ref dma_if_offset</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">@returns bool interrupt flag is set.</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">*/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga920e745c606523b2d4ed1804ca1302f9">  123</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__dma__file.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t stream, uint32_t interrupt)</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>{</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>        <span class="comment">/* get offset to interrupt flag location in stream field. Assumes</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">         * stream and interrupt parameters are integers.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">         */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        uint32_t flag = (interrupt &lt;&lt; <a class="code hl_define" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a>(stream));</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        <span class="comment">/* First four streams are in low register */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <span class="keywordflow">if</span> (stream &lt; 4) {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a>(dma) &amp; flag) &gt; 0);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a>(dma) &amp; flag) &gt; 0);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        }</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>}</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/** @brief DMA Stream Enable Transfer Direction</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"></span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">Set peripheral to memory, memory to peripheral or memory to memory. If memory</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">to memory mode is selected, circular mode and double buffer modes are disabled.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">Ensure that these modes are not enabled at a later time.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"></span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"></span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">@param[in] direction unsigned int32. Data transfer direction @ref dma_st_dir</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">*/</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga307fb6658ba93745a5f5634d154cebd3">  151</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a>(uint32_t dma, uint8_t stream, uint32_t direction)</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>{</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; ~DMA_SxCR_DIR_MASK);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="comment">/* Disable circular and double buffer modes if memory to memory</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">         * transfers are in effect. (Direct Mode is automatically disabled by</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">         * hardware)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">         */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        <span class="keywordflow">if</span> (direction == <a class="code hl_define" href="group__dma__st__dir.html#gaf95c88600907804d1166b950d0a2368b">DMA_SxCR_DIR_MEM_TO_MEM</a>) {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                reg32 &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> | <a class="code hl_define" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>        }</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = (reg32 | direction);</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>}</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/** @brief DMA Stream Set Priority</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">Stream Priority has four levels: low to very high. This has precedence over the</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">hardware priority. In the event of equal software priority the lower numbered</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">stream has priority.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"></span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"></span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">@param[in] prio unsigned int32. Priority level @ref dma_st_pri.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">*/</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga56496ac6963f287b8468bdaade35326d">  179</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a>(uint32_t dma, uint8_t stream, uint32_t prio)</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>{</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gaa783648c398fb2e32cb8880b31c5cfb1">DMA_SxCR_PL_MASK</a>);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= prio;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>}</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/** @brief DMA Stream Set Memory Word Width</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"></span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">Set the memory word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">alignment information if the source and destination widths do not match.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"></span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">@param[in] mem_size unsigned int32. Memory word width @ref dma_st_memwidth.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">*/</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6e89625484c29b630c797340e4d71d09">  198</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a>(uint32_t dma, uint8_t stream, uint32_t mem_size)</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>{</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#ga3d02d137f12afb7f89786d2275d9f400">DMA_SxCR_MSIZE_MASK</a>);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= mem_size;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>}</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/** @brief DMA Stream Set Peripheral Word Width</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"></span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">Set the peripheral word width 8 bits, 16 bits, or 32 bits. Refer to datasheet</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">for alignment information if the source and destination widths do not match, or</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">if the peripheral does not support byte or half-word writes.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"></span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">@param[in] peripheral_size unsigned int32. Peripheral word width @ref</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">dma_st_perwidth.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">*/</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5613aadc5520edf0ea058a0a2c41764c">  219</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                             uint32_t peripheral_size)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>{</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~(<a class="code hl_define" href="group__dma__defines.html#gac3daa2d0c3a3f9b25cf83a6c74fa6329">DMA_SxCR_PSIZE_MASK</a>);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= peripheral_size;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/** @brief DMA Stream Enable Memory Increment after Transfer</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">Following each transfer the current memory address is incremented by</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">1, 2 or 4 depending on the data size set in @ref dma_set_memory_size. The</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">value held by the base memory address register is unchanged.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"></span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">*/</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad344152e8871f8787dbebb073f81c61e">  239</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>{</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>}</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/** @brief DMA Channel Disable Memory Increment after Transfer</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"></span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">*/</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabc76100441f2f26c42f2aaebd62a688b">  253</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_MINC;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>}</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/** @brief DMA Channel Enable Variable Sized Peripheral Increment after Transfer</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"></span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">Following each transfer the current peripheral address is incremented by</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">1, 2 or 4 depending on the data size set in @ref dma_set_peripheral_size. The</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">value held by the base peripheral address register is unchanged.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"></span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">*/</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga598096631d9f7c7efc1d71059c3571e6">  271</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) | <a class="code hl_define" href="group__dma__defines.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a>);</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = (reg32 &amp; ~DMA_SxCR_PINCOS);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>}</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/** @brief DMA Channel Disable Peripheral Increment after Transfer</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"></span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"></span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">*/</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadd7396d77096a96a20e13e4dd5e06e1c">  286</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>{</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_PINC;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>}</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/** @brief DMA Channel Enable Fixed Sized Peripheral Increment after Transfer</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">Following each transfer the current peripheral address is incremented by</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">4 regardless of the data size. The value held by the base peripheral address</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">register is unchanged.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"></span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"></span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">*/</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga205b7b142b835653f92f684c0bc1345c">  304</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= (<a class="code hl_define" href="group__dma__defines.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code hl_define" href="group__dma__defines.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>}</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/** @brief DMA Stream Enable Memory Circular Mode</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"></span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">After the number of bytes/words to be transferred has been completed, the</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">original transfer block size, memory and peripheral base addresses are</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">reloaded and the process repeats.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"></span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"></span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">@note This cannot be used with memory to memory mode. It is disabled</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">automatically if the peripheral is selected as the flow controller.</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">It is enabled automatically if double buffered mode is selected.</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">*/</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa4e94297041e7c82695d7aff83cb0594">  326</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>{</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>}</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/** @brief DMA Stream Channel Select</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"></span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">Associate an input channel to the stream. Not every channel is allocated to a</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">hardware DMA request signal. The allocations for each stream are given in the</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">STM32F4 Reference Manual.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"></span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"></span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">@param[in] channel unsigned int8. Channel selection @ref dma_ch_sel</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">*/</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga31ac1af0c35910f6b4b57a12ad83b60e">  345</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a>(uint32_t dma, uint8_t stream, uint32_t channel)</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>{</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= channel;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>}</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/** @brief DMA Stream Set Memory Burst Configuration</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">Set the memory burst type to none, 4 8 or 16 word length. This is forced to none</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">if direct mode is used.</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"></span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"></span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">@param[in] burst unsigned int8. Memory Burst selection @ref dma_mburst</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">*/</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">  363</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst)</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>{</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; ~DMA_SxCR_MBURST_MASK);</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = (reg32 | burst);</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>}</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/** @brief DMA Stream Set Peripheral Burst Configuration</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">Set the memory burst type to none, 4 8 or 16 word length. This is forced to none</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">if direct mode is used.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"></span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"></span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">@param[in] burst unsigned int8. Peripheral Burst selection @ref dma_pburst</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">*/</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga75a1293f424cc6649fe7d98aab6d898f">  382</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst)</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>{</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; ~DMA_SxCR_PBURST_MASK);</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = (reg32 | burst);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>}</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/** @brief DMA Stream Set Initial Target Memory</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"></span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">In double buffered mode, set the target memory (M0 or M1) to be used for the</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">first transfer.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"></span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"></span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">@param[in] memory unsigned int8. Initial memory pointer to use: 0 or 1</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">*/</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga84250cb7dcd34c894b2056b790634748">  401</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a>(uint32_t dma, uint8_t stream, uint8_t memory)</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>{</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; ~DMA_SxCR_CT);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>        <span class="keywordflow">if</span> (memory == 1) {</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>                reg32 |= <a class="code hl_define" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>        }</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) = reg32;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>}</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/** @brief DMA Stream Read Current Memory Target</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">In double buffer mode, return the current memory target (M0 or M1). It is</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">possible to update the memory pointer in the register that is &lt;b&gt; not &lt;/b&gt;</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">currently in use. An attempt to change the register currently in use will cause</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">the stream to be disabled and the transfer error flag to be set.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"></span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">@returns unsigned int8. Memory buffer in use: 0 or 1</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">*/</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">  424</a></span>uint8_t <a class="code hl_function" href="group__dma__file.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>{</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        <span class="keywordflow">if</span> (<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; <a class="code hl_define" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                <span class="keywordflow">return</span> 1;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        }</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>        <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>}</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/** @brief DMA Stream Enable Double Buffer Mode</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"></span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">Double buffer mode is used for memory to/from peripheral transfers only, and in</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">circular mode which is automatically enabled. Two memory buffers must be</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">established with pointers stored in the memory pointer registers.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"></span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"></span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">@note This cannot be used with memory to memory mode.</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"></span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">*/</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga634b8794ff0fba7604ca272f5ceb5bf3">  448</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>{</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>}</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/** @brief DMA Stream Disable Double Buffer Mode</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"></span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">*/</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad841f8243e7a529efb0ffddc959b0c80">  460</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>{</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_DBM;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>}</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/** @brief DMA Stream Set Peripheral Flow Control</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"></span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">Set the peripheral to control DMA flow. Useful when the number of transfers is</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">unknown. This is forced off when memory to memory mode is selected.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"></span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"></span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">*/</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">  477</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>{</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>}</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/** @brief DMA Stream Set DMA Flow Control</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"></span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">Set the DMA controller to control DMA flow. This is the default.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"></span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">Ensure that the stream is disabled otherwise the setting will not be changed.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">*/</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad30f62b0042facedf99fe357665ffe7c">  493</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>{</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_PFCTRL;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>}</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/** @brief DMA Stream Enable Interrupt on Transfer Error</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"></span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">*/</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6be1b284bd502af608b3993abe1a9931">  505</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>{</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>        <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(dma, stream, <a class="code hl_define" href="group__dma__if__offset.html#ga641dfc0110f5f9aed33f8f8c78d7653b">DMA_TEIF</a>);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a>;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>}</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/** @brief DMA Stream Disable Interrupt on Transfer Error</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">*/</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2f2afc6e30285651e492381cdab7ca1a">  518</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>{</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_TEIE;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>}</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/** @brief DMA Stream Enable Interrupt on Transfer Half Complete</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"></span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">*/</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga05bfe7ca609aaf686e9258b4a0245d72">  530</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>        <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(dma, stream, <a class="code hl_define" href="group__dma__if__offset.html#ga941a91b96de4c594c4d8acb91d560f4d">DMA_HTIF</a>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>}</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/** @brief DMA Stream Disable Interrupt on Transfer Half Complete</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"></span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">*/</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab7a18436370c610a8834e354582eab9b">  543</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>{</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_HTIE;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>}</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/** @brief DMA Stream Enable Interrupt on Transfer Complete</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"></span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">*/</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">  555</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>{</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>        <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(dma, stream, <a class="code hl_define" href="group__dma__if__offset.html#ga6357e8c0fd2f815af82211abacb7bd3f">DMA_TCIF</a>);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a>;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>}</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/** @brief DMA Stream Disable Interrupt on Transfer Complete</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"></span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">*/</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">  568</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>{</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_TCIE;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>}</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/** @brief DMA Stream Enable Interrupt on Direct Mode Error</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"></span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">*/</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3f5a21bbe3efe0032c02f054d5ceec32">  580</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>{</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>        <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(dma, stream, <a class="code hl_define" href="group__dma__if__offset.html#ga68020dd6d8dd2e5296195bcdad7f18d5">DMA_DMEIF</a>);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>}</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/** @brief DMA Stream Disable Interrupt on Direct Mode Error</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"></span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">*/</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4ea0653919d7d6d9f0aa9238eebf9012">  593</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_DMEIE;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>}</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">/** @brief DMA Enable Interrupt on FIFO Error</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"></span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">*/</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga856057f523c5a127beffc1f91b132d15">  605</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>{</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>        <a class="code hl_function" href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(dma, stream, <a class="code hl_define" href="group__dma__if__offset.html#ga6ad09f7c4c0c5571edeabdfc8045a0dd">DMA_FEIF</a>);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>}</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/** @brief DMA Disable Interrupt on FIFO Error</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"></span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">*/</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab21293b505e511ffdae4464185a5891f">  618</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) &amp;= ~DMA_SxFCR_FEIE;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/** @brief DMA Get FIFO Status</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"></span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">Status of FIFO (empty. full or partial filled states) is returned. This has no</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">meaning if direct mode is enabled (as the FIFO is not used).</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"></span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">@returns uint32_t FIFO Status @ref dma_fifo_status</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">*/</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaca11c1cb785964707b8a9a3b1d29ef29">  634</a></span>uint32_t <a class="code hl_function" href="group__dma__file.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>{</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) &amp; <a class="code hl_define" href="group__dma__defines.html#gad83feb1e3be065d3251b58277cfb2273">DMA_SxFCR_FS_MASK</a>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>}</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/** @brief DMA Enable Direct Mode</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"></span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">Direct mode is the default. Data is transferred as soon as a DMA request is</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">received. The FIFO is not used. This must not be set when memory to memory</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">mode is selected.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"></span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">*/</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">  650</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>{</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) &amp;= ~DMA_SxFCR_DMDIS;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>}</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">/** @brief DMA Enable FIFO Mode</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"></span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">Data is transferred via a FIFO.</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"></span> </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">*/</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5e166bb1ea36c1c7966515ddd0c95195">  664</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>{</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a>;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>}</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/** @brief DMA Set FIFO Threshold</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"></span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">This is the filled level at which data is transferred out of the FIFO to the</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">destination.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"></span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">@param[in] threshold unsigned int8. Threshold setting @ref dma_fifo_thresh</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">*/</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3c8786d286c6e71713bb171a637e9447">  680</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a>(uint32_t dma, uint8_t stream, uint32_t threshold)</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>{</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>        uint32_t reg32 = (<a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) &amp; ~DMA_SxFCR_FTH_MASK);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>        <a class="code hl_define" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a>(dma, stream) = (reg32 | threshold);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>}</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/** @brief DMA Stream Enable</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"></span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">*/</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaee1780f0a8520693acd202230c222f88">  693</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) |= <a class="code hl_define" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/** @brief DMA Stream Disable</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"></span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">@note The DMA stream registers retain their values when the stream is disabled.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"></span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">*/</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5a0622f6a841107162680c7ea63016c4">  707</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>{</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>        <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp;= ~DMA_SxCR_EN;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>}</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/** @brief DMA Stream Set the Peripheral Address</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"></span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">Set the address of the peripheral register to or from which data is to be</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">transferred.  Refer to the documentation for the specific peripheral.</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"></span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">@note The DMA stream must be disabled before setting this address. This function</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">has no effect if the stream is enabled.</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"></span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">@param[in] address unsigned int32. Peripheral Address.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">*/</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga795dbd3370cf28a72ee3e2b7582df0cd">  726</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a>(uint32_t dma, uint8_t stream, uint32_t address)</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>{</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>        <span class="keywordflow">if</span> (!(<a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream) &amp; <a class="code hl_define" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>)) {</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                <a class="code hl_define" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a>(dma, stream) = (uint32_t *) address;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>        }</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>}</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/** @brief DMA Stream Set the Base Memory Address 0</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"></span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">Set the address pointer to the memory location for DMA transfers. The DMA stream</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">must normally be disabled before setting this address, however it is possible</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">to change this in double buffer mode when the current target is memory area 1</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">(see @ref dma_get_target).</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"></span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">This is the default base memory address used in direct mode.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"></span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">@param[in] address unsigned int32. Memory Initial Address.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">*/</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae232f2f5a613459f6921774b5b4c049b">  748</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a>(uint32_t dma, uint8_t stream, uint32_t address)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>{</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>        uint32_t reg32 = <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>        <span class="keywordflow">if</span> (!(reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) ||</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>             ((reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) &amp;&amp; (reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>))) {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                <a class="code hl_define" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a>(dma, stream) = (uint32_t *) address;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>        }</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>}</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">/** @brief DMA Stream Set the Base Memory Address 1</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"></span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">Set the address pointer to the memory location for DMA transfers. The DMA stream</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">must normally be disabled before setting this address, however it is possible</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">to change this in double buffer mode when the current target is memory area 0</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">(see @ref dma_get_target).</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"></span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">@param[in] address unsigned int32. Memory Initial Address.</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">*/</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga586b2d80e0b38cccd6a47adb67dc57df">  770</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a>(uint32_t dma, uint8_t stream, uint32_t address)</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>{</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>        uint32_t reg32 = <a class="code hl_define" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a>(dma, stream);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        <span class="keywordflow">if</span> (!(reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) ||</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>             (!(reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) &amp;&amp; (reg32 &amp; <a class="code hl_define" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>))) {</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                <a class="code hl_define" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a>(dma, stream) = (uint32_t *) address;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>}</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/** @brief DMA Stream Get the Transfer Block Size</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"></span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">@returns unsigned int16. Number of remaining data words to transfer (65535</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">maximum).</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">*/</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga17d7b3ea052e31941b2a06c585f070f2">  788</a></span>uint16_t <a class="code hl_function" href="group__dma__file.html#ga17d7b3ea052e31941b2a06c585f070f2">dma_get_number_of_data</a>(uint32_t dma, uint8_t stream)</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>{</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(dma, stream);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>}</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">/** @brief DMA Stream Set the Transfer Block Size</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"></span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">@note The DMA stream must be disabled before setting this count value. The count</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">is not changed if the stream is enabled.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"></span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">@param[in] dma unsigned int32. DMA controller base address: DMA1 or DMA2</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">@param[in] stream unsigned int8. Stream number: @ref dma_st_number</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">@param[in] number unsigned int16. Number of data words to transfer (65535</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">maximum).</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">*/</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacb3b053111727848b8fff84eee2261a7">  805</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__file.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a>(uint32_t dma, uint8_t stream, uint16_t number)</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>{</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>        <a class="code hl_define" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a>(dma, stream) = number;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>}<span class="comment"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="ttc" id="adma_8h_html"><div class="ttname"><a href="dma_8h.html">dma.h</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga02a15265c2385224ab3a1391f53e1c62"><div class="ttname"><a href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">DMA_SFCR</a></div><div class="ttdeci">#define DMA_SFCR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00227">dma_common_f24.h:227</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group__dma__defines.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00394">dma_common_f24.h:394</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group__dma__defines.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00390">dma_common_f24.h:390</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga1cf8882b2c868df74fc89f835110900c"><div class="ttname"><a href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">DMA_LISR</a></div><div class="ttdeci">#define DMA_LISR(port)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00087">dma_common_f24.h:87</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga220658f19d3669ad1fa71049f9bae5fc"><div class="ttname"><a href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">DMA_SM1AR</a></div><div class="ttdeci">#define DMA_SM1AR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00203">dma_common_f24.h:203</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group__dma__defines.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00411">dma_common_f24.h:411</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2ac093c52bc4db800b46204d12356da4"><div class="ttname"><a href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">DMA_SM0AR</a></div><div class="ttdeci">#define DMA_SM0AR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00179">dma_common_f24.h:179</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2b9dfd8607d952ee263d992491e543d1"><div class="ttname"><a href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">DMA_HIFCR</a></div><div class="ttdeci">#define DMA_HIFCR(port)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00102">dma_common_f24.h:102</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga32989a27e6f23ef043a5e7be4c59feb6"><div class="ttname"><a href="group__dma__defines.html#ga32989a27e6f23ef043a5e7be4c59feb6">DMA_ISR_MASK</a></div><div class="ttdeci">#define DMA_ISR_MASK(stream)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00275">dma_common_f24.h:275</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3d02d137f12afb7f89786d2275d9f400"><div class="ttname"><a href="group__dma__defines.html#ga3d02d137f12afb7f89786d2275d9f400">DMA_SxCR_MSIZE_MASK</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00437">dma_common_f24.h:437</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00456">dma_common_f24.h:456</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5c986a020aa4a378754bb99615d94d7b"><div class="ttname"><a href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">DMA_LIFCR</a></div><div class="ttdeci">#define DMA_LIFCR(port)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00097">dma_common_f24.h:97</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group__dma__defines.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00392">dma_common_f24.h:392</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6c1afc873de85a731bbb5f6691071b4e"><div class="ttname"><a href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">DMA_HISR</a></div><div class="ttdeci">#define DMA_HISR(port)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00092">dma_common_f24.h:92</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group__dma__defines.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00413">dma_common_f24.h:413</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga84ffa5dbbb264df435db69e9cdd84e49"><div class="ttname"><a href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">DMA_SCR</a></div><div class="ttdeci">#define DMA_SCR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00109">dma_common_f24.h:109</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group__dma__defines.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00540">dma_common_f24.h:540</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa783648c398fb2e32cb8880b31c5cfb1"><div class="ttname"><a href="group__dma__defines.html#gaa783648c398fb2e32cb8880b31c5cfb1">DMA_SxCR_PL_MASK</a></div><div class="ttdeci">#define DMA_SxCR_PL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00453">dma_common_f24.h:453</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00384">dma_common_f24.h:384</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaba9ca2264bc381abe0f4183729ab1fb1"><div class="ttname"><a href="group__dma__defines.html#gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</a></div><div class="ttdeci">#define DMA_SxFCR_FEIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00560">dma_common_f24.h:560</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gabb6767ef7efe5b6e57580e8f615e6ec2"><div class="ttname"><a href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">DMA_ISR_OFFSET</a></div><div class="ttdeci">#define DMA_ISR_OFFSET(stream)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00272">dma_common_f24.h:272</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gac3daa2d0c3a3f9b25cf83a6c74fa6329"><div class="ttname"><a href="group__dma__defines.html#gac3daa2d0c3a3f9b25cf83a6c74fa6329">DMA_SxCR_PSIZE_MASK</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00425">dma_common_f24.h:425</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group__dma__defines.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00386">dma_common_f24.h:386</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gad83feb1e3be065d3251b58277cfb2273"><div class="ttname"><a href="group__dma__defines.html#gad83feb1e3be065d3251b58277cfb2273">DMA_SxFCR_FS_MASK</a></div><div class="ttdeci">#define DMA_SxFCR_FS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00555">dma_common_f24.h:555</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group__dma__defines.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00409">dma_common_f24.h:409</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00458">dma_common_f24.h:458</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group__dma__defines.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00440">dma_common_f24.h:440</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group__dma__defines.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00388">dma_common_f24.h:388</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf0ae68be4984d257d353fe849f95e230"><div class="ttname"><a href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">DMA_SNDTR</a></div><div class="ttdeci">#define DMA_SNDTR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00132">dma_common_f24.h:132</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf1e6eef691bf13f842b2f140fab99369"><div class="ttname"><a href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">DMA_SPAR</a></div><div class="ttdeci">#define DMA_SPAR(port, n)</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00155">dma_common_f24.h:155</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga05bfe7ca609aaf686e9258b4a0245d72"><div class="ttname"><a href="group__dma__file.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00530">dma_common_f24.c:530</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga17d7b3ea052e31941b2a06c585f070f2"><div class="ttname"><a href="group__dma__file.html#ga17d7b3ea052e31941b2a06c585f070f2">dma_get_number_of_data</a></div><div class="ttdeci">uint16_t dma_get_number_of_data(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Get the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00788">dma_common_f24.c:788</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga1ee7b429eeb959f41c1dbd9d87312dc9"><div class="ttname"><a href="group__dma__file.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00555">dma_common_f24.c:555</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga205b7b142b835653f92f684c0bc1345c"><div class="ttname"><a href="group__dma__file.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_fixed_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00304">dma_common_f24.c:304</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><div class="ttname"><a href="group__dma__file.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a></div><div class="ttdeci">void dma_set_memory_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Memory Burst Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00363">dma_common_f24.c:363</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga2f2afc6e30285651e492381cdab7ca1a"><div class="ttname"><a href="group__dma__file.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00518">dma_common_f24.c:518</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga307fb6658ba93745a5f5634d154cebd3"><div class="ttname"><a href="group__dma__file.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a></div><div class="ttdeci">void dma_set_transfer_mode(uint32_t dma, uint8_t stream, uint32_t direction)</div><div class="ttdoc">DMA Stream Enable Transfer Direction.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00151">dma_common_f24.c:151</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga31ac1af0c35910f6b4b57a12ad83b60e"><div class="ttname"><a href="group__dma__file.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a></div><div class="ttdeci">void dma_channel_select(uint32_t dma, uint8_t stream, uint32_t channel)</div><div class="ttdoc">DMA Stream Channel Select.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00345">dma_common_f24.c:345</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga3c8786d286c6e71713bb171a637e9447"><div class="ttname"><a href="group__dma__file.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a></div><div class="ttdeci">void dma_set_fifo_threshold(uint32_t dma, uint8_t stream, uint32_t threshold)</div><div class="ttdoc">DMA Set FIFO Threshold.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00680">dma_common_f24.c:680</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga3f5a21bbe3efe0032c02f054d5ceec32"><div class="ttname"><a href="group__dma__file.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_enable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00580">dma_common_f24.c:580</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga4ea0653919d7d6d9f0aa9238eebf9012"><div class="ttname"><a href="group__dma__file.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_disable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00593">dma_common_f24.c:593</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga5613aadc5520edf0ea058a0a2c41764c"><div class="ttname"><a href="group__dma__file.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t stream, uint32_t peripheral_size)</div><div class="ttdoc">DMA Stream Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00219">dma_common_f24.c:219</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga56496ac6963f287b8468bdaade35326d"><div class="ttname"><a href="group__dma__file.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t stream, uint32_t prio)</div><div class="ttdoc">DMA Stream Set Priority.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00179">dma_common_f24.c:179</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga586b2d80e0b38cccd6a47adb67dc57df"><div class="ttname"><a href="group__dma__file.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a></div><div class="ttdeci">void dma_set_memory_address_1(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Base Memory Address 1.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00770">dma_common_f24.c:770</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga598096631d9f7c7efc1d71059c3571e6"><div class="ttname"><a href="group__dma__file.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Variable Sized Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00271">dma_common_f24.c:271</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga5a0622f6a841107162680c7ea63016c4"><div class="ttname"><a href="group__dma__file.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a></div><div class="ttdeci">void dma_disable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00707">dma_common_f24.c:707</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga5e166bb1ea36c1c7966515ddd0c95195"><div class="ttname"><a href="group__dma__file.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a></div><div class="ttdeci">void dma_enable_fifo_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable FIFO Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00664">dma_common_f24.c:664</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga634b8794ff0fba7604ca272f5ceb5bf3"><div class="ttname"><a href="group__dma__file.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a></div><div class="ttdeci">void dma_enable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00448">dma_common_f24.c:448</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga6b3056952dddaf5c2a315b5f8af7d5f1"><div class="ttname"><a href="group__dma__file.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a></div><div class="ttdeci">void dma_enable_direct_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Direct Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00650">dma_common_f24.c:650</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga6be1b284bd502af608b3993abe1a9931"><div class="ttname"><a href="group__dma__file.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00505">dma_common_f24.c:505</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga6e89625484c29b630c797340e4d71d09"><div class="ttname"><a href="group__dma__file.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t stream, uint32_t mem_size)</div><div class="ttdoc">DMA Stream Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00198">dma_common_f24.c:198</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga75a1293f424cc6649fe7d98aab6d898f"><div class="ttname"><a href="group__dma__file.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a></div><div class="ttdeci">void dma_set_peripheral_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Peripheral Burst Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00382">dma_common_f24.c:382</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga795dbd3370cf28a72ee3e2b7582df0cd"><div class="ttname"><a href="group__dma__file.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00726">dma_common_f24.c:726</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga84250cb7dcd34c894b2056b790634748"><div class="ttname"><a href="group__dma__file.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a></div><div class="ttdeci">void dma_set_initial_target(uint32_t dma, uint8_t stream, uint8_t memory)</div><div class="ttdoc">DMA Stream Set Initial Target Memory.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00401">dma_common_f24.c:401</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga856057f523c5a127beffc1f91b132d15"><div class="ttname"><a href="group__dma__file.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_enable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00605">dma_common_f24.c:605</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga8af8980d82a07d038bda1738276de334"><div class="ttname"><a href="group__dma__file.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a></div><div class="ttdeci">void dma_stream_reset(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Reset.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00062">dma_common_f24.c:62</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga920e745c606523b2d4ed1804ca1302f9"><div class="ttname"><a href="group__dma__file.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t stream, uint32_t interrupt)</div><div class="ttdoc">DMA Stream Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00123">dma_common_f24.c:123</a></div></div>
<div class="ttc" id="agroup__dma__file_html_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><div class="ttname"><a href="group__dma__file.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a></div><div class="ttdeci">uint8_t dma_get_target(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Read Current Memory Target.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00424">dma_common_f24.c:424</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaa4e94297041e7c82695d7aff83cb0594"><div class="ttname"><a href="group__dma__file.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00326">dma_common_f24.c:326</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gab21293b505e511ffdae4464185a5891f"><div class="ttname"><a href="group__dma__file.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_disable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Disable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00618">dma_common_f24.c:618</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gab7a18436370c610a8834e354582eab9b"><div class="ttname"><a href="group__dma__file.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00543">dma_common_f24.c:543</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gabbb9d94c0d4ec92ec62a7aebbcc7b360"><div class="ttname"><a href="group__dma__file.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00568">dma_common_f24.c:568</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gabc76100441f2f26c42f2aaebd62a688b"><div class="ttname"><a href="group__dma__file.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00253">dma_common_f24.c:253</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaca11c1cb785964707b8a9a3b1d29ef29"><div class="ttname"><a href="group__dma__file.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a></div><div class="ttdeci">uint32_t dma_fifo_status(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Get FIFO Status.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00634">dma_common_f24.c:634</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gacb3b053111727848b8fff84eee2261a7"><div class="ttname"><a href="group__dma__file.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t stream, uint16_t number)</div><div class="ttdoc">DMA Stream Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00805">dma_common_f24.c:805</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gad30f62b0042facedf99fe357665ffe7c"><div class="ttname"><a href="group__dma__file.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a></div><div class="ttdeci">void dma_set_dma_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set DMA Flow Control.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00493">dma_common_f24.c:493</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gad344152e8871f8787dbebb073f81c61e"><div class="ttname"><a href="group__dma__file.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00239">dma_common_f24.c:239</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gad841f8243e7a529efb0ffddc959b0c80"><div class="ttname"><a href="group__dma__file.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a></div><div class="ttdeci">void dma_disable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00460">dma_common_f24.c:460</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gadd7396d77096a96a20e13e4dd5e06e1c"><div class="ttname"><a href="group__dma__file.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00286">dma_common_f24.c:286</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gae232f2f5a613459f6921774b5b4c049b"><div class="ttname"><a href="group__dma__file.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Base Memory Address 0.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00748">dma_common_f24.c:748</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaeaa31cc700740df241897276081e0436"><div class="ttname"><a href="group__dma__file.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t stream, uint32_t interrupts)</div><div class="ttdoc">DMA Stream Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00097">dma_common_f24.c:97</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaee1780f0a8520693acd202230c222f88"><div class="ttname"><a href="group__dma__file.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a></div><div class="ttdeci">void dma_enable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00693">dma_common_f24.c:693</a></div></div>
<div class="ttc" id="agroup__dma__file_html_gaf667ccb9a78c8fe76f2cf256fa153b6b"><div class="ttname"><a href="group__dma__file.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a></div><div class="ttdeci">void dma_set_peripheral_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set Peripheral Flow Control.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00477">dma_common_f24.c:477</a></div></div>
<div class="ttc" id="agroup__dma__if__offset_html_ga6357e8c0fd2f815af82211abacb7bd3f"><div class="ttname"><a href="group__dma__if__offset.html#ga6357e8c0fd2f815af82211abacb7bd3f">DMA_TCIF</a></div><div class="ttdeci">#define DMA_TCIF</div><div class="ttdoc">Transfer Complete Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00258">dma_common_f24.h:258</a></div></div>
<div class="ttc" id="agroup__dma__if__offset_html_ga641dfc0110f5f9aed33f8f8c78d7653b"><div class="ttname"><a href="group__dma__if__offset.html#ga641dfc0110f5f9aed33f8f8c78d7653b">DMA_TEIF</a></div><div class="ttdeci">#define DMA_TEIF</div><div class="ttdoc">Transfer Error Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00262">dma_common_f24.h:262</a></div></div>
<div class="ttc" id="agroup__dma__if__offset_html_ga68020dd6d8dd2e5296195bcdad7f18d5"><div class="ttname"><a href="group__dma__if__offset.html#ga68020dd6d8dd2e5296195bcdad7f18d5">DMA_DMEIF</a></div><div class="ttdeci">#define DMA_DMEIF</div><div class="ttdoc">Direct Mode Error Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00264">dma_common_f24.h:264</a></div></div>
<div class="ttc" id="agroup__dma__if__offset_html_ga6ad09f7c4c0c5571edeabdfc8045a0dd"><div class="ttname"><a href="group__dma__if__offset.html#ga6ad09f7c4c0c5571edeabdfc8045a0dd">DMA_FEIF</a></div><div class="ttdeci">#define DMA_FEIF</div><div class="ttdoc">FIFO Error Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00266">dma_common_f24.h:266</a></div></div>
<div class="ttc" id="agroup__dma__if__offset_html_ga941a91b96de4c594c4d8acb91d560f4d"><div class="ttname"><a href="group__dma__if__offset.html#ga941a91b96de4c594c4d8acb91d560f4d">DMA_HTIF</a></div><div class="ttdeci">#define DMA_HTIF</div><div class="ttdoc">Half Transfer Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00260">dma_common_f24.h:260</a></div></div>
<div class="ttc" id="agroup__dma__st__dir_html_gaf95c88600907804d1166b950d0a2368b"><div class="ttname"><a href="group__dma__st__dir.html#gaf95c88600907804d1166b950d0a2368b">DMA_SxCR_DIR_MEM_TO_MEM</a></div><div class="ttdeci">#define DMA_SxCR_DIR_MEM_TO_MEM</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8h_source.html#l00403">dma_common_f24.h:403</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ec17005d2b9378bd9434f3627484c7d.html">stm32</a></li><li class="navelem"><a class="el" href="dir_205c2b2ce3ef6e2ec6e02a16510d5024.html">common</a></li><li class="navelem"><a class="el" href="dma__common__f24_8c.html">dma_common_f24.c</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:30 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
