#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 30 18:57:46 2021
# Process ID: 3540
# Current directory: C:/Users/pskon/Workbench_repo/lab3_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1036 C:\Users\pskon\Workbench_repo\lab3_v2\lab3_v2.xpr
# Log file: C:/Users/pskon/Workbench_repo/lab3_v2/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/lab3_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pskon/Downloads/lab3_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/fourbitfulladd testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b61e43bd33d541f5bdc25d5e887a8269 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_4_behav xil_defaultlib.testbench_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v" Line 1. Module fulladder4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder4bit
Compiling module xil_defaultlib.testbench_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_4_behav -key {Behavioral:sim_1:Functional:testbench_4} -tclbatch {testbench_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fulladder4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 860.172 ; gain = 28.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fulladder4bit' [C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fulladder4bit' (1#1) [C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 903.309 ; gain = 72.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 903.309 ; gain = 72.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 903.309 ; gain = 72.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/constrs_1/imports/Downloads/fourbitfulladdconstraint.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/constrs_1/imports/Downloads/fourbitfulladdconstraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1346.742 ; gain = 515.523
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1346.742 ; gain = 515.523
close_design
set_property is_enabled true [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mut design.v}}]
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/constrs_1/imports/Downloads/mutconstraint.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/constrs_1/imports/Downloads/fourbitfulladdconstraint.xdc]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/fourbitfulladd design.v}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/mut tb.v}}]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/mut tb.v}}]
set_property is_enabled true [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/mut tb.v}}]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/fourbitfulladd testbench.v}}]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'muttb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj muttb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sim_1/imports/Downloads/mut tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muttb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b61e43bd33d541f5bdc25d5e887a8269 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot muttb_behav xil_defaultlib.muttb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mut
Compiling module xil_defaultlib.muttb
Compiling module xil_defaultlib.glbl
Built simulation snapshot muttb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim/xsim.dir/muttb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 30 19:56:28 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muttb_behav -key {Behavioral:sim_1:Functional:muttb} -tclbatch {muttb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source muttb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muttb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1350.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mut design.v}}]
set_property is_enabled true [get_files  {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mut design.v}}]
update_files -from_files C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mutdesign.v -to_files {{C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mut design.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mut design.v' with file 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mutdesign.v'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mutdesign.v' to 'C:/Users/pskon/Workbench_repo/lab3_v2/lab3_v2.srcs/sources_1/imports/Downloads/mutdesign.v'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 30 19:59:39 2021...
