<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CPLD                                Date:  4-16-2018,  7:26PM
Device Used: XC2C256-7-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
50 /256 ( 20%) 79  /896  (  9%) 81  /640  ( 13%) 35 /256 ( 14%) 42 /80  ( 52%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    22/40    40/56     1/ 5    0/1      0/1      0/1      0/1
FB2      12/16     20/40    17/56     6/ 6*   0/1      0/1      0/1      0/1
FB3       1/16      0/40     0/56     1/ 4    0/1      0/1      0/1      0/1
FB4       3/16      4/40     3/56     3/ 6    0/1      0/1      0/1      0/1
FB5       0/16      0/40     0/56     0/ 2    0/1      0/1      0/1      0/1
FB6       2/16     11/40     3/56     2/ 5    0/1      0/1      0/1      1/1*
FB7       1/16      1/40     1/56     1/ 6    0/1      0/1      0/1      0/1
FB8       2/16      2/40     2/56     2/ 6    0/1      0/1      0/1      1/1*
FB9       3/16      4/40     4/56     3/ 5    0/1      0/1      0/1      1/1*
FB10      4/16      2/40     2/56     2/ 7    0/1      0/1      0/1      1/1*
FB11      1/16      2/40     2/56     1/ 4    0/1      0/1      0/1      1/1*
FB12      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB14      1/16     10/40     2/56     1/ 5    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB16      4/16      3/40     3/56     4/ 5    0/1      0/1      0/1      1/1*
         -----    -------  -------   -----    ---      ---      ---      ---
Total    50/256    81/640   79/896   27/80    0/16     0/16     0/16     6/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'mclk' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   14          14    |  I/O              :    34     70
Output        :   18          18    |  GCK/IO           :     2      3
Bidirectional :    9           9    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     42          42

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CPLD.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'mclk' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 27 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
FPGA_prog_B         7     11    2    FB1_3   99    GSR/I/O   O       LVTTL              FAST TFF     RESET
LEDs<1>             2     3     2    FB2_1   1     GTS/I/O   O       LVTTL              FAST         
LEDs<2>             2     3     2    FB2_3   2     GTS/I/O   O       LVTTL              FAST         
LEDs<3>             2     3     2    FB2_5   3     GTS/I/O   O       LVTTL              FAST         
LEDs<4>             2     3     2    FB2_12  4     GTS/I/O   O       LVTTL              FAST         
LEDs<5>             2     3     2    FB2_14  6     I/O       O       LVTTL              FAST         
LEDs<6>             2     3     2    FB2_15  7     I/O       O       LVTTL              FAST         
FPGA_MOSI           0     0     2    FB3_16  90    I/O       O       LVTTL              FAST         
LEDs<7>             2     3     2    FB4_1   8     I/O       O       LVTTL              FAST         
LEDs<8>             2     3     2    FB4_2   9     I/O       O       LVTTL              FAST         
FPGA_RDWR           0     0     2    FB4_3   10    I/O       O       LVTTL              FAST         
FPGA_cclk           2     10    1    FB6_4   27    GCK/I/O   O       LVTTL              FAST TFF     RESET
N24                 1     1     1    FB6_14  29    I/O       I/O     LVTTL              FAST         
usb_rst             1     1     1    FB7_14  14    I/O       O       LVTTL              FAST DFF     RESET
FPGA_D<0>           2     2     1    FB8_13  35    I/O       I/O     LVTTL              FAST DFF     RESET
Mode<0>             0     0     1    FB8_14  36    I/O       O       LVTTL              FAST         
FPGA_D<4>           2     2     2    FB9_1   78    I/O       I/O     LVTTL              FAST DFF     RESET
FPGA_D<5>           2     2     2    FB9_2   79    I/O       I/O     LVTTL              FAST DFF     RESET
FPGA_D<6>           2     2     2    FB9_6   81    I/O       I/O     LVTTL              FAST DFF     RESET
FPGA_D<3>           2     2     2    FB10_1  77    I/O       I/O     LVTTL              FAST DFF     RESET
mclk_ce             0     0     2    FB10_12 70    I/O       O       LVTTL              FAST         
FPGA_D<7>           2     2     2    FB11_14 89    I/O       I/O     LVTTL              FAST DFF     RESET
usb_rd              2     10    1    FB14_3  50    I/O       O       LVTTL              FAST TFF     RESET
Mode<2>             0     0     1    FB16_6  42    I/O       O       LVTTL              FAST         
FPGA_D<2>           2     2     1    FB16_11 41    I/O       I/O     LVTTL              FAST DFF     RESET
FPGA_D<1>           2     2     1    FB16_12 40    I/O       I/O     LVTTL              FAST DFF     RESET
Mode<1>             0     0     1    FB16_13 39    I/O       O       LVTTL              FAST         

** 23 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
usb_timing<3>       1     3     FB1_1   TFF     RESET
previous            1     1     FB1_2   DFF     RESET
fpga_timing<8>      1     2     FB1_4   DFF     RESET
fpga_timing<7>      1     2     FB1_5   DFF     RESET
usb_timing<4>       1     3     FB1_6   TFF     RESET
fpga_timing<6>      1     2     FB1_7   DFF     RESET
fpga_timing<5>      1     2     FB1_8   DFF     RESET
fpga_timing<1>      4     10    FB1_9   TFF     RESET
fpga_timing<0>      4     10    FB1_10  TFF     RESET
fpga_timing<2>      3     10    FB1_11  TFF     RESET
usb_timing<0>       5     11    FB1_12  TFF/S   SET
usb_timing<2>       3     11    FB1_13  TFF/S   SET
usb_timing<1>       3     11    FB1_14  TFF     RESET
fpga_timing<4>      2     10    FB1_15  DFF     RESET
fpga_timing<3>      2     10    FB1_16  TFF     RESET
usb_timing<8>       1     3     FB2_8   TFF     RESET
usb_timing<7>       1     3     FB2_9   TFF     RESET
usb_timing<6>       1     3     FB2_10  TFF     RESET
usb_timing<5>       1     3     FB2_11  TFF     RESET
usb_dry             1     1     FB2_13  DFF     RESET
previous_usb_dry    1     1     FB2_16  DFF     RESET
SW_2_hi             0     0     FB10_3  DFF     RESET
SW_1_hi             0     0     FB10_5  DFF     RESET

** 24 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
FPGA_INITB          2    FB3_12  92    I/O       I       LVTTL    
mclk                1    FB5_6   22    GCK/I/O   GCK     LVTTL    
FPGA_done           1    FB6_12  28    DGE/I/O   I       LVTTL    
N24                 1    FB6_14  29    I/O       I/O     LVTTL    
FPGA_D<0>           1    FB8_13  35    I/O       I/O     LVTTL    
FPGA_D<4>           2    FB9_1   78    I/O       I/O     LVTTL    
FPGA_D<5>           2    FB9_2   79    I/O       I/O     LVTTL    
FPGA_D<6>           2    FB9_6   81    I/O       I/O     LVTTL    
FPGA_D<3>           2    FB10_1  77    I/O       I/O     LVTTL    
SW<2>               2    FB10_3  74    I/O       I       LVTTL    PU
SW<1>               2    FB10_5  72    I/O       I       LVTTL    PU
SW<0>               2    FB10_6  71    I/O       I       LVTTL    PU
FPGA_D<7>           2    FB11_14 89    I/O       I/O     LVTTL    
usb_rx              2    FB12_11 68    I/O       I       LVTTL    
data<6>             1    FB13_2  53    I/O       I       LVTTL    
data<5>             1    FB13_6  55    I/O       I       LVTTL    
data<7>             1    FB13_13 56    I/O       I       LVTTL    
data<3>             1    FB14_1  52    I/O       I       LVTTL    
data<1>             1    FB15_11 58    I/O       I       LVTTL    
data<2>             1    FB15_13 60    I/O       I       LVTTL    
data<4>             1    FB15_14 61    I/O       I       LVTTL    
data<0>             1    FB15_16 64    I/O       I       LVTTL    
FPGA_D<2>           1    FB16_11 41    I/O       I/O     LVTTL    
FPGA_D<1>           1    FB16_12 40    I/O       I/O     LVTTL    

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   40/16
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
usb_timing<3>                 1     FB1_1        (b)     (b)               
previous                      1     FB1_2        (b)     (b)               
FPGA_prog_B                   7     FB1_3   99   GSR/I/O O                 
fpga_timing<8>                1     FB1_4        (b)     (b)               
fpga_timing<7>                1     FB1_5        (b)     (b)               
usb_timing<4>                 1     FB1_6   97   I/O     (b)               
fpga_timing<6>                1     FB1_7        (b)     (b)               
fpga_timing<5>                1     FB1_8        (b)     (b)               
fpga_timing<1>                4     FB1_9        (b)     (b)               
fpga_timing<0>                4     FB1_10       (b)     (b)               
fpga_timing<2>                3     FB1_11       (b)     (b)               
usb_timing<0>                 5     FB1_12  96   I/O     (b)               
usb_timing<2>                 3     FB1_13  95   I/O     (b)               
usb_timing<1>                 3     FB1_14  94   I/O     (b)               
fpga_timing<4>                2     FB1_15       (b)     (b)               
fpga_timing<3>                2     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: FPGA_prog_B        9: fpga_timing<6>    16: usb_timing<2> 
  2: SW_1_hi           10: fpga_timing<7>    17: usb_timing<3> 
  3: fpga_timing<0>    11: fpga_timing<8>    18: usb_timing<4> 
  4: fpga_timing<1>    12: previous_usb_dry  19: usb_timing<5> 
  5: fpga_timing<2>    13: usb_dry           20: usb_timing<6> 
  6: fpga_timing<3>    14: usb_timing<0>     21: usb_timing<7> 
  7: fpga_timing<4>    15: usb_timing<1>     22: usb_timing<8> 
  8: fpga_timing<5>   

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
usb_timing<3>     ...........XX...X....................... 3       
previous          ............X........................... 1       
FPGA_prog_B       XXXXXXXXXXX............................. 11      
fpga_timing<8>    .X........X............................. 2       
fpga_timing<7>    .X.......X.............................. 2       
usb_timing<4>     ...........XX....X...................... 3       
fpga_timing<6>    .X......X............................... 2       
fpga_timing<5>    .X.....X................................ 2       
fpga_timing<1>    .XXXXXXXXXX............................. 10      
fpga_timing<0>    .XXXXXXXXXX............................. 10      
fpga_timing<2>    .XXXXXXXXXX............................. 10      
usb_timing<0>     ...........XXXXXXXXXXX.................. 11      
usb_timing<2>     ...........XXXXXXXXXXX.................. 11      
usb_timing<1>     ...........XXXXXXXXXXX.................. 11      
fpga_timing<4>    .XXXXXXXXXX............................. 10      
fpga_timing<3>    .XXXXXXXXXX............................. 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   17/39
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
LEDs<1>                       2     FB2_1   1    GTS/I/O O                 
(unused)                      0     FB2_2        (b)           
LEDs<2>                       2     FB2_3   2    GTS/I/O O                 
(unused)                      0     FB2_4        (b)           
LEDs<3>                       2     FB2_5   3    GTS/I/O O                 
(unused)                      0     FB2_6        (b)           
(unused)                      0     FB2_7        (b)           
usb_timing<8>                 1     FB2_8        (b)     (b)               
usb_timing<7>                 1     FB2_9        (b)     (b)               
usb_timing<6>                 1     FB2_10       (b)     (b)               
usb_timing<5>                 1     FB2_11       (b)     (b)               
LEDs<4>                       2     FB2_12  4    GTS/I/O O                 
usb_dry                       1     FB2_13       (b)     (b)               
LEDs<5>                       2     FB2_14  6    I/O     O                 
LEDs<6>                       2     FB2_15  7    I/O     O                 
previous_usb_dry              1     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: FPGA_D<0>.PIN      8: FPGA_done         15: usb_rst 
  2: FPGA_D<1>.PIN      9: N24.PIN           16: usb_rx 
  3: FPGA_D<2>.PIN     10: SW_1_hi           17: usb_timing<5> 
  4: FPGA_D<3>.PIN     11: SW_2_hi           18: usb_timing<6> 
  5: FPGA_D<4>.PIN     12: previous          19: usb_timing<7> 
  6: FPGA_D<5>.PIN     13: previous_usb_dry  20: usb_timing<8> 
  7: FPGA_INITB        14: usb_dry          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LEDs<1>           X......X......X......................... 3       
LEDs<2>           .X.....X.X.............................. 3       
LEDs<3>           ..X....X..X............................. 3       
usb_timing<8>     ............XX.....X.................... 3       
usb_timing<7>     ............XX....X..................... 3       
usb_timing<6>     ............XX...X...................... 3       
usb_timing<5>     ............XX..X....................... 3       
LEDs<4>           ...X..XX................................ 3       
usb_dry           ...............X........................ 1       
LEDs<5>           ....X..X......X......................... 3       
LEDs<6>           .....X.XX............................... 3       
previous_usb_dry  ...........X............................ 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1        (b)           
(unused)                      0     FB3_2        (b)           
(unused)                      0     FB3_3        (b)           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5   93   I/O           
(unused)                      0     FB3_6        (b)           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10       (b)           
(unused)                      0     FB3_11       (b)           
(unused)                      0     FB3_12  92   I/O     I     
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  91   I/O           
(unused)                      0     FB3_15       (b)           
FPGA_MOSI                     0     FB3_16  90   I/O     O                 

Signals Used by Logic in Function Block

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_MOSI         ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
LEDs<7>                       2     FB4_1   8    I/O     O                 
LEDs<8>                       2     FB4_2   9    I/O     O                 
FPGA_RDWR                     0     FB4_3   10   I/O     O                 
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5   11   I/O           
(unused)                      0     FB4_6   12   I/O           
(unused)                      0     FB4_7        (b)           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11       (b)           
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O           
(unused)                      0     FB4_14       (b)           
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: FPGA_D<6>.PIN      3: FPGA_done          4: N24.PIN 
  2: FPGA_D<7>.PIN    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LEDs<7>           X.XX.................................... 3       
LEDs<8>           .XXX.................................... 3       
FPGA_RDWR         ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
(unused)                      0     FB5_2        (b)           
(unused)                      0     FB5_3        (b)           
(unused)                      0     FB5_4   23   GCK/I/O       
(unused)                      0     FB5_5        (b)           
(unused)                      0     FB5_6   22   GCK/I/O GCK   
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
(unused)                      0     FB5_13       (b)           
(unused)                      0     FB5_14       (b)           
(unused)                      0     FB5_15       (b)           
(unused)                      0     FB5_16       (b)           
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               11/29
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1        (b)           
(unused)                      0     FB6_2   24   CDR/I/O       
(unused)                      0     FB6_3        (b)           
FPGA_cclk                     2     FB6_4   27   GCK/I/O O                 
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12  28   DGE/I/O I     
(unused)                      0     FB6_13       (b)           
N24                           1     FB6_14  29   I/O     I/O                +  
(unused)                      0     FB6_15       (b)           
(unused)                      0     FB6_16  30   I/O           

Signals Used by Logic in Function Block
  1: FPGA_cclk          5: usb_timing<2>      9: usb_timing<6> 
  2: SW_2_hi            6: usb_timing<3>     10: usb_timing<7> 
  3: usb_timing<0>      7: usb_timing<4>     11: usb_timing<8> 
  4: usb_timing<1>      8: usb_timing<5>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_cclk         X.XXXXXXXXX............................. 10      
N24               .X...................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   19   I/O           
(unused)                      0     FB7_6   18   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  17   I/O           
(unused)                      0     FB7_12  16   I/O           
(unused)                      0     FB7_13  15   I/O           
usb_rst                       1     FB7_14  14   I/O     O                 
(unused)                      0     FB7_15       (b)           
(unused)                      0     FB7_16       (b)           

Signals Used by Logic in Function Block
  1: SW<0>            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
usb_rst           X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
(unused)                      0     FB8_2        (b)           
(unused)                      0     FB8_3        (b)           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5        (b)           
(unused)                      0     FB8_6   32   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  33   I/O           
(unused)                      0     FB8_12  34   I/O           
FPGA_D<0>                     2     FB8_13  35   I/O     I/O                +  
Mode<0>                       0     FB8_14  36   I/O     O                 
(unused)                      0     FB8_15  37   I/O           
(unused)                      0     FB8_16       (b)           

Signals Used by Logic in Function Block
  1: FPGA_done          2: data<0>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_D<0>         XX...................................... 2       
Mode<0>           ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   4/52
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FPGA_D<4>                     2     FB9_1   78   I/O     I/O                +  
FPGA_D<5>                     2     FB9_2   79   I/O     I/O                +  
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4   80   I/O           
(unused)                      0     FB9_5        (b)           
FPGA_D<6>                     2     FB9_6   81   I/O     I/O                +  
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12  82   I/O           
(unused)                      0     FB9_13       (b)           
(unused)                      0     FB9_14       (b)           
(unused)                      0     FB9_15       (b)           
(unused)                      0     FB9_16       (b)           

Signals Used by Logic in Function Block
  1: FPGA_done          3: data<5>            4: data<6> 
  2: data<4>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_D<4>         XX...................................... 2       
FPGA_D<5>         X.X..................................... 2       
FPGA_D<6>         X..X.................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
FPGA_D<3>                     2     FB10_1  77   I/O     I/O                +  
(unused)                      0     FB10_2  76   I/O           
SW_2_hi                       0     FB10_3  74   I/O     I                 
(unused)                      0     FB10_4  73   I/O           
SW_1_hi                       0     FB10_5  72   I/O     I                 
(unused)                      0     FB10_6  71   I/O     I     
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
mclk_ce                       0     FB10_12 70   I/O     O                 
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14      (b)           
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16      (b)           

Signals Used by Logic in Function Block
  1: FPGA_done          2: data<3>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_D<3>         XX...................................... 2       
mclk_ce           ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5       (b)           
(unused)                      0     FB11_6       (b)           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11 85   I/O           
(unused)                      0     FB11_12 86   I/O           
(unused)                      0     FB11_13 87   I/O           
FPGA_D<7>                     2     FB11_14 89   I/O     I/O                +  
(unused)                      0     FB11_15      (b)           
(unused)                      0     FB11_16      (b)           

Signals Used by Logic in Function Block
  1: FPGA_done          2: data<7>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FPGA_D<7>         XX...................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
(unused)                      0     FB12_2       (b)           
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11 68   I/O     I     
(unused)                      0     FB12_12      (b)           
(unused)                      0     FB12_13 67   I/O           
(unused)                      0     FB12_14 66   I/O           
(unused)                      0     FB12_15 65   I/O           
(unused)                      0     FB12_16      (b)           
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1       (b)           
(unused)                      0     FB13_2  53   I/O     I     
(unused)                      0     FB13_3       (b)           
(unused)                      0     FB13_4  54   I/O           
(unused)                      0     FB13_5       (b)           
(unused)                      0     FB13_6  55   I/O     I     
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12      (b)           
(unused)                      0     FB13_13 56   I/O     I     
(unused)                      0     FB13_14      (b)           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               10/30
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  52   I/O     I     
(unused)                      0     FB14_2       (b)           
usb_rd                        2     FB14_3  50   I/O     O                 
(unused)                      0     FB14_4       (b)           
(unused)                      0     FB14_5  49   I/O           
(unused)                      0     FB14_6       (b)           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13      (b)           
(unused)                      0     FB14_14 46   I/O           
(unused)                      0     FB14_15 44   I/O           
(unused)                      0     FB14_16      (b)           

Signals Used by Logic in Function Block
  1: usb_rd             5: usb_timing<3>      8: usb_timing<6> 
  2: usb_timing<0>      6: usb_timing<4>      9: usb_timing<7> 
  3: usb_timing<1>      7: usb_timing<5>     10: usb_timing<8> 
  4: usb_timing<2>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
usb_rd            XXXXXXXXXX.............................. 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2       (b)           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 58   I/O     I     
(unused)                      0     FB15_12 59   I/O           
(unused)                      0     FB15_13 60   I/O     I     
(unused)                      0     FB15_14 61   I/O     I     
(unused)                      0     FB15_15 63   I/O           
(unused)                      0     FB15_16 64   I/O     I     
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               3/37
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5  43   I/O           
Mode<2>                       0     FB16_6  42   I/O     O                 
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
FPGA_D<2>                     2     FB16_11 41   I/O     I/O                +  
FPGA_D<1>                     2     FB16_12 40   I/O     I/O                +  
Mode<1>                       0     FB16_13 39   I/O     O                 
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15      (b)           
(unused)                      0     FB16_16      (b)           

Signals Used by Logic in Function Block
  1: FPGA_done          2: data<1>            3: data<2> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Mode<2>           ........................................ 0       
FPGA_D<2>         X.X..................................... 2       
FPGA_D<1>         XX...................................... 2       
Mode<1>           ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_FPGA_D0: FDCPE port map (FPGA_D_I(0),data(0),mclk,'0','0','1');
FPGA_D(0) <= FPGA_D_I(0) when FPGA_D_OE(0) = '1' else 'Z';
FPGA_D_OE(0) <= NOT FPGA_done;

FDCPE_FPGA_D1: FDCPE port map (FPGA_D_I(1),data(1),mclk,'0','0','1');
FPGA_D(1) <= FPGA_D_I(1) when FPGA_D_OE(1) = '1' else 'Z';
FPGA_D_OE(1) <= NOT FPGA_done;

FDCPE_FPGA_D2: FDCPE port map (FPGA_D_I(2),data(2),mclk,'0','0','1');
FPGA_D(2) <= FPGA_D_I(2) when FPGA_D_OE(2) = '1' else 'Z';
FPGA_D_OE(2) <= NOT FPGA_done;

FDCPE_FPGA_D3: FDCPE port map (FPGA_D_I(3),data(3),mclk,'0','0','1');
FPGA_D(3) <= FPGA_D_I(3) when FPGA_D_OE(3) = '1' else 'Z';
FPGA_D_OE(3) <= NOT FPGA_done;

FDCPE_FPGA_D4: FDCPE port map (FPGA_D_I(4),data(4),mclk,'0','0','1');
FPGA_D(4) <= FPGA_D_I(4) when FPGA_D_OE(4) = '1' else 'Z';
FPGA_D_OE(4) <= NOT FPGA_done;

FDCPE_FPGA_D5: FDCPE port map (FPGA_D_I(5),data(5),mclk,'0','0','1');
FPGA_D(5) <= FPGA_D_I(5) when FPGA_D_OE(5) = '1' else 'Z';
FPGA_D_OE(5) <= NOT FPGA_done;

FDCPE_FPGA_D6: FDCPE port map (FPGA_D_I(6),data(6),mclk,'0','0','1');
FPGA_D(6) <= FPGA_D_I(6) when FPGA_D_OE(6) = '1' else 'Z';
FPGA_D_OE(6) <= NOT FPGA_done;

FDCPE_FPGA_D7: FDCPE port map (FPGA_D_I(7),data(7),mclk,'0','0','1');
FPGA_D(7) <= FPGA_D_I(7) when FPGA_D_OE(7) = '1' else 'Z';
FPGA_D_OE(7) <= NOT FPGA_done;


FPGA_MOSI <= '0';


FPGA_RDWR <= '0';

FTCPE_FPGA_cclk: FTCPE port map (FPGA_cclk,FPGA_cclk_T,mclk,'0','0','1');
FPGA_cclk_T <= ((FPGA_cclk AND NOT usb_timing(0) AND usb_timing(2) AND 
	NOT usb_timing(1) AND NOT usb_timing(3) AND NOT usb_timing(4) AND NOT usb_timing(5) AND 
	NOT usb_timing(6) AND NOT usb_timing(7) AND NOT usb_timing(8))
	OR (NOT FPGA_cclk AND usb_timing(0) AND NOT usb_timing(2) AND 
	usb_timing(1) AND NOT usb_timing(3) AND NOT usb_timing(4) AND NOT usb_timing(5) AND 
	NOT usb_timing(6) AND NOT usb_timing(7) AND NOT usb_timing(8)));

FTCPE_FPGA_prog_B: FTCPE port map (FPGA_prog_B,FPGA_prog_B_T,mclk,'0','0','1');
FPGA_prog_B_T <= ((NOT SW_1_hi AND fpga_timing(3) AND NOT fpga_timing(5) AND 
	NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8) AND NOT fpga_timing(4) AND 
	FPGA_prog_B)
	OR (NOT SW_1_hi AND fpga_timing(2) AND NOT fpga_timing(5) AND 
	NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8) AND NOT fpga_timing(4) AND 
	FPGA_prog_B)
	OR (fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(3) AND 
	NOT fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8) AND FPGA_prog_B)
	OR (NOT SW_1_hi AND fpga_timing(1) AND NOT fpga_timing(3) AND 
	NOT fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8) AND FPGA_prog_B)
	OR (NOT fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(1) AND 
	NOT fpga_timing(3) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8) AND fpga_timing(4) AND FPGA_prog_B)
	OR (fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(1) AND 
	NOT fpga_timing(3) AND fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND 
	NOT fpga_timing(7) AND NOT fpga_timing(8) AND fpga_timing(4) AND NOT FPGA_prog_B)
	OR (NOT fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(1) AND 
	NOT fpga_timing(3) AND NOT fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND 
	NOT fpga_timing(7) AND NOT fpga_timing(8) AND NOT fpga_timing(4) AND NOT FPGA_prog_B));


LEDs(1) <= NOT (((FPGA_done AND FPGA_D(0).PIN)
	OR (NOT FPGA_done AND NOT usb_rst)));


LEDs(2) <= NOT (((FPGA_done AND FPGA_D(1).PIN)
	OR (NOT FPGA_done AND NOT SW_1_hi)));


LEDs(3) <= NOT (((FPGA_done AND FPGA_D(2).PIN)
	OR (NOT FPGA_done AND NOT SW_2_hi)));


LEDs(4) <= NOT (((FPGA_done AND FPGA_D(3).PIN)
	OR (NOT FPGA_done AND NOT FPGA_INITB)));


LEDs(5) <= NOT (((FPGA_done AND FPGA_D(4).PIN)
	OR (NOT FPGA_done AND NOT usb_rst)));


LEDs(6) <= NOT (((FPGA_done AND FPGA_D(5).PIN)
	OR (NOT FPGA_done AND NOT N24.PIN)));


LEDs(7) <= NOT (((FPGA_done AND FPGA_D(6).PIN)
	OR (NOT FPGA_done AND NOT N24.PIN)));


LEDs(8) <= NOT (((FPGA_done AND FPGA_D(7).PIN)
	OR (NOT FPGA_done AND NOT N24.PIN)));


Mode(0) <= '0';


Mode(1) <= NOT ('0');


Mode(2) <= NOT ('0');


N24_I <= NOT ('0');
N24 <= N24_I when N24_OE = '1' else 'Z';
N24_OE <= SW_2_hi;

FDCPE_SW_1_hi: FDCPE port map (SW_1_hi,SW(1),mclk,'0','0','1');

FDCPE_SW_2_hi: FDCPE port map (SW_2_hi,SW(2),mclk,'0','0','1');

FTCPE_fpga_timing0: FTCPE port map (fpga_timing(0),fpga_timing_T(0),mclk,'0','0','1');
fpga_timing_T(0) <= ((fpga_timing(0) AND SW_1_hi)
	OR (NOT SW_1_hi AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND 
	NOT fpga_timing(7) AND NOT fpga_timing(8) AND NOT fpga_timing(4))
	OR (NOT SW_1_hi AND NOT fpga_timing(1) AND NOT fpga_timing(3) AND 
	NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8))
	OR (NOT SW_1_hi AND NOT fpga_timing(3) AND NOT fpga_timing(2) AND 
	NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8)));

FTCPE_fpga_timing1: FTCPE port map (fpga_timing(1),fpga_timing_T(1),mclk,'0','0','1');
fpga_timing_T(1) <= ((SW_1_hi AND fpga_timing(1))
	OR (fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(5) AND 
	NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8) AND NOT fpga_timing(4))
	OR (fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(1) AND 
	NOT fpga_timing(3) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8))
	OR (fpga_timing(0) AND NOT SW_1_hi AND NOT fpga_timing(3) AND 
	NOT fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8)));

FTCPE_fpga_timing2: FTCPE port map (fpga_timing(2),fpga_timing_T(2),mclk,'0','0','1');
fpga_timing_T(2) <= ((SW_1_hi AND fpga_timing(2))
	OR (fpga_timing(0) AND NOT SW_1_hi AND fpga_timing(1) AND 
	NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND NOT fpga_timing(8) AND 
	NOT fpga_timing(4))
	OR (fpga_timing(0) AND NOT SW_1_hi AND fpga_timing(1) AND 
	NOT fpga_timing(3) AND NOT fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND 
	NOT fpga_timing(7) AND NOT fpga_timing(8)));

FTCPE_fpga_timing3: FTCPE port map (fpga_timing(3),fpga_timing_T(3),mclk,'0','0','1');
fpga_timing_T(3) <= ((SW_1_hi AND fpga_timing(3))
	OR (fpga_timing(0) AND NOT SW_1_hi AND fpga_timing(1) AND 
	fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND NOT fpga_timing(7) AND 
	NOT fpga_timing(8) AND NOT fpga_timing(4)));

FDCPE_fpga_timing4: FDCPE port map (fpga_timing(4),fpga_timing_D(4),mclk,'0','0','1');
fpga_timing_D(4) <= ((NOT SW_1_hi AND fpga_timing(4))
	OR (fpga_timing(0) AND NOT SW_1_hi AND fpga_timing(1) AND 
	fpga_timing(3) AND fpga_timing(2) AND NOT fpga_timing(5) AND NOT fpga_timing(6) AND 
	NOT fpga_timing(7) AND NOT fpga_timing(8)));

FDCPE_fpga_timing5: FDCPE port map (fpga_timing(5),fpga_timing_D(5),mclk,'0','0','1');
fpga_timing_D(5) <= (NOT SW_1_hi AND fpga_timing(5));

FDCPE_fpga_timing6: FDCPE port map (fpga_timing(6),fpga_timing_D(6),mclk,'0','0','1');
fpga_timing_D(6) <= (NOT SW_1_hi AND fpga_timing(6));

FDCPE_fpga_timing7: FDCPE port map (fpga_timing(7),fpga_timing_D(7),mclk,'0','0','1');
fpga_timing_D(7) <= (NOT SW_1_hi AND fpga_timing(7));

FDCPE_fpga_timing8: FDCPE port map (fpga_timing(8),fpga_timing_D(8),mclk,'0','0','1');
fpga_timing_D(8) <= (NOT SW_1_hi AND fpga_timing(8));


mclk_ce <= NOT ('0');

FDCPE_previous: FDCPE port map (previous,usb_dry,mclk,'0','0','1');

FDCPE_previous_usb_dry: FDCPE port map (previous_usb_dry,previous,mclk,'0','0','1');

FDCPE_usb_dry: FDCPE port map (usb_dry,NOT usb_rx,mclk,'0','0','1');

FTCPE_usb_rd: FTCPE port map (usb_rd,usb_rd_T,mclk,'0','0','1');
usb_rd_T <= ((NOT usb_timing(2) AND NOT usb_timing(3) AND NOT usb_timing(4) AND 
	NOT usb_timing(5) AND NOT usb_timing(6) AND NOT usb_timing(7) AND NOT usb_timing(8) AND 
	usb_rd)
	OR (NOT usb_timing(0) AND usb_timing(2) AND NOT usb_timing(1) AND 
	NOT usb_timing(3) AND NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND 
	NOT usb_timing(7) AND NOT usb_timing(8) AND NOT usb_rd));

FDCPE_usb_rst: FDCPE port map (usb_rst,SW(0),mclk,'0','0','1');

FTCPE_usb_timing0: FTCPE port map (usb_timing(0),usb_timing_T(0),mclk,'0','0','1');
usb_timing_T(0) <= ((usb_timing(0) AND usb_dry AND NOT previous_usb_dry)
	OR (NOT usb_timing(2) AND NOT usb_timing(3) AND NOT usb_dry AND 
	NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND NOT usb_timing(7) AND 
	NOT usb_timing(8))
	OR (NOT usb_timing(2) AND NOT usb_timing(3) AND previous_usb_dry AND 
	NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND NOT usb_timing(7) AND 
	NOT usb_timing(8))
	OR (NOT usb_timing(0) AND NOT usb_timing(1) AND NOT usb_timing(3) AND 
	NOT usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND 
	NOT usb_timing(7) AND NOT usb_timing(8))
	OR (NOT usb_timing(0) AND NOT usb_timing(1) AND NOT usb_timing(3) AND 
	previous_usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND 
	NOT usb_timing(7) AND NOT usb_timing(8)));

FTCPE_usb_timing1: FTCPE port map (usb_timing(1),usb_timing_T(1),mclk,'0','0','1');
usb_timing_T(1) <= ((usb_timing(1) AND usb_dry AND NOT previous_usb_dry)
	OR (usb_timing(0) AND NOT usb_timing(2) AND NOT usb_timing(3) AND 
	NOT usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND 
	NOT usb_timing(7) AND NOT usb_timing(8))
	OR (usb_timing(0) AND NOT usb_timing(2) AND NOT usb_timing(3) AND 
	previous_usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND NOT usb_timing(6) AND 
	NOT usb_timing(7) AND NOT usb_timing(8)));

FTCPE_usb_timing2: FTCPE port map (usb_timing(2),usb_timing_T(2),mclk,'0','0','1');
usb_timing_T(2) <= ((usb_timing(2) AND usb_dry AND NOT previous_usb_dry)
	OR (usb_timing(0) AND NOT usb_timing(2) AND usb_timing(1) AND 
	NOT usb_timing(3) AND NOT usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND 
	NOT usb_timing(6) AND NOT usb_timing(7) AND NOT usb_timing(8))
	OR (usb_timing(0) AND NOT usb_timing(2) AND usb_timing(1) AND 
	NOT usb_timing(3) AND previous_usb_dry AND NOT usb_timing(4) AND NOT usb_timing(5) AND 
	NOT usb_timing(6) AND NOT usb_timing(7) AND NOT usb_timing(8)));

FTCPE_usb_timing3: FTCPE port map (usb_timing(3),usb_timing_T(3),mclk,'0','0','1');
usb_timing_T(3) <= (usb_timing(3) AND usb_dry AND NOT previous_usb_dry);

FTCPE_usb_timing4: FTCPE port map (usb_timing(4),usb_timing_T(4),mclk,'0','0','1');
usb_timing_T(4) <= (usb_dry AND NOT previous_usb_dry AND usb_timing(4));

FTCPE_usb_timing5: FTCPE port map (usb_timing(5),usb_timing_T(5),mclk,'0','0','1');
usb_timing_T(5) <= (usb_dry AND NOT previous_usb_dry AND usb_timing(5));

FTCPE_usb_timing6: FTCPE port map (usb_timing(6),usb_timing_T(6),mclk,'0','0','1');
usb_timing_T(6) <= (usb_dry AND NOT previous_usb_dry AND usb_timing(6));

FTCPE_usb_timing7: FTCPE port map (usb_timing(7),usb_timing_T(7),mclk,'0','0','1');
usb_timing_T(7) <= (usb_dry AND NOT previous_usb_dry AND usb_timing(7));

FTCPE_usb_timing8: FTCPE port map (usb_timing(8),usb_timing_T(8),mclk,'0','0','1');
usb_timing_T(8) <= (usb_dry AND NOT previous_usb_dry AND usb_timing(8));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-7-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC2C256-7-VQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 LEDs<1>                          51 VCCIO-3.3                     
  2 LEDs<2>                          52 data<3>                       
  3 LEDs<3>                          53 data<6>                       
  4 LEDs<4>                          54 WPU                           
  5 VCCAUX                           55 data<5>                       
  6 LEDs<5>                          56 data<7>                       
  7 LEDs<6>                          57 VCC                           
  8 LEDs<7>                          58 data<1>                       
  9 LEDs<8>                          59 WPU                           
 10 FPGA_RDWR                        60 data<2>                       
 11 WPU                              61 data<4>                       
 12 WPU                              62 GND                           
 13 WPU                              63 WPU                           
 14 usb_rst                          64 data<0>                       
 15 WPU                              65 WPU                           
 16 WPU                              66 WPU                           
 17 WPU                              67 WPU                           
 18 WPU                              68 usb_rx                        
 19 WPU                              69 GND                           
 20 VCCIO-3.3                        70 mclk_ce                       
 21 GND                              71 SW<0>                         
 22 mclk                             72 SW<1>                         
 23 WPU                              73 WPU                           
 24 WPU                              74 SW<2>                         
 25 GND                              75 GND                           
 26 VCC                              76 WPU                           
 27 FPGA_cclk                        77 FPGA_D<3>                     
 28 FPGA_done                        78 FPGA_D<4>                     
 29 N24                              79 FPGA_D<5>                     
 30 WPU                              80 WPU                           
 31 GND                              81 FPGA_D<6>                     
 32 WPU                              82 WPU                           
 33 WPU                              83 TDO                           
 34 WPU                              84 GND                           
 35 FPGA_D<0>                        85 WPU                           
 36 Mode<0>                          86 WPU                           
 37 WPU                              87 WPU                           
 38 VCCIO-3.3                        88 VCCIO-3.3                     
 39 Mode<1>                          89 FPGA_D<7>                     
 40 FPGA_D<1>                        90 FPGA_MOSI                     
 41 FPGA_D<2>                        91 WPU                           
 42 Mode<2>                          92 FPGA_INITB                    
 43 WPU                              93 WPU                           
 44 WPU                              94 WPU                           
 45 TDI                              95 WPU                           
 46 WPU                              96 WPU                           
 47 TMS                              97 WPU                           
 48 TCK                              98 VCCIO-3.3                     
 49 WPU                              99 FPGA_prog_B                   
 50 usb_rd                          100 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-7-VQ100
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : PULLUP
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVTTL
Input Limit                                 : 26
Pterm Limit                                 : 26
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
