<stg><name>rx_process_exh<512></name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2">
<![CDATA[
entry:10  %state_1_load = load i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5">
<![CDATA[
entry:11  %opCode_load = load i5* @opCode, align 1

]]></Node>
<StgValue><ssdm name="opCode_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
entry:12  %metaWritten_1_load = load i1* @metaWritten_1, align 1

]]></Node>
<StgValue><ssdm name="metaWritten_1_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
entry:13  switch i2 %state_1_load, label %"rx_process_exh<512>.exit" [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %5
    i2 -1, label %11
  ]

]]></Node>
<StgValue><ssdm name="switch_ln151"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %empty_209 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_data_V = extractvalue { i512, i64, i1 } %empty_209, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="577">
<![CDATA[
:2  %tmp_keep_V = extractvalue { i512, i64, i1 } %empty_209, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="577">
<![CDATA[
:3  %tmp_last_V = extractvalue { i512, i64, i1 } %empty_209, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %metaWritten_1_load, label %._crit_edge18.i, label %13

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 true, i1* @metaWritten_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ifconv2:0  %empty_205 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="577">
<![CDATA[
_ifconv2:1  %tmp_data_V_16 = extractvalue { i512, i64, i1 } %empty_205, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_16"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="577">
<![CDATA[
_ifconv2:2  %tmp_keep_V_16 = extractvalue { i512, i64, i1 } %empty_205, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="577">
<![CDATA[
_ifconv2:3  %tmp_last_V_18 = extractvalue { i512, i64, i1 } %empty_205, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
_ifconv2:4  %rdmaHeader_ready_loa = load i1* @rdmaHeader_ready, align 1

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_loa"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:5  %rdmaHeader_idx_load = load i16* @rdmaHeader_idx, align 2

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128">
<![CDATA[
_ifconv2:6  %p_Val2_9 = load i128* @rdmaHeader_header_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="512">
<![CDATA[
_ifconv2:7  %tmp_V_2 = trunc i512 %tmp_data_V_16 to i128

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
_ifconv2:8  %tmp_24 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_load, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="18">
<![CDATA[
_ifconv2:9  %zext_ln414_1 = zext i18 %tmp_24 to i25

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv2:10  %icmp_ln414_1 = icmp ne i25 %zext_ln414_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="512">
<![CDATA[
_ifconv2:11  %trunc_ln414_1 = trunc i512 %tmp_data_V_16 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln414_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="1" op_2_bw="127">
<![CDATA[
_ifconv2:12  %st1 = call i128 @_ssdm_op_BitConcatenate.i128.i1.i127(i1 %trunc_ln414_1, i127 0)

]]></Node>
<StgValue><ssdm name="st1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:13  %select_ln414_7 = select i1 %icmp_ln414_1, i128 %st1, i128 %tmp_V_2

]]></Node>
<StgValue><ssdm name="select_ln414_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:14  %tmp_25 = call i128 @llvm.part.select.i128(i128 %select_ln414_7, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:15  %select_ln414_8 = select i1 %icmp_ln414_1, i128 %tmp_25, i128 %tmp_V_2

]]></Node>
<StgValue><ssdm name="select_ln414_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:16  %select_ln414_9 = select i1 %icmp_ln414_1, i128 -170141183460469231731687303715884105728, i128 -1

]]></Node>
<StgValue><ssdm name="select_ln414_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:17  %select_ln414_10 = select i1 %icmp_ln414_1, i128 1, i128 -1

]]></Node>
<StgValue><ssdm name="select_ln414_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv2:18  %and_ln414_5 = and i128 %select_ln414_9, %select_ln414_10

]]></Node>
<StgValue><ssdm name="and_ln414_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv2:19  %xor_ln414_1 = xor i128 %and_ln414_5, -1

]]></Node>
<StgValue><ssdm name="xor_ln414_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv2:20  %and_ln414_6 = and i128 %p_Val2_9, %xor_ln414_1

]]></Node>
<StgValue><ssdm name="and_ln414_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv2:21  %and_ln414_7 = and i128 %select_ln414_8, %and_ln414_5

]]></Node>
<StgValue><ssdm name="and_ln414_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv2:22  %p_Result_10 = or i128 %and_ln414_6, %and_ln414_7

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:23  %add_ln69_1 = add i16 1, %rdmaHeader_idx_load

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:24  %select_ln210 = select i1 %rdmaHeader_ready_loa, i16 %rdmaHeader_idx_load, i16 %add_ln69_1

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:25  %p_Val2_10 = select i1 %rdmaHeader_ready_loa, i128 %p_Val2_9, i128 %p_Result_10

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ifconv2:26  store i128 %p_Val2_10, i128* @rdmaHeader_header_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:27  br i1 %metaWritten_1_load, label %._crit_edge12.i, label %6

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %empty_206 = icmp eq i5 %opCode_load, -3

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %empty_207 = icmp eq i5 %opCode_load, 12

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %empty_208 = or i1 %empty_207, %empty_206

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %empty_208, label %._crit_edge14.i, label %7

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 true, i1* @metaWritten_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
._crit_edge12.i:0  %tmp_i205_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i5 %opCode_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i205_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12.i:1  br i1 %tmp_i205_i, label %9, label %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.i:0  br i1 %tmp_last_V_18, label %10, label %mergeST191.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST191.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST191.i:0  %rdmaHeader_ready_1_n = phi i1 [ false, %10 ], [ true, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_1_n"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST191.i:1  %rdmaHeader_idx_new_0 = phi i16 [ 0, %10 ], [ %select_ln210, %._crit_edge11.i ]

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_new_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST191.i:2  store i16 %rdmaHeader_idx_new_0, i16* @rdmaHeader_idx, align 2

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST191.i:3  store i1 %rdmaHeader_ready_1_n, i1* @rdmaHeader_ready, align 1

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="32">
<![CDATA[
:0  %tmp_18 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="577" op_0_bw="577" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1">
<![CDATA[
_ifconv1:0  %empty_204 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="512" op_0_bw="577">
<![CDATA[
_ifconv1:1  %tmp_data_V_15 = extractvalue { i512, i64, i1 } %empty_204, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="577">
<![CDATA[
_ifconv1:2  %tmp_keep_V_15 = extractvalue { i512, i64, i1 } %empty_204, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="577">
<![CDATA[
_ifconv1:3  %tmp_last_V_17 = extractvalue { i512, i64, i1 } %empty_204, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1">
<![CDATA[
_ifconv1:4  %ackHeader_ready_load = load i1* @ackHeader_ready, align 1

]]></Node>
<StgValue><ssdm name="ackHeader_ready_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:5  %ackHeader_idx_load = load i16* @ackHeader_idx, align 2

]]></Node>
<StgValue><ssdm name="ackHeader_idx_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:6  %p_Val2_s = load i32* @ackHeader_header_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="512">
<![CDATA[
_ifconv1:7  %tmp_V = trunc i512 %tmp_data_V_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
_ifconv1:8  %tmp_22 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_load, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="20">
<![CDATA[
_ifconv1:9  %zext_ln414 = zext i20 %tmp_22 to i27

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv1:10  %icmp_ln414 = icmp ne i27 %zext_ln414, 0

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="512">
<![CDATA[
_ifconv1:11  %trunc_ln414 = trunc i512 %tmp_data_V_15 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv1:12  %st = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %trunc_ln414, i31 0)

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %select_ln414 = select i1 %icmp_ln414, i32 %st, i32 %tmp_V

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:14  %tmp_23 = call i32 @llvm.part.select.i32(i32 %select_ln414, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %select_ln414_4 = select i1 %icmp_ln414, i32 %tmp_23, i32 %tmp_V

]]></Node>
<StgValue><ssdm name="select_ln414_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %select_ln414_5 = select i1 %icmp_ln414, i32 -2147483648, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln414_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %select_ln414_6 = select i1 %icmp_ln414, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln414_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %and_ln414 = and i32 %select_ln414_5, %select_ln414_6

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %xor_ln414 = xor i32 %and_ln414, -1

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %and_ln414_3 = and i32 %p_Val2_s, %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %and_ln414_4 = and i32 %select_ln414_4, %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %p_Result_s = or i32 %and_ln414_3, %and_ln414_4

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:23  %add_ln69 = add i16 1, %ackHeader_idx_load

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:24  %select_ln183 = select i1 %ackHeader_ready_load, i16 %ackHeader_idx_load, i16 %add_ln69

]]></Node>
<StgValue><ssdm name="select_ln183"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:25  %p_Val2_11 = select i1 %ackHeader_ready_load, i32 %p_Val2_s, i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:26  store i32 %p_Val2_11, i32* @ackHeader_header_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:27  %icmp_ln187 = icmp eq i5 %opCode_load, -15

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:28  br i1 %icmp_ln187, label %._crit_edge7.i, label %2

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7.i:0  br i1 %metaWritten_1_load, label %._crit_edge6.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 true, i1* @metaWritten_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.i:0  br i1 %tmp_last_V_17, label %4, label %mergeST188.i

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_last_V_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_last_V_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST188.i

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST188.i:0  %ackHeader_ready_1_ne = phi i1 [ false, %4 ], [ true, %._crit_edge6.i ]

]]></Node>
<StgValue><ssdm name="ackHeader_ready_1_ne"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST188.i:1  %ackHeader_idx_new_0_s = phi i16 [ 0, %4 ], [ %select_ln183, %._crit_edge6.i ]

]]></Node>
<StgValue><ssdm name="ackHeader_idx_new_0_s"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST188.i:2  store i16 %ackHeader_idx_new_0_s, i16* @ackHeader_idx, align 2

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST188.i:3  store i1 %ackHeader_ready_1_ne, i1* @ackHeader_ready, align 1

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P(i5* @rx_ibh2exh_MetaFifo_s_10, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %_ifconv, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ifconv:0  %tmp_21 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* @rx_ibh2exh_MetaFifo_s_10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:1  store i5 %tmp_21, i5* @opCode, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:2  store i1 false, i1* @metaWritten_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
_ifconv:3  %tmp_i_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="5">
<![CDATA[
_ifconv:4  %tmp_i193_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i5 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i193_i"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:5  %select_ln162 = select i1 %tmp_i_i, i2 1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %empty = or i1 %tmp_i_i, %tmp_i193_i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:7  %storemerge92_i = select i1 %empty, i2 %select_ln162, i2 -1

]]></Node>
<StgValue><ssdm name="storemerge92_i"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:8  store i2 %storemerge92_i, i2* @state_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2dropFifo_V_da, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2dropFifo_V_ke, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2dropFifo_V_la, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i241* @rx_exh2drop_MetaFifo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i23* @rx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i5* @rx_ibh2exh_MetaFifo_s_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_shift2exhFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_shift2exhFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_shift2exhFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_20, label %12, label %._crit_edge17.i

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind

]]></Node>
<StgValue><ssdm name="write_ln292"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind

]]></Node>
<StgValue><ssdm name="write_ln295"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln296"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge18.i

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18.i:0  br i1 %tmp_last_V, label %14, label %._crit_edge19.i

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge19.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19.i:0  br label %._crit_edge17.i

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge17.i:0  br label %"rx_process_exh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_19, label %_ifconv2, label %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.i:0  %p_Result_124_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 120, i32 127) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_124_i_i_i"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.i:1  %p_Result_124_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 112, i32 119) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_124_1_i_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.i:2  %p_Result_124_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 104, i32 111) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_124_2_i_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.i:3  %p_Result_124_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 96, i32 103) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_124_3_i_i"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
._crit_edge14.i:4  %agg_result_V_0_3_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_124_3_i_i, i8 %p_Result_124_2_i_i, i8 %p_Result_124_1_i_i, i8 %p_Result_124_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="agg_result_V_0_3_i_i"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.i:5  %ret_V = add i32 %agg_result_V_0_3_i_i, 1023

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.i:6  %tmp_numPkg_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %ret_V, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_numPkg_V"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
._crit_edge14.i:7  %tmp_2151 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %tmp_numPkg_V, i1 false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
._crit_edge14.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp_2151) nounwind

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
<literal name="empty_208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.i:9  br label %8

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="145" op_0_bw="145" op_1_bw="128" op_2_bw="17">
<![CDATA[
:0  %tmp_15_i = call i145 @_ssdm_op_BitConcatenate.i145.i128.i17(i128 %p_Val2_10, i17 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="241" op_0_bw="145">
<![CDATA[
:1  %tmp_4135 = zext i145 %tmp_15_i to i241

]]></Node>
<StgValue><ssdm name="tmp_4135"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_4135) nounwind

]]></Node>
<StgValue><ssdm name="write_ln234"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_i205_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_16, i64 %tmp_keep_V_16, i1 %tmp_last_V_18) nounwind

]]></Node>
<StgValue><ssdm name="write_ln239"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_i205_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge11.i

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
mergeST191.i:4  br label %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.i:0  br label %"rx_process_exh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_18, label %_ifconv1, label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_15, i64 %tmp_keep_V_15, i1 %tmp_last_V_17) nounwind

]]></Node>
<StgValue><ssdm name="write_ln189"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge7.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_i194_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_11, i32 5, i32 6) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i194_i"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp_isNak = icmp eq i2 %p_Result_i194_i, -1

]]></Node>
<StgValue><ssdm name="tmp_isNak"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
:2  %tmp165 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 1, i1 %tmp_isNak) nounwind

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp165) nounwind

]]></Node>
<StgValue><ssdm name="write_ln193"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="49" op_0_bw="49" op_1_bw="32" op_2_bw="17">
<![CDATA[
:4  %tmp_14_i = call i49 @_ssdm_op_BitConcatenate.i49.i32.i17(i32 %p_Val2_11, i17 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="241" op_0_bw="49">
<![CDATA[
:5  %tmp_1 = zext i49 %tmp_14_i to i241

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln194"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
mergeST188.i:4  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %"rx_process_exh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:9  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %"rx_process_exh<512>.exit"

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0">
<![CDATA[
rx_process_exh<512>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
