// Seed: 3896075841
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    output tri0 id_9
);
  supply0 id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5
);
  reg id_7;
  assign id_7 = 1;
  wire id_8;
  wire id_9;
  always
    if (1) id_2 <= id_7;
    else id_7 = 1;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_5, id_5, id_1, id_0, id_3
  );
endmodule
